\hypertarget{stm32h723xx_8h_source}{}\doxysection{stm32h723xx.\+h}
\label{stm32h723xx_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h}}
\mbox{\hyperlink{stm32h723xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{preprocessor}{\#ifndef STM32H723xx\_H}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#define STM32H723xx\_H}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{39 }
\DoxyCodeLine{48 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{49 \{}
\DoxyCodeLine{50 \textcolor{comment}{/******  Cortex-\/M Processor Exceptions Numbers *****************************************************************/}}
\DoxyCodeLine{51   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{52   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{HardFault\_IRQn}}              = -\/13,    }
\DoxyCodeLine{53   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{54   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{55   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{56   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{57   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{58   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{59   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{60 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{61   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{62   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ada678df078a44c38fc5714b00152ea4c}{PVD\_AVD\_IRQn}}                = 1,      }
\DoxyCodeLine{63   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}             = 2,      }
\DoxyCodeLine{64   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{65   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{66   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{67   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{68   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{69   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{70   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{71   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{72   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}           = 11,     }
\DoxyCodeLine{73   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}           = 12,     }
\DoxyCodeLine{74   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}           = 13,     }
\DoxyCodeLine{75   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}           = 14,     }
\DoxyCodeLine{76   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}           = 15,     }
\DoxyCodeLine{77   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}           = 16,     }
\DoxyCodeLine{78   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}           = 17,     }
\DoxyCodeLine{79   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}                    = 18,     }
\DoxyCodeLine{80   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e202b560a588551c0b02f4b2577d256}{FDCAN1\_IT0\_IRQn}}             = 19,     }
\DoxyCodeLine{81   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56eb0b5d9b0218deed2744f02504618f}{FDCAN2\_IT0\_IRQn}}             = 20,     }
\DoxyCodeLine{82   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af599297929c1aa264aaa7fcb9fbb71f4}{FDCAN1\_IT1\_IRQn}}             = 21,     }
\DoxyCodeLine{83   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff78eb89fc6e6c88ad59121e48e4b9c9}{FDCAN2\_IT1\_IRQn}}             = 22,     }
\DoxyCodeLine{84   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{85   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f}{TIM1\_BRK\_IRQn}}               = 24,     }
\DoxyCodeLine{86   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9}{TIM1\_UP\_IRQn}}                = 25,     }
\DoxyCodeLine{87   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c}{TIM1\_TRG\_COM\_IRQn}}           = 26,     }
\DoxyCodeLine{88   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{89   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{90   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{91   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{92   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{93   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{94   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{95   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{96   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{97   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{98   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{99   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{100   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}                 = 39,     }
\DoxyCodeLine{101   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{102   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{103   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\_BRK\_TIM12\_IRQn}}         = 43,     }
\DoxyCodeLine{104   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\_UP\_TIM13\_IRQn}}          = 44,     }
\DoxyCodeLine{105   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\_TRG\_COM\_TIM14\_IRQn}}     = 45,     }
\DoxyCodeLine{106   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}                = 46,     }
\DoxyCodeLine{107   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}           = 47,     }
\DoxyCodeLine{108   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\_IRQn}}                    = 48,     }
\DoxyCodeLine{109   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e68a13bbec7d366e6245c1a44a85e9d}{SDMMC1\_IRQn}}                 = 49,     }
\DoxyCodeLine{110   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{111   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{112   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}                  = 52,     }
\DoxyCodeLine{113   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}                  = 53,     }
\DoxyCodeLine{114   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}               = 54,     }
\DoxyCodeLine{115   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}                   = 55,     }
\DoxyCodeLine{116   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}           = 56,     }
\DoxyCodeLine{117   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}           = 57,     }
\DoxyCodeLine{118   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}           = 58,     }
\DoxyCodeLine{119   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}           = 59,     }
\DoxyCodeLine{120   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}           = 60,     }
\DoxyCodeLine{121   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\_IRQn}}                    = 61,     }
\DoxyCodeLine{122   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\_WKUP\_IRQn}}               = 62,     }
\DoxyCodeLine{123   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abd8a5795935b8b4c86ba3e4af43f1cbe}{FDCAN\_CAL\_IRQn}}              = 63,     }
\DoxyCodeLine{124   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}           = 68,     }
\DoxyCodeLine{125   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}           = 69,     }
\DoxyCodeLine{126   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}           = 70,     }
\DoxyCodeLine{127   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}                 = 71,     }
\DoxyCodeLine{128   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 72,     }
\DoxyCodeLine{129   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 73,     }
\DoxyCodeLine{130   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\_HS\_EP1\_OUT\_IRQn}}         = 74,     }
\DoxyCodeLine{131   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\_HS\_EP1\_IN\_IRQn}}          = 75,     }
\DoxyCodeLine{132   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\_HS\_WKUP\_IRQn}}            = 76,     }
\DoxyCodeLine{133   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\_HS\_IRQn}}                 = 77,     }
\DoxyCodeLine{134   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3c8263a4a13d8076d341095016ab2186}{DCMI\_PSSI\_IRQn}}              = 78,     }
\DoxyCodeLine{135   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}                    = 80,     }
\DoxyCodeLine{136   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,     }
\DoxyCodeLine{137   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755}{UART7\_IRQn}}                  = 82,     }
\DoxyCodeLine{138   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2}{UART8\_IRQn}}                  = 83,     }
\DoxyCodeLine{139   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84,     }
\DoxyCodeLine{140   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{SPI5\_IRQn}}                   = 85,     }
\DoxyCodeLine{141   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253}{SPI6\_IRQn}}                   = 86,     }
\DoxyCodeLine{142   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}                   = 87,     }
\DoxyCodeLine{143   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52}{LTDC\_IRQn}}                   = 88,     }
\DoxyCodeLine{144   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7}{LTDC\_ER\_IRQn}}                = 89,     }
\DoxyCodeLine{145   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746}{DMA2D\_IRQn}}                  = 90,     }
\DoxyCodeLine{146   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9c965e99ba19b3ec06d9074619c46aef}{OCTOSPI1\_IRQn}}               = 92,     }
\DoxyCodeLine{147   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\_IRQn}}                 = 93,     }
\DoxyCodeLine{148   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b}{CEC\_IRQn}}                    = 94,     }
\DoxyCodeLine{149   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad201bfb31bf1026b0e560a371ac46219}{I2C4\_EV\_IRQn}}                = 95,     }
\DoxyCodeLine{150   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c79340696571c920cc8b1c8edc92f4a}{I2C4\_ER\_IRQn}}                = 96,     }
\DoxyCodeLine{151   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9}{SPDIF\_RX\_IRQn}}               = 97,     }
\DoxyCodeLine{152   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a88a301fd337eb7d1890b665809c7abbb}{DMAMUX1\_OVR\_IRQn}}            = 102,    }
\DoxyCodeLine{153   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a62d53531a01f8711dcdf721b9f3b2689}{DFSDM1\_FLT0\_IRQn}}            = 110,    }
\DoxyCodeLine{154   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff51805df3d6b855d17a4d27a9bc2755}{DFSDM1\_FLT1\_IRQn}}            = 111,    }
\DoxyCodeLine{155   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0c5dd0a58ec98e00df6bc3219b6f42f}{DFSDM1\_FLT2\_IRQn}}            = 112,    }
\DoxyCodeLine{156   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a73d61bf8bbd27b267b6f5f704e40bf7c}{DFSDM1\_FLT3\_IRQn}}            = 113,    }
\DoxyCodeLine{157   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4}{SWPMI1\_IRQn}}                 = 115,    }
\DoxyCodeLine{158   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84}{TIM15\_IRQn}}                  = 116,    }
\DoxyCodeLine{159   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\_IRQn}}                  = 117,    }
\DoxyCodeLine{160   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\_IRQn}}                  = 118,    }
\DoxyCodeLine{161   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71891f43feaebdb0f8daeeb4d4fec84}{MDIOS\_WKUP\_IRQn}}             = 119,    }
\DoxyCodeLine{162   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0a8640b8ad1257c0f732ab7d192b722c}{MDIOS\_IRQn}}                  = 120,    }
\DoxyCodeLine{163   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc8a0a3de8a5682fa89751b2a977b649}{MDMA\_IRQn}}                   = 122,    }
\DoxyCodeLine{164   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af89769b72f2814819b47d0c28a0adbf7}{SDMMC2\_IRQn}}                 = 124,    }
\DoxyCodeLine{165   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aaf4d513b44d7ce9322139d95efb5baa6}{HSEM1\_IRQn}}                  = 125,    }
\DoxyCodeLine{166   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\_IRQn}}                   = 127,    }
\DoxyCodeLine{167   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6c33717641615a945d46f0f7d9095e0f}{DMAMUX2\_OVR\_IRQn}}            = 128,    }
\DoxyCodeLine{168   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adddbbb542fb3119334d294c332a3b9ba}{BDMA\_Channel0\_IRQn}}          = 129,    }
\DoxyCodeLine{169   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a26bc35a520251af09162bbee33f1cb7f}{BDMA\_Channel1\_IRQn}}          = 130,    }
\DoxyCodeLine{170   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9d3343c051968c3dbdd6c89a8276f29}{BDMA\_Channel2\_IRQn}}          = 131,    }
\DoxyCodeLine{171   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a211bfba233bb4585815d32458032d4f8}{BDMA\_Channel3\_IRQn}}          = 132,    }
\DoxyCodeLine{172   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4bced0d20eb4800e3912e76b3f91583b}{BDMA\_Channel4\_IRQn}}          = 133,    }
\DoxyCodeLine{173   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad23cb118501a713dfd691e53d6746e28}{BDMA\_Channel5\_IRQn}}          = 134,    }
\DoxyCodeLine{174   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab231f9fd0bfe4a3c7fd527ca362239eb}{BDMA\_Channel6\_IRQn}}          = 135,    }
\DoxyCodeLine{175   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1540f7f42ee27de6f41b7e8b6af478ea}{BDMA\_Channel7\_IRQn}}          = 136,    }
\DoxyCodeLine{176   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{COMP\_IRQn}}                   = 137 ,   }
\DoxyCodeLine{177   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\_IRQn}}                 = 138,    }
\DoxyCodeLine{178   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a22346f3a3dd765a113b6671ad7da3740}{LPTIM3\_IRQn}}                 = 139,    }
\DoxyCodeLine{179   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a24b2e491c308d2080d726a93fb770239}{LPTIM4\_IRQn}}                 = 140,    }
\DoxyCodeLine{180   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8bee1f621bdc876c3e4ce7ca2a72fafd}{LPTIM5\_IRQn}}                 = 141,    }
\DoxyCodeLine{181   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\_IRQn}}                = 142,    }
\DoxyCodeLine{182   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a010fb52157ca5ccfb53c978700ba9695}{CRS\_IRQn}}                    = 144,    }
\DoxyCodeLine{183   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad218f6a81c2a09987eef0f59866a07eb}{ECC\_IRQn}}                    = 145,    }
\DoxyCodeLine{184   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6fbaab1425f0ef90b3abc599c7eccdf0}{SAI4\_IRQn}}                   = 146,    }
\DoxyCodeLine{185   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2949f42b99794300360d5c518fd526d2}{DTS\_IRQn}}                    = 147,    }
\DoxyCodeLine{186   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8acf7d2e8ce2e3e893a5370cca718568e8}{WAKEUP\_PIN\_IRQn}}             = 149,    }
\DoxyCodeLine{187   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa2aaa3db547cc3a0116661faf276e2b1}{OCTOSPI2\_IRQn}}               = 150,    }
\DoxyCodeLine{188   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a017836a26cf6fb68132aa3fc7a6bbcf4}{FMAC\_IRQn}}                   = 153,    }
\DoxyCodeLine{189   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af9ce7d8677783e267d4c599903e925e4}{CORDIC\_IRQn}}                 = 154,    }
\DoxyCodeLine{190   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2fe9d1c90e623610e93235a014c6f2ed}{UART9\_IRQn}}                  = 155,    }
\DoxyCodeLine{191   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abc8c144f999ff96cef8cbfae0c9e7499}{USART10\_IRQn}}                = 156,    }
\DoxyCodeLine{192   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a13759dd37c9463c0208c9540aeeb35f1}{I2C5\_EV\_IRQn}}                = 157,    }
\DoxyCodeLine{193   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9f19c7a0911eb45ceb4d8bcbb1a0e4f0}{I2C5\_ER\_IRQn}}                = 158,    }
\DoxyCodeLine{194   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae95e6945b3198f71e2b7f90d1f39bd26}{FDCAN3\_IT0\_IRQn}}             = 159,    }
\DoxyCodeLine{195   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a07435da3141d3ef7dcd1f8e8ab37c07d}{FDCAN3\_IT1\_IRQn}}             = 160,    }
\DoxyCodeLine{196   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af227f52f780f557d20738aa6d63d6ba5}{TIM23\_IRQn}}                  = 161,    }
\DoxyCodeLine{197   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a05caba09e1911f8dd3c3e477cf230917}{TIM24\_IRQn}}                  = 162,    }
\DoxyCodeLine{198 \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{199 }
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define \_\_CM7\_REV               0x0100U   }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1U       }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4U       }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U       }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1U       }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define \_\_ICACHE\_PRESENT          1U       }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define \_\_DCACHE\_PRESENT          1U       }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm7_8h}{core\_cm7.h}}"{}}                     }
\DoxyCodeLine{230 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32h7xx_8h}{system\_stm32h7xx.h}}"{}}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{232 }
\DoxyCodeLine{241 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{242 \{}
\DoxyCodeLine{243   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};              }
\DoxyCodeLine{244   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};              }
\DoxyCodeLine{245   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};               }
\DoxyCodeLine{246   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};             }
\DoxyCodeLine{247   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};            }
\DoxyCodeLine{248   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};            }
\DoxyCodeLine{249   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};            }
\DoxyCodeLine{250   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a039f13f376e47cd17df0006640794de4}{PCSEL\_RES0}};       }
\DoxyCodeLine{251   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a73188442254216ead39460d29e99c95a}{LTR1\_TR1}};         }
\DoxyCodeLine{252   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a4602a17047c30bacf8ff239cf6101e9d}{HTR1\_TR2}};         }
\DoxyCodeLine{253   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_adc6d7917ecb0104704793a106be9abbf}{RES1\_TR3}};         }
\DoxyCodeLine{254   uint32\_t      \mbox{\hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};        }
\DoxyCodeLine{255   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};             }
\DoxyCodeLine{256   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};             }
\DoxyCodeLine{257   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};             }
\DoxyCodeLine{258   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a95e53a6a23b0060a05a4a0f606bba7e9}{SQR4}};             }
\DoxyCodeLine{259   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};               }
\DoxyCodeLine{260   uint32\_t      \mbox{\hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};        }
\DoxyCodeLine{261   uint32\_t      \mbox{\hyperlink{struct_a_d_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};        }
\DoxyCodeLine{262   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};             }
\DoxyCodeLine{263   uint32\_t      RESERVED5[4];     }
\DoxyCodeLine{264   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}};             }
\DoxyCodeLine{265   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a7e0eef00d32be4b39e71068425dbdcb1}{OFR2}};             }
\DoxyCodeLine{266   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a66d997b210433aa8f57b2405cf895d2d}{OFR3}};             }
\DoxyCodeLine{267   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afe206e635f30b7b29f9e538b12247149}{OFR4}};             }
\DoxyCodeLine{268   uint32\_t      RESERVED6[4];     }
\DoxyCodeLine{269   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};             }
\DoxyCodeLine{270   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};             }
\DoxyCodeLine{271   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};             }
\DoxyCodeLine{272   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};             }
\DoxyCodeLine{273   uint32\_t      RESERVED7[4];     }
\DoxyCodeLine{274   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aee443a628cc2914005393b723b836c2a}{AWD2CR}};           }
\DoxyCodeLine{275   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab06ef5ee40897c98320733b78b837768}{AWD3CR}};           }
\DoxyCodeLine{276   uint32\_t      \mbox{\hyperlink{struct_a_d_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};        }
\DoxyCodeLine{277   uint32\_t      \mbox{\hyperlink{struct_a_d_c___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};        }
\DoxyCodeLine{278   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0407bfb77fd8ce6b0d2e98830d595353}{LTR2\_DIFSEL}};      }
\DoxyCodeLine{279   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_add4bbb93b457272562c53b91223acf3e}{HTR2\_CALFACT}};     }
\DoxyCodeLine{280   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_acf7c3026bf1977ac837601ed5b8cd041}{LTR3\_RES10}};       }
\DoxyCodeLine{281   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae0db4f8a551f5a5067ee6701c2a34475}{HTR3\_RES11}};       }
\DoxyCodeLine{282   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a05f7fb137d862123b2222e7e8be1d4f0}{DIFSEL\_RES12}};     }
\DoxyCodeLine{283   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a22b78e5184154a5f8f9650142db10792}{CALFACT\_RES13}};    }
\DoxyCodeLine{284   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae6f60b39337d38f4540d8c0f6ef8f792}{CALFACT2\_RES14}};   }
\DoxyCodeLine{285 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{286 }
\DoxyCodeLine{287 }
\DoxyCodeLine{288 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{289 \{}
\DoxyCodeLine{290 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}; }
\DoxyCodeLine{291 uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}; }
\DoxyCodeLine{292 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}; }
\DoxyCodeLine{293 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}}; }
\DoxyCodeLine{294 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_acba4bbe6492af6df7ce51940580d59fd}{CDR2}}; }
\DoxyCodeLine{296 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{297 }
\DoxyCodeLine{298 }
\DoxyCodeLine{303 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{304 \{}
\DoxyCodeLine{305   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};         }
\DoxyCodeLine{306   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};         }
\DoxyCodeLine{307 \} \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\_TypeDef}};}
\DoxyCodeLine{308 }
\DoxyCodeLine{309 }
\DoxyCodeLine{314 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{315 \{}
\DoxyCodeLine{316   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}};         }
\DoxyCodeLine{317   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab81d2b1ba9cc468bc74a9921d1180296}{ENDN}};         }
\DoxyCodeLine{318   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4ef165756193844225b702fa0db10196}{RESERVED1}};    }
\DoxyCodeLine{319   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a54412819ff4fa0f86fe0d5d16980abba}{DBTP}};         }
\DoxyCodeLine{320   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a071509075a20265b5c09b13d91247a9c}{TEST}};         }
\DoxyCodeLine{321   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acfa1ae20aeb2b84ef6e175171b7fc05a}{RWD}};          }
\DoxyCodeLine{322   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}};         }
\DoxyCodeLine{323   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5fc2f55ee54956bc99fd0e444318ee41}{NBTP}};         }
\DoxyCodeLine{324   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a086c81ab5ca3076448e6cc0421ee513e}{TSCC}};         }
\DoxyCodeLine{325   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab2121ccada33a19629c9b2acdb775fbe}{TSCV}};         }
\DoxyCodeLine{326   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af26521f26d7f49be0ad265ebd3160e8e}{TOCC}};         }
\DoxyCodeLine{327   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ae4ffb1d45ff35a47752802a8d2bc20ca}{TOCV}};         }
\DoxyCodeLine{328   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED2[4]; }
\DoxyCodeLine{329   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a1c146954c72b1cc2c05a85dd55ae5c9b}{ECR}};          }
\DoxyCodeLine{330   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a909d70d4d88dd6731a07b76a21c8214b}{PSR}};          }
\DoxyCodeLine{331   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac689816b67ce3d5a6ef496bd97c57eca}{TDCR}};         }
\DoxyCodeLine{332   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac900907caebb5bcfa72c64c9d26656ae}{RESERVED3}};    }
\DoxyCodeLine{333   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}};           }
\DoxyCodeLine{334   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}};           }
\DoxyCodeLine{335   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a18a6edb2c46482b657a9a83730bba06c}{ILS}};          }
\DoxyCodeLine{336   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6837a68a3220a3612715b8ad5ec5cb0f}{ILE}};          }
\DoxyCodeLine{337   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED4[8]; }
\DoxyCodeLine{338   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_acccb5e762b274912c4087aade8d34909}{GFC}};          }
\DoxyCodeLine{339   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aba5d710f5a674f82eeed8b31ff040ed6}{SIDFC}};        }
\DoxyCodeLine{340   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_af9c45f728eb0e1a66755ca6a0864513f}{XIDFC}};        }
\DoxyCodeLine{341   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab3e6598d0d060052b481aef7079a814a}{RESERVED5}};    }
\DoxyCodeLine{342   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7676c0a83a28dbab64586a95888c96f9}{XIDAM}};        }
\DoxyCodeLine{343   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7855cdf00d457c3ce75c622d41a1af61}{HPMS}};         }
\DoxyCodeLine{344   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aeee030462ec848a44d60ea1e42d7af5c}{NDAT1}};        }
\DoxyCodeLine{345   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a748373a06fcfa90c5c0f7dd95bfc2a79}{NDAT2}};        }
\DoxyCodeLine{346   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a567224d08ce60daadc7f6704ad54c76a}{RXF0C}};        }
\DoxyCodeLine{347   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7dd4a44a328b5c1b90288f2d9f7561ab}{RXF0S}};        }
\DoxyCodeLine{348   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a44e82fba635d5f8dcf81bb8a1652ff8d}{RXF0A}};        }
\DoxyCodeLine{349   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aea0e481dc6f6c7f4e5b5c8157449041b}{RXBC}};         }
\DoxyCodeLine{350   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a15de8b345937c8a996c602ab8bd8b4a5}{RXF1C}};        }
\DoxyCodeLine{351   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_add7915afdd5454d4eb76c9f2c76feea3}{RXF1S}};        }
\DoxyCodeLine{352   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa2ecba07f23cf2933186251dc0daf73c}{RXF1A}};        }
\DoxyCodeLine{353   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a3c5afd2f9699ec73867f2f73d5673183}{RXESC}};        }
\DoxyCodeLine{354   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a801972b18965fcbcd16ede1babf526ce}{TXBC}};         }
\DoxyCodeLine{355   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7c012535bc8bee1680f07e11e7ccab6e}{TXFQS}};        }
\DoxyCodeLine{356   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ac61c841052c87bfc66e286c670843240}{TXESC}};        }
\DoxyCodeLine{357   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a771b4bc494bb9ec48347a243743191ed}{TXBRP}};        }
\DoxyCodeLine{358   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aedcc891e5b22b924df352e73f9205ff3}{TXBAR}};        }
\DoxyCodeLine{359   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a4c8921ff8dc0d21b3ddbbbf4294c2ca9}{TXBCR}};        }
\DoxyCodeLine{360   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6127c4ebef48cee524225ba363defd70}{TXBTO}};        }
\DoxyCodeLine{361   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a3631e18bd4bcae72d8d61f1eba15e9d7}{TXBCF}};        }
\DoxyCodeLine{362   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_ab1065651598e12b8655b92125eba6775}{TXBTIE}};       }
\DoxyCodeLine{363   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a6d86090c003567e1b5e3e9207124ba86}{TXBCIE}};       }
\DoxyCodeLine{364   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED6[2]; }
\DoxyCodeLine{365   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a0b377841bd933de983c59fe0828960ff}{TXEFC}};        }
\DoxyCodeLine{366   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_aa6c3cefbcdb46a4aa2d0b1f67768a8b2}{TXEFS}};        }
\DoxyCodeLine{367   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a7d2ee9121bf6e4f9b6f9c794346e8f64}{TXEFA}};        }
\DoxyCodeLine{368   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def_a313090671a4d12d573db4e81d48e8b69}{RESERVED7}};    }
\DoxyCodeLine{369 \} \mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\_GlobalTypeDef}};}
\DoxyCodeLine{370 }
\DoxyCodeLine{375 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{376 \{}
\DoxyCodeLine{377   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acacec5460d796fbf43b07e80372b4c92}{TTTMC}};          }
\DoxyCodeLine{378   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a63c08e589932ff6c3022a57ec8998684}{TTRMC}};          }
\DoxyCodeLine{379   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a4f5727e05a8962305721bc59c7d38bf4}{TTOCF}};          }
\DoxyCodeLine{380   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_aaf599ea1fa883fefce8aaf419040c865}{TTMLM}};          }
\DoxyCodeLine{381   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab5cfc5c731b3b66e7264b32b31aeb2c7}{TURCF}};          }
\DoxyCodeLine{382   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a3f77f7c4cb798741312a2bc656f4c84d}{TTOCN}};          }
\DoxyCodeLine{383   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a833369f1b6fd6e38fb7ed2367b78ff7f}{TTGTP}};          }
\DoxyCodeLine{384   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab5e2162b2008ed7493caf1c4b1de0e85}{TTTMK}};          }
\DoxyCodeLine{385   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a24a0c0286f13cc110057ec447cc51675}{TTIR}};           }
\DoxyCodeLine{386   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a249b5cfa35bc706574ca7cdbb983cf93}{TTIE}};           }
\DoxyCodeLine{387   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a529bdf140d3c93a057ee3ea99c6b9228}{TTILS}};          }
\DoxyCodeLine{388   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acae89d9bbef2766e2fab33faf3112d11}{TTOST}};          }
\DoxyCodeLine{389   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a43e3bc294d5649e841672a3090c37e0e}{TURNA}};          }
\DoxyCodeLine{390   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ab8e0981ae98ae7d48a863292b3b8ecad}{TTLGT}};          }
\DoxyCodeLine{391   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_acfab1d380ff47abe4da0eb94c42cb9fc}{TTCTC}};          }
\DoxyCodeLine{392   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a7b7eb9479ce1990ed7079c43e2d80498}{TTCPT}};          }
\DoxyCodeLine{393   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_ae7747ce6fa9515f8ac48cd54f5234f58}{TTCSM}};          }
\DoxyCodeLine{394   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED1[111]; }
\DoxyCodeLine{395   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_t_c_a_n___type_def_a0958a6da0d59f31396e9b4cb02ad350c}{TTTS}};           }
\DoxyCodeLine{396 \} \mbox{\hyperlink{struct_t_t_c_a_n___type_def}{TTCAN\_TypeDef}};}
\DoxyCodeLine{397 }
\DoxyCodeLine{402 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{403 \{}
\DoxyCodeLine{404   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a9fd0362bbfc6a3137b441bdc6a39511d}{CREL}};  }
\DoxyCodeLine{405   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a4aed9de701bd64ad2eeb42ca2f27d807}{CCFG}};  }
\DoxyCodeLine{406   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_aa624efe0582ddc63ceeba64ee59dbca8}{CSTAT}}; }
\DoxyCodeLine{407   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_aabdedcb357bbb8d99cb18ee8dd6c2feb}{CWD}};   }
\DoxyCodeLine{408   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}};    }
\DoxyCodeLine{409   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def_a5334fa489ba4df825113ac9b606e7da3}{IE}};    }
\DoxyCodeLine{410 \} \mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\_ClockCalibrationUnit\_TypeDef}};}
\DoxyCodeLine{411 }
\DoxyCodeLine{412 }
\DoxyCodeLine{417 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{418 \{}
\DoxyCodeLine{419   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};           }
\DoxyCodeLine{420   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};         }
\DoxyCodeLine{421   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};         }
\DoxyCodeLine{422   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};         }
\DoxyCodeLine{423   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};          }
\DoxyCodeLine{424   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_e_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};          }
\DoxyCodeLine{425 \}\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\_TypeDef}};}
\DoxyCodeLine{426 }
\DoxyCodeLine{430 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{431 \{}
\DoxyCodeLine{432   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};          }
\DoxyCodeLine{433   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};        }
\DoxyCodeLine{434   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};        }
\DoxyCodeLine{435 \} \mbox{\hyperlink{struct_c_o_r_d_i_c___type_def}{CORDIC\_TypeDef}};}
\DoxyCodeLine{436 }
\DoxyCodeLine{441 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{442 \{}
\DoxyCodeLine{443   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{444   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};         }
\DoxyCodeLine{445   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{446   uint32\_t      \mbox{\hyperlink{struct_c_r_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};   }
\DoxyCodeLine{447   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_af29f59e3e9149946df6717c205eaac7c}{INIT}};        }
\DoxyCodeLine{448   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a9037a11797290aef4ac48048c07e2e89}{POL}};         }
\DoxyCodeLine{449 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{450 }
\DoxyCodeLine{451 }
\DoxyCodeLine{455 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{456 \{}
\DoxyCodeLine{457 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{458 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};          }
\DoxyCodeLine{459 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};           }
\DoxyCodeLine{460 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};           }
\DoxyCodeLine{461 \} \mbox{\hyperlink{struct_c_r_s___type_def}{CRS\_TypeDef}};}
\DoxyCodeLine{462 }
\DoxyCodeLine{463 }
\DoxyCodeLine{468 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{469 \{}
\DoxyCodeLine{470   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{471   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};  }
\DoxyCodeLine{472   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};  }
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};  }
\DoxyCodeLine{474   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};   }
\DoxyCodeLine{475   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};  }
\DoxyCodeLine{476   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};  }
\DoxyCodeLine{477   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};   }
\DoxyCodeLine{478   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};  }
\DoxyCodeLine{479   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};  }
\DoxyCodeLine{480   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};   }
\DoxyCodeLine{481   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};     }
\DoxyCodeLine{482   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};     }
\DoxyCodeLine{483   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{484   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};      }
\DoxyCodeLine{485   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};      }
\DoxyCodeLine{486   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}{SHSR1}};    }
\DoxyCodeLine{487   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}{SHSR2}};    }
\DoxyCodeLine{488   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}{SHHR}};     }
\DoxyCodeLine{489   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}{SHRR}};     }
\DoxyCodeLine{490 \} \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{491 }
\DoxyCodeLine{495 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{496 \{}
\DoxyCodeLine{497   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a8e8101253b6cbda4998e25fb2428fc44}{FLTCR1}};          }
\DoxyCodeLine{498   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a7dc51d759366a1ffb969f9b4e84daa7b}{FLTCR2}};          }
\DoxyCodeLine{499   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ae8fe728853c3b1444df53a4e53578f4d}{FLTISR}};          }
\DoxyCodeLine{500   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a2de95ccf22e7ef9d868bfcaeb33c0918}{FLTICR}};          }
\DoxyCodeLine{501   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a784318fceea7ac0b7b61845acbd44144}{FLTJCHGR}};        }
\DoxyCodeLine{502   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ab2bc6cce7b6af430b0e9898b1ef09d92}{FLTFCR}};          }
\DoxyCodeLine{503   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a082786ab7f2666b7117300b7969cf88f}{FLTJDATAR}};       }
\DoxyCodeLine{504   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a362eb0a7d1fb88eb553c011991135716}{FLTRDATAR}};       }
\DoxyCodeLine{505   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a4cf9d0b241ea53fae2411471eba3496c}{FLTAWHTR}};        }
\DoxyCodeLine{506   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a9671139453413fc3461b94b30fe2ee47}{FLTAWLTR}};        }
\DoxyCodeLine{507   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a4674fed7c7e4d29b57e6a02d1d635403}{FLTAWSR}};         }
\DoxyCodeLine{508   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a28e89224e7a7e2bc3831a3e451cac73e}{FLTAWCFR}};        }
\DoxyCodeLine{509   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a38a8ba1a03b3005f8dac6a3c4f0ea3df}{FLTEXMAX}};        }
\DoxyCodeLine{510   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_acbc49a77baf0eee5a39bce78aa407d21}{FLTEXMIN}};        }
\DoxyCodeLine{511   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a419fca50c8e66a13ee7c6c66ad7eef5a}{FLTCNVTIMR}};      }
\DoxyCodeLine{512 \} \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\_Filter\_TypeDef}};}
\DoxyCodeLine{513 }
\DoxyCodeLine{517 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{518 \{}
\DoxyCodeLine{519   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a6474939794d707eb2461f6c4676cfba0}{CHCFGR1}};      }
\DoxyCodeLine{520   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a8f9a4670481941148f0a423a049d9e08}{CHCFGR2}};      }
\DoxyCodeLine{521   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a50fec5775dbe9eb22dd1296c34606bde}{CHAWSCDR}};     }
\DoxyCodeLine{523   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a740efbe39d3bc5571d73e5e0ecfde121}{CHWDATAR}};     }
\DoxyCodeLine{524   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a0f161db4fcf5ef2d473ad06677711e65}{CHDATINR}};     }
\DoxyCodeLine{525 \} \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\_Channel\_TypeDef}};}
\DoxyCodeLine{526 }
\DoxyCodeLine{530 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{531 \{}
\DoxyCodeLine{532   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};        }
\DoxyCodeLine{533   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{534   uint32\_t RESERVED4[11];      }
\DoxyCodeLine{535   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0237aa6143c9a59614ba3eabb0106c9d}{APB3FZ1}};     }
\DoxyCodeLine{536   uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};          }
\DoxyCodeLine{537   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cfaa7cb1e14f2c08aefdd46e53cff91}{APB1LFZ1}};    }
\DoxyCodeLine{538   uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}};          }
\DoxyCodeLine{539   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a782e43204f3ea5fa854eff5464dcab6a}{APB1HFZ1}};    }
\DoxyCodeLine{540   uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};          }
\DoxyCodeLine{541   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_afc7ec988c2ed678fa3cdc01ef7c5cb83}{APB2FZ1}};     }
\DoxyCodeLine{542   uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};          }
\DoxyCodeLine{543   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_af02520bdf2ff5dd9ec1dbe0316260951}{APB4FZ1}};     }
\DoxyCodeLine{544   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED9[990]; }
\DoxyCodeLine{545   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a69c2ffe4107c2e28a0537f432ac35149}{PIDR4}};       }
\DoxyCodeLine{546   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED10[3];}
\DoxyCodeLine{547   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a7e5cd4de32d2ce1f21a192927f3a37a6}{PIDR0}};       }
\DoxyCodeLine{548   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_aa877b2e413b85ea14d926ed8e284bb00}{PIDR1}};       }
\DoxyCodeLine{549   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a64a6f03a67a6f06fa4948257778a6aa7}{PIDR2}};       }
\DoxyCodeLine{550   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a9c48999b2ee7093e22c8d346df4e9a68}{PIDR3}};       }
\DoxyCodeLine{551   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_abc2bdc9a5ee48c0814fd86cc6808f506}{CIDR0}};       }
\DoxyCodeLine{552   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4be8ec4d2f7049813ba3a4b784ee1f3a}{CIDR1}};       }
\DoxyCodeLine{553   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a9bb7b0160d06696ae317e678bae0c8ca}{CIDR2}};       }
\DoxyCodeLine{554   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_adbb91b58b52c1f4638f373efd5bf8aa1}{CIDR3}};       }
\DoxyCodeLine{555 \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{560 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{561 \{}
\DoxyCodeLine{562   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{563   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{564   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{RISR}};     }
\DoxyCodeLine{565   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};      }
\DoxyCodeLine{566   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{MISR}};     }
\DoxyCodeLine{567   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};      }
\DoxyCodeLine{568   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{ESCR}};     }
\DoxyCodeLine{569   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{ESUR}};     }
\DoxyCodeLine{570   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{CWSTRTR}};  }
\DoxyCodeLine{571   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{CWSIZER}};  }
\DoxyCodeLine{572   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};       }
\DoxyCodeLine{573 \} \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\_TypeDef}};}
\DoxyCodeLine{574 }
\DoxyCodeLine{579 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{580 \{}
\DoxyCodeLine{581   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};             }
\DoxyCodeLine{582   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};             }
\DoxyCodeLine{583   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6deac9db4276f5f49e6c450bb85f08c9}{RIS}};            }
\DoxyCodeLine{584   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};            }
\DoxyCodeLine{585   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a8ba38fabf19f3281498431e76b2b4eb4}{MIS}};            }
\DoxyCodeLine{586   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};            }
\DoxyCodeLine{587   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED1[4];   }
\DoxyCodeLine{588   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};             }
\DoxyCodeLine{589   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED2[241]; }
\DoxyCodeLine{590   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}{HWCFGR}};         }
\DoxyCodeLine{591   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a6990ddf8ca53b7428075c079454fd959}{VERR}};           }
\DoxyCodeLine{592   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a1177dc9efcb3b60a426cb2e24147cd69}{IPIDR}};          }
\DoxyCodeLine{593   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_s_s_i___type_def_a4808f9b54b80ceb7d283165fe7c2e165}{SIDR}};           }
\DoxyCodeLine{594 \} \mbox{\hyperlink{struct_p_s_s_i___type_def}{PSSI\_TypeDef}};}
\DoxyCodeLine{595 }
\DoxyCodeLine{600 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{601 \{}
\DoxyCodeLine{602   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};     }
\DoxyCodeLine{603   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}};   }
\DoxyCodeLine{604   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}};    }
\DoxyCodeLine{605   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}};   }
\DoxyCodeLine{606   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1AR}};   }
\DoxyCodeLine{607   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};    }
\DoxyCodeLine{608 \} \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{609 }
\DoxyCodeLine{610 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{611 \{}
\DoxyCodeLine{612   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}};   }
\DoxyCodeLine{613   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}};   }
\DoxyCodeLine{614   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}};  }
\DoxyCodeLine{615   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}};  }
\DoxyCodeLine{616 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{617 }
\DoxyCodeLine{618 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{619 \{}
\DoxyCodeLine{620   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};          }
\DoxyCodeLine{621   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_aae019365e4288337da20775971c1a123}{CNDTR}};        }
\DoxyCodeLine{622   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a07aacf332c9bf310ff5be02140f892e1}{CPAR}};         }
\DoxyCodeLine{623   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a6b88b8a3f7de22ac82afedcd82bf3a6d}{CM0AR}};        }
\DoxyCodeLine{624   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___channel___type_def_a55acc15a6a51580324d151a1577f783d}{CM1AR}};        }
\DoxyCodeLine{625 \} \mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\_Channel\_TypeDef}};}
\DoxyCodeLine{626 }
\DoxyCodeLine{627 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{628 \{}
\DoxyCodeLine{629   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};          }
\DoxyCodeLine{630   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_b_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};         }
\DoxyCodeLine{631 \} \mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\_TypeDef}};}
\DoxyCodeLine{632 }
\DoxyCodeLine{633 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{634 \{}
\DoxyCodeLine{635   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};        }
\DoxyCodeLine{636 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\_Channel\_TypeDef}};}
\DoxyCodeLine{637 }
\DoxyCodeLine{638 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{639 \{}
\DoxyCodeLine{640   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};      }
\DoxyCodeLine{641   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};      }
\DoxyCodeLine{642 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\_ChannelStatus\_TypeDef}};}
\DoxyCodeLine{643 }
\DoxyCodeLine{644 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{645 \{}
\DoxyCodeLine{646   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def_af617ec455f55f9d75a3cd87886ed0db2}{RGCR}};        }
\DoxyCodeLine{647 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\_RequestGen\_TypeDef}};}
\DoxyCodeLine{648 }
\DoxyCodeLine{649 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{650 \{}
\DoxyCodeLine{651   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}};        }
\DoxyCodeLine{652   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}};       }
\DoxyCodeLine{653 \}\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\_RequestGenStatus\_TypeDef}};}
\DoxyCodeLine{654 }
\DoxyCodeLine{658 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{659 \{}
\DoxyCodeLine{660   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___type_def_a396e0139138d9483f5738c9bd220c56b}{GISR0}};   }
\DoxyCodeLine{661 \}\mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\_TypeDef}};}
\DoxyCodeLine{662 }
\DoxyCodeLine{663 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{664 \{}
\DoxyCodeLine{665   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a982c5cd8456e40a13d46807b84fc3815}{CISR}};      }
\DoxyCodeLine{666   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a7bfea5002ccffd2fb7aed0106278b8ac}{CIFCR}};     }
\DoxyCodeLine{667   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_afb421388460a6f91dc5a6a192d886912}{CESR}};      }
\DoxyCodeLine{668   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};       }
\DoxyCodeLine{669   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a5cde523b810fab496eb0619abc06764d}{CTCR}};      }
\DoxyCodeLine{670   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af72706f74d982d4aa25bcf77661dcb84}{CBNDTR}};    }
\DoxyCodeLine{671   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af9ab99d74989193a551ecdde079dc3dd}{CSAR}};      }
\DoxyCodeLine{672   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a71e8f327c2b32c5be85ed81c45cb63a1}{CDAR}};      }
\DoxyCodeLine{673   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ad7ce6e0c749889b748c178a5a6620192}{CBRUR}};     }
\DoxyCodeLine{674   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_aef6e53be48d41df2ca64fbdda99295b0}{CLAR}};      }
\DoxyCodeLine{675   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_a86258fe5b0e7c64535b693d7f9d5fdcf}{CTBR}};      }
\DoxyCodeLine{676   uint32\_t       \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}; }
\DoxyCodeLine{677   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ab51edd49cb9294ebe2db18fb5cf399dd}{CMAR}};      }
\DoxyCodeLine{678   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_m_d_m_a___channel___type_def_ac7162389c2b9f86cafe32624ff6d619b}{CMDR}};      }
\DoxyCodeLine{679 \}\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\_Channel\_TypeDef}};}
\DoxyCodeLine{680 }
\DoxyCodeLine{685 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{686 \{}
\DoxyCodeLine{687   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{688   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};           }
\DoxyCodeLine{689   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};          }
\DoxyCodeLine{690   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a17e8aa3d2c6464eba518c8ccf28c173d}{FGMAR}};         }
\DoxyCodeLine{691   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_af3d84e911bbb2bf8cfa6d5e1dfe01afe}{FGOR}};          }
\DoxyCodeLine{692   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2ab8fa08f05f63b322b38013283e6fa0}{BGMAR}};         }
\DoxyCodeLine{693   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a29e2e00c79be42d49f6f189c207cc664}{BGOR}};          }
\DoxyCodeLine{694   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_add402fd3aa4845802f08f8df79a5a72a}{FGPFCCR}};       }
\DoxyCodeLine{695   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a3b7bcbbdcd4f728861babc3300a26f61}{FGCOLR}};        }
\DoxyCodeLine{696   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2ad24a3135aa498ba6691f6a114a9826}{BGPFCCR}};       }
\DoxyCodeLine{697   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a1b655471716402cff4ef1d584da01ea6}{BGCOLR}};        }
\DoxyCodeLine{698   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a27ad59cf99d0d0904958175238c40d8d}{FGCMAR}};        }
\DoxyCodeLine{699   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a8108e797e9421f12d2fa5b7bca1d8a12}{BGCMAR}};        }
\DoxyCodeLine{700   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a79db32535165c766c9de2374a27ed059}{OPFCCR}};        }
\DoxyCodeLine{701   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a5ec0a83694c97af7786583ef37fb795c}{OCOLR}};         }
\DoxyCodeLine{702   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ab6be353d6107a8bb0641a438ac0eb93d}{OMAR}};          }
\DoxyCodeLine{703   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_afe934616b06edb746effd439206836a5}{OOR}};           }
\DoxyCodeLine{704   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a1eef24a1df459c6e5dd17d516013c5fb}{NLR}};           }
\DoxyCodeLine{705   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2fc2e30027d62fbf2ad32f911fbadeca}{LWR}};           }
\DoxyCodeLine{706   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9f16d1904f085dbd51466994f01bd9e2}{AMTCR}};         }
\DoxyCodeLine{707   uint32\_t      RESERVED[236]; }
\DoxyCodeLine{708   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FGCLUT[256];   }
\DoxyCodeLine{709   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BGCLUT[256];   }
\DoxyCodeLine{710 \} \mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2D\_TypeDef}};}
\DoxyCodeLine{711 }
\DoxyCodeLine{712 }
\DoxyCodeLine{716 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{717 \{}
\DoxyCodeLine{718   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACCR;}
\DoxyCodeLine{719   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACECR;}
\DoxyCodeLine{720   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPFR;}
\DoxyCodeLine{721   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACWTR;}
\DoxyCodeLine{722   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHT0R;}
\DoxyCodeLine{723   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHT1R;}
\DoxyCodeLine{724   uint32\_t      RESERVED1[14];}
\DoxyCodeLine{725   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACVTR;}
\DoxyCodeLine{726   uint32\_t      RESERVED2;}
\DoxyCodeLine{727   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACVHTR;}
\DoxyCodeLine{728   uint32\_t      RESERVED3;}
\DoxyCodeLine{729   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACVIR;}
\DoxyCodeLine{730   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACIVIR;}
\DoxyCodeLine{731   uint32\_t      RESERVED4[2];}
\DoxyCodeLine{732   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTFCR;}
\DoxyCodeLine{733   uint32\_t      RESERVED5[7];}
\DoxyCodeLine{734   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACRFCR;}
\DoxyCodeLine{735   uint32\_t      RESERVED6[7];}
\DoxyCodeLine{736   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACISR;}
\DoxyCodeLine{737   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACIER;}
\DoxyCodeLine{738   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACRXTXSR;}
\DoxyCodeLine{739   uint32\_t      RESERVED7;}
\DoxyCodeLine{740   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPCSR;}
\DoxyCodeLine{741   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACRWKPFR;}
\DoxyCodeLine{742   uint32\_t      RESERVED8[2];}
\DoxyCodeLine{743   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACLCSR;}
\DoxyCodeLine{744   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACLTCR;}
\DoxyCodeLine{745   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACLETR;}
\DoxyCodeLine{746   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MAC1USTCR;}
\DoxyCodeLine{747   uint32\_t      RESERVED9[12];}
\DoxyCodeLine{748   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACVR;}
\DoxyCodeLine{749   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACDR;}
\DoxyCodeLine{750   uint32\_t      RESERVED10;}
\DoxyCodeLine{751   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHWF0R;}
\DoxyCodeLine{752   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHWF1R;}
\DoxyCodeLine{753   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHWF2R;}
\DoxyCodeLine{754   uint32\_t      RESERVED11[54];}
\DoxyCodeLine{755   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACMDIOAR;}
\DoxyCodeLine{756   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACMDIODR;}
\DoxyCodeLine{757   uint32\_t      RESERVED12[2];}
\DoxyCodeLine{758   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACARPAR;}
\DoxyCodeLine{759   uint32\_t      RESERVED13[59];}
\DoxyCodeLine{760   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA0HR;}
\DoxyCodeLine{761   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA0LR;}
\DoxyCodeLine{762   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA1HR;}
\DoxyCodeLine{763   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA1LR;}
\DoxyCodeLine{764   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA2HR;}
\DoxyCodeLine{765   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA2LR;}
\DoxyCodeLine{766   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA3HR;}
\DoxyCodeLine{767   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA3LR;}
\DoxyCodeLine{768   uint32\_t      RESERVED14[248];}
\DoxyCodeLine{769   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCCR;}
\DoxyCodeLine{770   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRIR;}
\DoxyCodeLine{771   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTIR;}
\DoxyCodeLine{772   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRIMR;}
\DoxyCodeLine{773   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTIMR;}
\DoxyCodeLine{774   uint32\_t      RESERVED15[14];}
\DoxyCodeLine{775   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTSCGPR;}
\DoxyCodeLine{776   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTMCGPR;}
\DoxyCodeLine{777   uint32\_t      RESERVED16[5];}
\DoxyCodeLine{778   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTPCGR;}
\DoxyCodeLine{779   uint32\_t      RESERVED17[10];}
\DoxyCodeLine{780   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRCRCEPR;}
\DoxyCodeLine{781   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRAEPR;}
\DoxyCodeLine{782   uint32\_t      RESERVED18[10];}
\DoxyCodeLine{783   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRUPGR;}
\DoxyCodeLine{784   uint32\_t      RESERVED19[9];}
\DoxyCodeLine{785   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTLPIMSTR;}
\DoxyCodeLine{786   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTLPITCR;}
\DoxyCodeLine{787   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRLPIMSTR;}
\DoxyCodeLine{788   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRLPITCR;}
\DoxyCodeLine{789   uint32\_t      RESERVED20[65];}
\DoxyCodeLine{790   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3L4C0R;}
\DoxyCodeLine{791   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL4A0R;}
\DoxyCodeLine{792   uint32\_t      RESERVED21[2];}
\DoxyCodeLine{793   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A0R0R;}
\DoxyCodeLine{794   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A1R0R;}
\DoxyCodeLine{795   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A2R0R;}
\DoxyCodeLine{796   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A3R0R;}
\DoxyCodeLine{797   uint32\_t      RESERVED22[4];}
\DoxyCodeLine{798   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3L4C1R;}
\DoxyCodeLine{799   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL4A1R;}
\DoxyCodeLine{800   uint32\_t      RESERVED23[2];}
\DoxyCodeLine{801   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A0R1R;}
\DoxyCodeLine{802   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A1R1R;}
\DoxyCodeLine{803   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A2R1R;}
\DoxyCodeLine{804   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACL3A3R1R;}
\DoxyCodeLine{805   uint32\_t      RESERVED24[108];}
\DoxyCodeLine{806   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSCR;}
\DoxyCodeLine{807   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSSIR;}
\DoxyCodeLine{808   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSTSR;}
\DoxyCodeLine{809   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSTNR;}
\DoxyCodeLine{810   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSTSUR;}
\DoxyCodeLine{811   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSTNUR;}
\DoxyCodeLine{812   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSAR;}
\DoxyCodeLine{813   uint32\_t      RESERVED25;}
\DoxyCodeLine{814   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSSR;}
\DoxyCodeLine{815   uint32\_t      RESERVED26[3];}
\DoxyCodeLine{816   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTTSSNR;}
\DoxyCodeLine{817   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTTSSSR;}
\DoxyCodeLine{818   uint32\_t      RESERVED27[2];}
\DoxyCodeLine{819   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACACR;}
\DoxyCodeLine{820   uint32\_t      RESERVED28;}
\DoxyCodeLine{821   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACATSNR;}
\DoxyCodeLine{822   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACATSSR;}
\DoxyCodeLine{823   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSIACR;}
\DoxyCodeLine{824   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSEACR;}
\DoxyCodeLine{825   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSICNR;}
\DoxyCodeLine{826   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACTSECNR;}
\DoxyCodeLine{827   uint32\_t      RESERVED29[4];}
\DoxyCodeLine{828   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPPSCR;}
\DoxyCodeLine{829   uint32\_t      RESERVED30[3];}
\DoxyCodeLine{830   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPPSTTSR;}
\DoxyCodeLine{831   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPPSTTNR;}
\DoxyCodeLine{832   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPPSIR;}
\DoxyCodeLine{833   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPPSWR;}
\DoxyCodeLine{834   uint32\_t      RESERVED31[12];}
\DoxyCodeLine{835   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPOCR;}
\DoxyCodeLine{836   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSPI0R;}
\DoxyCodeLine{837   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSPI1R;}
\DoxyCodeLine{838   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSPI2R;}
\DoxyCodeLine{839   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACLMIR;}
\DoxyCodeLine{840   uint32\_t      RESERVED32[11];}
\DoxyCodeLine{841   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLOMR;}
\DoxyCodeLine{842   uint32\_t      RESERVED33[7];}
\DoxyCodeLine{843   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLISR;}
\DoxyCodeLine{844   uint32\_t      RESERVED34[55];}
\DoxyCodeLine{845   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLTQOMR;}
\DoxyCodeLine{846   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLTQUR;}
\DoxyCodeLine{847   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLTQDR;}
\DoxyCodeLine{848   uint32\_t      RESERVED35[8];}
\DoxyCodeLine{849   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLQICSR;}
\DoxyCodeLine{850   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLRQOMR;}
\DoxyCodeLine{851   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLRQMPOCR;}
\DoxyCodeLine{852   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MTLRQDR;}
\DoxyCodeLine{853   uint32\_t      RESERVED36[177];}
\DoxyCodeLine{854   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMAMR;}
\DoxyCodeLine{855   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMASBMR;}
\DoxyCodeLine{856   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMAISR;}
\DoxyCodeLine{857   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMADSR;}
\DoxyCodeLine{858   uint32\_t      RESERVED37[60];}
\DoxyCodeLine{859   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACCR;}
\DoxyCodeLine{860   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACTCR;}
\DoxyCodeLine{861   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACRCR;}
\DoxyCodeLine{862   uint32\_t      RESERVED38[2];}
\DoxyCodeLine{863   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACTDLAR;}
\DoxyCodeLine{864   uint32\_t      RESERVED39;}
\DoxyCodeLine{865   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACRDLAR;}
\DoxyCodeLine{866   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACTDTPR;}
\DoxyCodeLine{867   uint32\_t      RESERVED40;}
\DoxyCodeLine{868   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACRDTPR;}
\DoxyCodeLine{869   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACTDRLR;}
\DoxyCodeLine{870   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACRDRLR;}
\DoxyCodeLine{871   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACIER;}
\DoxyCodeLine{872   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACRIWTR;}
\DoxyCodeLine{873 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACSFCSR;}
\DoxyCodeLine{874   uint32\_t      RESERVED41;}
\DoxyCodeLine{875   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACCATDR;}
\DoxyCodeLine{876   uint32\_t      RESERVED42;}
\DoxyCodeLine{877   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACCARDR;}
\DoxyCodeLine{878   uint32\_t      RESERVED43;}
\DoxyCodeLine{879   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACCATBR;}
\DoxyCodeLine{880   uint32\_t      RESERVED44;}
\DoxyCodeLine{881   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACCARBR;}
\DoxyCodeLine{882   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACSR;}
\DoxyCodeLine{883 uint32\_t      RESERVED45[2];}
\DoxyCodeLine{884 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACMFCR;}
\DoxyCodeLine{885 \}\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\_TypeDef}};}
\DoxyCodeLine{890 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{891 \{}
\DoxyCodeLine{892 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}{RTSR1}};               }
\DoxyCodeLine{893 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}{FTSR1}};               }
\DoxyCodeLine{894 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}{SWIER1}};              }
\DoxyCodeLine{895 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a3a3b4aadab87b8d6d58ffe9717157830}{D3PMR1}};              }
\DoxyCodeLine{896 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a7beac8afdc0eb76b7df0ebb606ebbd27}{D3PCR1L}};             }
\DoxyCodeLine{897 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a8de6d02ac14d59d4729a47768c37f1e2}{D3PCR1H}};             }
\DoxyCodeLine{898 uint32\_t      RESERVED1[2];        }
\DoxyCodeLine{899 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}{RTSR2}};               }
\DoxyCodeLine{900 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}{FTSR2}};               }
\DoxyCodeLine{901 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}{SWIER2}};              }
\DoxyCodeLine{902 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_adacf36ca7ca7268137d942540e4032b4}{D3PMR2}};              }
\DoxyCodeLine{903 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aec0168584b42b4be866b5129d1f50fc4}{D3PCR2L}};             }
\DoxyCodeLine{904 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_abea248a14c7241ce653870203ca4fbdc}{D3PCR2H}};             }
\DoxyCodeLine{905 uint32\_t      RESERVED2[2];        }
\DoxyCodeLine{906 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aea9ee6ee61e1d2eb4f3b23a1f22ddc25}{RTSR3}};               }
\DoxyCodeLine{907 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_adf55717cda1423baa85b1c057c6b9620}{FTSR3}};               }
\DoxyCodeLine{908 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a731cbb7eb649ca0f44c517239f48f394}{SWIER3}};              }
\DoxyCodeLine{909 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9e9d3eea3364227b84c7d4ffa092831a}{D3PMR3}};              }
\DoxyCodeLine{910 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a8c6ac3a7113443478f7a501385e20ed4}{D3PCR3L}};             }
\DoxyCodeLine{911 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a2d79912c84fae19432226c2f7b2113a8}{D3PCR3H}};             }
\DoxyCodeLine{912 uint32\_t      RESERVED3[10];       }
\DoxyCodeLine{913 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};                }
\DoxyCodeLine{914 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}};                }
\DoxyCodeLine{915 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}};                 }
\DoxyCodeLine{916 uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};           }
\DoxyCodeLine{917 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};                }
\DoxyCodeLine{918 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}};                }
\DoxyCodeLine{919 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}};                 }
\DoxyCodeLine{920 uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};           }
\DoxyCodeLine{921 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a08176e553d59285814569cd8e508fe63}{IMR3}};                }
\DoxyCodeLine{922 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a0eb7eddb04f7443dea2b9b55979223a1}{EMR3}};                }
\DoxyCodeLine{923 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a87ffac63924defdd7a3eb07155e5b63b}{PR3}};                 }
\DoxyCodeLine{924 \}\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{925 }
\DoxyCodeLine{935 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{936 \{}
\DoxyCodeLine{937 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}};                }
\DoxyCodeLine{938 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}};                }
\DoxyCodeLine{939 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}};                 }
\DoxyCodeLine{940 uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___core___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};           }
\DoxyCodeLine{941 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}};                }
\DoxyCodeLine{942 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}};                }
\DoxyCodeLine{943 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}};                 }
\DoxyCodeLine{944 uint32\_t      \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};           }
\DoxyCodeLine{945 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a08176e553d59285814569cd8e508fe63}{IMR3}};                }
\DoxyCodeLine{946 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a0eb7eddb04f7443dea2b9b55979223a1}{EMR3}};                }
\DoxyCodeLine{947 \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a87ffac63924defdd7a3eb07155e5b63b}{PR3}};                 }
\DoxyCodeLine{948 \}\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\_Core\_TypeDef}};}
\DoxyCodeLine{949 }
\DoxyCodeLine{950 }
\DoxyCodeLine{955 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{956 \{}
\DoxyCodeLine{957   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};             }
\DoxyCodeLine{958   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a381c81d7df10a15903b09ddddfdda154}{KEYR1}};           }
\DoxyCodeLine{959   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};         }
\DoxyCodeLine{960   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};             }
\DoxyCodeLine{961   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};             }
\DoxyCodeLine{962   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};            }
\DoxyCodeLine{963   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}};           }
\DoxyCodeLine{964   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a72086ba86b5d518db774b4ecfcda3692}{OPTSR\_CUR}};       }
\DoxyCodeLine{965   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a563cbf6a4993dfc72ccdc5d8efd57572}{OPTSR\_PRG}};       }
\DoxyCodeLine{966   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a192d0df714307fe383bc4e810777460d}{OPTCCR}};          }
\DoxyCodeLine{967   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf93164c8fb7b4400efabfb55108be89}{PRAR\_CUR1}};       }
\DoxyCodeLine{968   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9d6264c5d0cec4ff36fe38fbbe6f7e6f}{PRAR\_PRG1}};       }
\DoxyCodeLine{969   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a438bd048d82d93158fe5cd88cc39f69e}{SCAR\_CUR1}};       }
\DoxyCodeLine{970   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7a92738841756e32785f31bd0afdce72}{SCAR\_PRG1}};       }
\DoxyCodeLine{971   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8658dbf6aa33fffd2c6642a2dbd3ba95}{WPSN\_CUR1}};       }
\DoxyCodeLine{972   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a491151da0994b653763712a255248dc1}{WPSN\_PRG1}};       }
\DoxyCodeLine{973   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6d542498d8161ac0aea2e0a806d9ce63}{BOOT\_CUR}};        }
\DoxyCodeLine{974   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9e5b484c7cd36eb05875b26556142aed}{BOOT\_PRG}};        }
\DoxyCodeLine{975   uint32\_t      RESERVED0[2];    }
\DoxyCodeLine{976   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac2b528bbec2d6ba52aef5b9871bb3e0f}{CRCCR1}};          }
\DoxyCodeLine{977   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfb456a72aed5b4d6dd011db37659af1}{CRCSADD1}};        }
\DoxyCodeLine{978   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_adf1d37baa22bca81fb368f32f1e595ab}{CRCEADD1}};        }
\DoxyCodeLine{979   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4d47979ef13d91bca25bb23a565cb7f2}{CRCDATA}};         }
\DoxyCodeLine{980   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a246e8973f9784327738152bf528f35b0}{ECC\_FA1}};         }
\DoxyCodeLine{981   uint32\_t      RESERVED[3];     }
\DoxyCodeLine{982   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1903b8aa5030fb0c0d5f44e6fe0c402e}{OPTSR2\_CUR}};      }
\DoxyCodeLine{983   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9a069847616fe394b1310a696fc99d78}{OPTSR2\_PRG}};      }
\DoxyCodeLine{984 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{985 }
\DoxyCodeLine{989 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{990 \{}
\DoxyCodeLine{991   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a9730ac0a50a8130a1b39225f6b8fcef2}{X1BUFCFG}};        }
\DoxyCodeLine{992   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a61cf42919a775e85905c87824c108253}{X2BUFCFG}};        }
\DoxyCodeLine{993   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa449b465f8f7ea9f57e025f8c619dd5d}{YBUFCFG}};         }
\DoxyCodeLine{994   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa03458fe971a538d6b532b6bcb9afb14}{PARAM}};           }
\DoxyCodeLine{995   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};              }
\DoxyCodeLine{996   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};              }
\DoxyCodeLine{997   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_a1a9ec62dc5c37856dec9d9cbeb0db996}{WDATA}};           }
\DoxyCodeLine{998   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_a_c___type_def_aa7b31555400f27fecec7f6bd34e2f0ee}{RDATA}};           }
\DoxyCodeLine{999 \} \mbox{\hyperlink{struct_f_m_a_c___type_def}{FMAC\_TypeDef}};}
\DoxyCodeLine{1000 }
\DoxyCodeLine{1005 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1006 \{}
\DoxyCodeLine{1007   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BTCR[8];    }
\DoxyCodeLine{1008 \} \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\_Bank1\_TypeDef}};}
\DoxyCodeLine{1009 }
\DoxyCodeLine{1014 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1015 \{}
\DoxyCodeLine{1016   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BWTR[7];    }
\DoxyCodeLine{1017 \} \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{1018 }
\DoxyCodeLine{1023 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1024 \{}
\DoxyCodeLine{1025   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{PCR2}};       }
\DoxyCodeLine{1026   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};        }
\DoxyCodeLine{1027   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{PMEM2}};      }
\DoxyCodeLine{1028   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}{PATT2}};      }
\DoxyCodeLine{1029   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};  }
\DoxyCodeLine{1030   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{ECCR2}};      }
\DoxyCodeLine{1031 \} \mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\_Bank2\_TypeDef}};}
\DoxyCodeLine{1032 }
\DoxyCodeLine{1037 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1038 \{}
\DoxyCodeLine{1039   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a6091bd215b74df162dd3bc51621c63ca}{PCR}};       }
\DoxyCodeLine{1040   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};        }
\DoxyCodeLine{1041   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a64620060ab9533cea56d1c6049fbd612}{PMEM}};      }
\DoxyCodeLine{1042   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ae95cf98e0ba3414c3d66385b677fcbf1}{PATT}};      }
\DoxyCodeLine{1043   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};  }
\DoxyCodeLine{1044   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_abe203f827d2e33c7f162e4170b6dfdb3}{ECCR}};      }
\DoxyCodeLine{1045 \} \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\_Bank3\_TypeDef}};}
\DoxyCodeLine{1046 }
\DoxyCodeLine{1052 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1053 \{}
\DoxyCodeLine{1054   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDCR[2];        }
\DoxyCodeLine{1055   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDTR[2];        }
\DoxyCodeLine{1056   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{SDCMR}};       }
\DoxyCodeLine{1057   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{SDRTR}};       }
\DoxyCodeLine{1058   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{SDSR}};        }
\DoxyCodeLine{1059 \} \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\_Bank5\_6\_TypeDef}};}
\DoxyCodeLine{1060 }
\DoxyCodeLine{1065 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1066 \{}
\DoxyCodeLine{1067   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};    }
\DoxyCodeLine{1068   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};   }
\DoxyCodeLine{1069   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};  }
\DoxyCodeLine{1070   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};    }
\DoxyCodeLine{1071   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};      }
\DoxyCodeLine{1072   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};      }
\DoxyCodeLine{1073   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};     }
\DoxyCodeLine{1074   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};     }
\DoxyCodeLine{1075   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];   }
\DoxyCodeLine{1076 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{1077 }
\DoxyCodeLine{1082 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1083 \{}
\DoxyCodeLine{1084   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};          }
\DoxyCodeLine{1085   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ad35ad0a223a46ee5853526142d2da26c}{OTR}};          }
\DoxyCodeLine{1086   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_ac142677aed0bf73397dc9573ec91c774}{HSOTR}};        }
\DoxyCodeLine{1087 \} \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\_TypeDef}};}
\DoxyCodeLine{1088 }
\DoxyCodeLine{1093 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1094 \{}
\DoxyCodeLine{1095  uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};           }
\DoxyCodeLine{1096  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3b33272a8a8521f94fda08d4a66c58fc}{PMCR}};           }
\DoxyCodeLine{1097  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];      }
\DoxyCodeLine{1098  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};           }
\DoxyCodeLine{1099  uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};           }
\DoxyCodeLine{1100  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a5b30c7db0f4418362bc847e46678914b}{CCCSR}};          }
\DoxyCodeLine{1101  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a34c0748ddd46a299e677ed1ff0b3b3ec}{CCVR}};           }
\DoxyCodeLine{1102  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ade82175f8de1848c6f0f3c7c588c73ea}{CCCR}};           }
\DoxyCodeLine{1103  uint32\_t     \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};       }
\DoxyCodeLine{1104  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a86858c61f90094c585a5ee875830f703}{ADC2ALT}};        }
\DoxyCodeLine{1105  uint32\_t     RESERVED4[60];   }
\DoxyCodeLine{1106   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a884946dd22cd51653f346e8f9abf45fe}{PKGR}};          }
\DoxyCodeLine{1107   uint32\_t     RESERVED5[118]; }
\DoxyCodeLine{1108  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af33ae45ed8d76cad35d9e2c8b4ba3832}{UR0}};            }
\DoxyCodeLine{1109  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a28e086e0499149123e98c135a78619f5}{UR1}};            }
\DoxyCodeLine{1110  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af8b23d4a8923cf423d580023dc214775}{UR2}};            }
\DoxyCodeLine{1111  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a9fd6f212a4a6620937b818a7cfcdf31b}{UR3}};            }
\DoxyCodeLine{1112  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_adec4cf6e02be1ffc00c2e2762c5ac209}{UR4}};            }
\DoxyCodeLine{1113  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aeedddb5d4f97d0e6778baabf854c4798}{UR5}};            }
\DoxyCodeLine{1114  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a712249b82c978790c4a58cb0b087fdcd}{UR6}};            }
\DoxyCodeLine{1115  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a7e5823b78fc80bc83ea7416b9bfa6157}{UR7}};            }
\DoxyCodeLine{1116  uint32\_t     RESERVED6[3];    }
\DoxyCodeLine{1117  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a30dbc4613012f7e6f540b1edc68bf4ae}{UR11}};           }
\DoxyCodeLine{1118  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aba87b6b0784014fa91021f120493d652}{UR12}};           }
\DoxyCodeLine{1119  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a56c91512cfcfd7a4555fee0acdde3f71}{UR13}};           }
\DoxyCodeLine{1120  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3aff8ca5f3eff40ff140f811e570ebaa}{UR14}};           }
\DoxyCodeLine{1121  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a55e3ab9901f3553c6d14e82c3de0b401}{UR15}};           }
\DoxyCodeLine{1122  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_aa9900817d9304ed363ae77215cfc89d5}{UR16}};           }
\DoxyCodeLine{1123  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a8ed020062eb44248bbd25ca30531f477}{UR17}};           }
\DoxyCodeLine{1124  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a117fa8282e66f362b81015afa8a7fc45}{UR18}};           }
\DoxyCodeLine{1126 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{1127 }
\DoxyCodeLine{1132 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1133 \{}
\DoxyCodeLine{1134   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};      }
\DoxyCodeLine{1135   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};      }
\DoxyCodeLine{1136   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};     }
\DoxyCodeLine{1137   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};     }
\DoxyCodeLine{1138   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}};  }
\DoxyCodeLine{1139   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}}; }
\DoxyCodeLine{1140   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};      }
\DoxyCodeLine{1141   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};      }
\DoxyCodeLine{1142   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}};     }
\DoxyCodeLine{1143   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};     }
\DoxyCodeLine{1144   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};     }
\DoxyCodeLine{1145 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{1146 }
\DoxyCodeLine{1151 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1152 \{}
\DoxyCodeLine{1153   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};   }
\DoxyCodeLine{1154   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};   }
\DoxyCodeLine{1155   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};  }
\DoxyCodeLine{1156   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{1157   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a794a46a7a95dca7444f7a797a4f6aa2a}{WINR}}; }
\DoxyCodeLine{1158 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{1159 }
\DoxyCodeLine{1160 }
\DoxyCodeLine{1165 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1166 \{}
\DoxyCodeLine{1167   uint32\_t      RESERVED0[2];  }
\DoxyCodeLine{1168   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}{SSCR}};          }
\DoxyCodeLine{1169   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}{BPCR}};          }
\DoxyCodeLine{1170   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}{AWCR}};          }
\DoxyCodeLine{1171   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}{TWCR}};          }
\DoxyCodeLine{1172   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}};           }
\DoxyCodeLine{1173   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{1174   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}{SRCR}};          }
\DoxyCodeLine{1175   uint32\_t      RESERVED2[1];  }
\DoxyCodeLine{1176   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}{BCCR}};          }
\DoxyCodeLine{1177   uint32\_t      RESERVED3[1];  }
\DoxyCodeLine{1178   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};           }
\DoxyCodeLine{1179   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};           }
\DoxyCodeLine{1180   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};           }
\DoxyCodeLine{1181   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}{LIPCR}};         }
\DoxyCodeLine{1182   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}{CPSR}};          }
\DoxyCodeLine{1183   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}{CDSR}};         }
\DoxyCodeLine{1184 \} \mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\_TypeDef}};}
\DoxyCodeLine{1185 }
\DoxyCodeLine{1190 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1191 \{}
\DoxyCodeLine{1192   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};            }
\DoxyCodeLine{1193   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a36bded5d2b6b499385e45660f4a3c867}{WHPCR}};         }
\DoxyCodeLine{1194   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aafd5aea090b8ab4f7cbaee88503cb6a1}{WVPCR}};         }
\DoxyCodeLine{1195   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a7651be3d835a984e908b0abb4a633811}{CKCR}};          }
\DoxyCodeLine{1196   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a30f057fd86f8f793b6ab74bbe024b9d8}{PFCR}};          }
\DoxyCodeLine{1197   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a47be8b57cf19a433c0682d91a0524463}{CACR}};          }
\DoxyCodeLine{1198   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8aa219e1455869d3baf87a618586838d}{DCCR}};          }
\DoxyCodeLine{1199   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a8a598358c93b94fe534a4ed8aeb05220}{BFCR}};          }
\DoxyCodeLine{1200   uint32\_t      RESERVED0[2];  }
\DoxyCodeLine{1201   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a11b37b8303d2ddad1ee962c362cad796}{CFBAR}};         }
\DoxyCodeLine{1202   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a1c2a59fc9bb4101881c7ddc98b938a4f}{CFBLR}};         }
\DoxyCodeLine{1203   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ad94a5782e5cc67b071738f8096bb4855}{CFBLNR}};        }
\DoxyCodeLine{1204   uint32\_t      RESERVED1[3];  }
\DoxyCodeLine{1205   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a5ab25158531531e9b1cdb2bdbe66b67d}{CLUTWR}};         }
\DoxyCodeLine{1207 \} \mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\_Layer\_TypeDef}};}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1213 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1214 \{}
\DoxyCodeLine{1215   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};       }
\DoxyCodeLine{1216   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}{CSR1}};      }
\DoxyCodeLine{1217   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};       }
\DoxyCodeLine{1218   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};       }
\DoxyCodeLine{1219   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a51d8f3bda8737e3dd4dcec2f24b5cdc7}{CPUCR}};     }
\DoxyCodeLine{1220        uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}; }
\DoxyCodeLine{1221   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af81b04b51484f795ed8f47f54b857340}{D3CR}};      }
\DoxyCodeLine{1222        uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}; }
\DoxyCodeLine{1223   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a620823f9562f893f14818927cacc12cc}{WKUPCR}};    }
\DoxyCodeLine{1224   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_a913278f0ffe68dda06066e2ac288ecec}{WKUPFR}};    }
\DoxyCodeLine{1225   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_af674dc03257d29fa49bdab38981879f9}{WKUPEPR}};   }
\DoxyCodeLine{1226 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{1227 }
\DoxyCodeLine{1232 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1233 \{}
\DoxyCodeLine{1234  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};             }
\DoxyCodeLine{1235  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2259ddeb7fd501b050a1e5aa3eca21a1}{HSICFGR}};        }
\DoxyCodeLine{1236  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7f0ff70edf1518ec0cf18b3868ae8419}{CRRCR}};          }
\DoxyCodeLine{1237  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a509735dee2d83416e04377cc67446fd1}{CSICFGR}};        }
\DoxyCodeLine{1238  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};           }
\DoxyCodeLine{1239  uint32\_t     \mbox{\hyperlink{struct_r_c_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};       }
\DoxyCodeLine{1240  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a6bce22f8384a026ad00ac912e2b5f2ff}{D1CFGR}};         }
\DoxyCodeLine{1241  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a9a1abcbf55dfa2fd9948ed61e06a3897}{D2CFGR}};         }
\DoxyCodeLine{1242  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a45a07479f78d31e6b7ce31b916a8a41a}{D3CFGR}};         }
\DoxyCodeLine{1243  uint32\_t     \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};       }
\DoxyCodeLine{1244  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a62c7cb9d67e57aa9b76d1cf59f1fbe94}{PLLCKSELR}};      }
\DoxyCodeLine{1245  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};        }
\DoxyCodeLine{1246  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2696e21d0422f734ca0d2c1512cf9308}{PLL1DIVR}};       }
\DoxyCodeLine{1247  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7b785ef53a2ecc44aecb7dcc8cbc0cac}{PLL1FRACR}};      }
\DoxyCodeLine{1248  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a52f227b25aa5802e3f47b098b4ef5e48}{PLL2DIVR}};       }
\DoxyCodeLine{1249  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a53975d066303660392f2735bb3181cd0}{PLL2FRACR}};      }
\DoxyCodeLine{1250  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_adae7511c2599c072011d33a037e33382}{PLL3DIVR}};       }
\DoxyCodeLine{1251  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae019c82ef593d7415992c3757bdfbcf3}{PLL3FRACR}};      }
\DoxyCodeLine{1252  uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};      }
\DoxyCodeLine{1253  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a3559e7900e8a6013bb9cd892d3ff4e87}{D1CCIPR}};       }
\DoxyCodeLine{1254  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a3625911b5991bfc859479eda0b61d230}{D2CCIP1R}};      }
\DoxyCodeLine{1255  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_aae80e543f2fb014a821c699fcd73c6f8}{D2CCIP2R}};      }
\DoxyCodeLine{1256  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_ad9ea13f33f904e4c217d2b3140008821}{D3CCIPR}};       }
\DoxyCodeLine{1257  uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};      }
\DoxyCodeLine{1258  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a197c5ad92b90b5d78ebb04f072983c14}{CIER}};          }
\DoxyCodeLine{1259  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_af7b2383b3d5fbc21e7356b6cbefc2c0f}{CIFR}};          }
\DoxyCodeLine{1260  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a543aa341a8ebd0ea0c03b89bf0beceff}{CICR}};          }
\DoxyCodeLine{1261  uint32\_t     \mbox{\hyperlink{struct_r_c_c___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{RESERVED5}};       }
\DoxyCodeLine{1262  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};          }
\DoxyCodeLine{1263  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t  \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};           }
\DoxyCodeLine{1264  uint32\_t     \mbox{\hyperlink{struct_r_c_c___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}};       }
\DoxyCodeLine{1265  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};       }
\DoxyCodeLine{1266  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};       }
\DoxyCodeLine{1267  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};       }
\DoxyCodeLine{1268  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a657ba96069574219384ebe659a7fe1ce}{AHB4RSTR}};       }
\DoxyCodeLine{1269  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a93996406d26cc7fafe69c7c1f56b27c2}{APB3RSTR}};       }
\DoxyCodeLine{1270  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af11f8aa0403ca5b8677f6ddaa92001e7}{APB1LRSTR}};      }
\DoxyCodeLine{1271  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aff83b5e393e6393767790fb157c7b206}{APB1HRSTR}};      }
\DoxyCodeLine{1272  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};       }
\DoxyCodeLine{1273  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a59e10f2097aec69b41ced12f27e91af5}{APB4RSTR}};       }
\DoxyCodeLine{1274  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}};            }
\DoxyCodeLine{1275  uint32\_t     \mbox{\hyperlink{struct_r_c_c___type_def_af9aea66fa3452ae47d2b938898b1c094}{RESERVED8}};       }
\DoxyCodeLine{1276  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a50e0f2b9fa1c2e2a190ed069767bec04}{D3AMR}};          }
\DoxyCodeLine{1277  uint32\_t     RESERVED11[9];    }
\DoxyCodeLine{1278  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ae5f9c8063f723c023aba8bf9e3a47236}{RSR}};            }
\DoxyCodeLine{1279  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};        }
\DoxyCodeLine{1280  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};        }
\DoxyCodeLine{1281  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};        }
\DoxyCodeLine{1282  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aa9933afb441526f856eefbc558298993}{AHB4ENR}};        }
\DoxyCodeLine{1283  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a856a6f67bf8f310ec5c6d1bf75521881}{APB3ENR}};        }
\DoxyCodeLine{1284  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a9e1f6f21709b915375d5415d4a62e446}{APB1LENR}};       }
\DoxyCodeLine{1285  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aa83ab73c26cf8244eacd4f0494663862}{APB1HENR}};       }
\DoxyCodeLine{1286  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};        }
\DoxyCodeLine{1287  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_adc98de7581a1ce37b58174efe4de1ca4}{APB4ENR}};        }
\DoxyCodeLine{1288  uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_aa07d6fc4bef7bc8a2bf6a466692f6ef7}{RESERVED12}};      }
\DoxyCodeLine{1289  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{AHB3LPENR}};      }
\DoxyCodeLine{1290  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{AHB1LPENR}};      }
\DoxyCodeLine{1291  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{AHB2LPENR}};      }
\DoxyCodeLine{1292  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a6a408d141bb1955a9bf6a9aedfc53297}{AHB4LPENR}};      }
\DoxyCodeLine{1293  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a44fb0d8f08a5cccfa2d5ab9ced9c9c55}{APB3LPENR}};      }
\DoxyCodeLine{1294  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a20ed01351c11ca2abc96849b3f40549a}{APB1LLPENR}};     }
\DoxyCodeLine{1295  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a37c44738034bb38f914ec9f54301188b}{APB1HLPENR}};     }
\DoxyCodeLine{1296  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{APB2LPENR}};      }
\DoxyCodeLine{1297  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a86693cb67c2c6cab1c2b43fbea9aab2d}{APB4LPENR}};      }
\DoxyCodeLine{1298  uint32\_t     RESERVED13[4];   }
\DoxyCodeLine{1300 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{1301 }
\DoxyCodeLine{1302 }
\DoxyCodeLine{1306 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1307 \{}
\DoxyCodeLine{1308   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};         }
\DoxyCodeLine{1309   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};         }
\DoxyCodeLine{1310   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};         }
\DoxyCodeLine{1311   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};        }
\DoxyCodeLine{1312   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};       }
\DoxyCodeLine{1313   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};       }
\DoxyCodeLine{1314        uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};   }
\DoxyCodeLine{1315   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};     }
\DoxyCodeLine{1316   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};     }
\DoxyCodeLine{1317   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};        }
\DoxyCodeLine{1318   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};        }
\DoxyCodeLine{1319   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};     }
\DoxyCodeLine{1320   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};       }
\DoxyCodeLine{1321   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};       }
\DoxyCodeLine{1322   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};      }
\DoxyCodeLine{1323   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};       }
\DoxyCodeLine{1324   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab96baad20d23ce254a22d99b1ae7b385}{TAMPCR}};     }
\DoxyCodeLine{1325   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};   }
\DoxyCodeLine{1326   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};   }
\DoxyCodeLine{1327   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};         }
\DoxyCodeLine{1328   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};      }
\DoxyCodeLine{1329   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};      }
\DoxyCodeLine{1330   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};      }
\DoxyCodeLine{1331   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};      }
\DoxyCodeLine{1332   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};      }
\DoxyCodeLine{1333   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};      }
\DoxyCodeLine{1334   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};      }
\DoxyCodeLine{1335   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};      }
\DoxyCodeLine{1336   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};      }
\DoxyCodeLine{1337   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};      }
\DoxyCodeLine{1338   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};     }
\DoxyCodeLine{1339   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};     }
\DoxyCodeLine{1340   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};     }
\DoxyCodeLine{1341   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};     }
\DoxyCodeLine{1342   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};     }
\DoxyCodeLine{1343   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};     }
\DoxyCodeLine{1344   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}};     }
\DoxyCodeLine{1345   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}};     }
\DoxyCodeLine{1346   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}};     }
\DoxyCodeLine{1347   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}};     }
\DoxyCodeLine{1348   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1d6f7434fbcf5a01999d8a034fcff4e9}{BKP20R}};     }
\DoxyCodeLine{1349   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad631ab450114ab05d803ad516265e983}{BKP21R}};     }
\DoxyCodeLine{1350   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aad2aa3f597d129acdf3feb003ce3f71b}{BKP22R}};     }
\DoxyCodeLine{1351   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa9a52b4018522596dbe7fbe0c377e052}{BKP23R}};     }
\DoxyCodeLine{1352   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6e7cd4ca596e9f5e62fc5016c27b946a}{BKP24R}};     }
\DoxyCodeLine{1353   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a886cd2eade6499b8862eb0c5ac8e8af8}{BKP25R}};     }
\DoxyCodeLine{1354   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a4c71682d0e053ba0b5aa49889e25a61d}{BKP26R}};     }
\DoxyCodeLine{1355   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad2b928fb6f78675d1d1475dfd0c5f957}{BKP27R}};     }
\DoxyCodeLine{1356   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_afd8a59dbc0af15cc3d2a8ffb378e58d8}{BKP28R}};     }
\DoxyCodeLine{1357   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6e26e6e054d9cf1a6581db2d801ca2d9}{BKP29R}};     }
\DoxyCodeLine{1358   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a29e63d7b160bb19f7b9525538a1ce9ee}{BKP30R}};     }
\DoxyCodeLine{1359   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a86c4d91891e23bbcb73ccc367adf1104}{BKP31R}};     }
\DoxyCodeLine{1360 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{1361 }
\DoxyCodeLine{1366 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1367 \{}
\DoxyCodeLine{1368   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}};           }
\DoxyCodeLine{1369   uint32\_t      RESERVED0[16]; }
\DoxyCodeLine{1370   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_ae98382ebc3ec173bced2f4821e9f83d0}{PDMCR}};         }
\DoxyCodeLine{1371   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_a5002a514f43745feb29e9e4c6efe484f}{PDMDLY}};        }
\DoxyCodeLine{1372 \} \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{1373 }
\DoxyCodeLine{1374 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1375 \{}
\DoxyCodeLine{1376   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};      }
\DoxyCodeLine{1377   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};      }
\DoxyCodeLine{1378   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae307d5a553582e6c9717f50037245710}{FRCR}};     }
\DoxyCodeLine{1379   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad30f20f612dacf85a5bb7f9f97cf0772}{SLOTR}};    }
\DoxyCodeLine{1380   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};      }
\DoxyCodeLine{1381   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};       }
\DoxyCodeLine{1382   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aa46ece753867049c7643819478b8330b}{CLRFR}};    }
\DoxyCodeLine{1383   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};       }
\DoxyCodeLine{1384 \} \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{1385 }
\DoxyCodeLine{1390 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1391 \{}
\DoxyCodeLine{1392   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};           }
\DoxyCodeLine{1393   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};          }
\DoxyCodeLine{1394   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};           }
\DoxyCodeLine{1395   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};         }
\DoxyCodeLine{1396   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};           }
\DoxyCodeLine{1397   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};          }
\DoxyCodeLine{1398   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t   \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}{DIR}};          }
\DoxyCodeLine{1399   uint32\_t        \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};    }
\DoxyCodeLine{1400 \} \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\_TypeDef}};}
\DoxyCodeLine{1401 }
\DoxyCodeLine{1402 }
\DoxyCodeLine{1407 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1408 \{}
\DoxyCodeLine{1409   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}};          }
\DoxyCodeLine{1410   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}};          }
\DoxyCodeLine{1411   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}};            }
\DoxyCodeLine{1412   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}};            }
\DoxyCodeLine{1413   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{RESPCMD}};        }
\DoxyCodeLine{1414   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891}{RESP1}};          }
\DoxyCodeLine{1415   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{RESP2}};          }
\DoxyCodeLine{1416   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{RESP3}};          }
\DoxyCodeLine{1417   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e}{RESP4}};          }
\DoxyCodeLine{1418   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}};         }
\DoxyCodeLine{1419   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}};           }
\DoxyCodeLine{1420   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}};          }
\DoxyCodeLine{1421   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{DCOUNT}};         }
\DoxyCodeLine{1422   \mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t  \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{STA}};            }
\DoxyCodeLine{1423   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};            }
\DoxyCodeLine{1424   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}};           }
\DoxyCodeLine{1425   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_af26facc661e8f6ee0fc71eb7462f952f}{ACKTIME}};        }
\DoxyCodeLine{1426   uint32\_t      RESERVED0[3];   }
\DoxyCodeLine{1427   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_afd4c7e26e3478a203b9927899112f33f}{IDMACTRL}};       }
\DoxyCodeLine{1428   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a8a4e45e88cf4a28fc25731ba1a83d70e}{IDMABSIZE}};      }
\DoxyCodeLine{1429   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_af1205a89399789019ff6bbe3804fd2dc}{IDMABASE0}};      }
\DoxyCodeLine{1430   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ae894826a943cf34b8a97a8d1578f2722}{IDMABASE1}};      }
\DoxyCodeLine{1431   uint32\_t      RESERVED1[8];   }
\DoxyCodeLine{1432   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}};           }
\DoxyCodeLine{1433   uint32\_t      RESERVED2[222]; }
\DoxyCodeLine{1434   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a57d54bc098255dd921eaa5e16202e747}{IPVR}};           }
\DoxyCodeLine{1435 \} \mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\_TypeDef}};}
\DoxyCodeLine{1436 }
\DoxyCodeLine{1437 }
\DoxyCodeLine{1442 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1443 \{}
\DoxyCodeLine{1444   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_l_y_b___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{1445   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_l_y_b___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};        }
\DoxyCodeLine{1446 \} \mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\_TypeDef}};}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1452 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1453 \{}
\DoxyCodeLine{1454   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t R[32];      }
\DoxyCodeLine{1455   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RLR[32];    }
\DoxyCodeLine{1456   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_a4946861e406fb6bee3f60d697fbaf37b}{C1IER}};      }
\DoxyCodeLine{1457   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_af3877a8db1cbed614cdbce2ee256b677}{C1ICR}};      }
\DoxyCodeLine{1458   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_a382114eb443044dc93476aabdd0b9d5b}{C1ISR}};      }
\DoxyCodeLine{1459   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_a95c2a920d6552f69191bf1d168dbdaad}{C1MISR}};     }
\DoxyCodeLine{1460   uint32\_t  Reserved[12];   \textcolor{comment}{/* Reserved                                       Address offset: 110h-\/13Ch  */}}
\DoxyCodeLine{1461   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};         }
\DoxyCodeLine{1462   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};       }
\DoxyCodeLine{1464 \} \mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\_TypeDef}};}
\DoxyCodeLine{1465 }
\DoxyCodeLine{1466 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1467 \{}
\DoxyCodeLine{1468   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___common___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};        }
\DoxyCodeLine{1469   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___common___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};        }
\DoxyCodeLine{1470   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___common___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};        }
\DoxyCodeLine{1471   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_h_s_e_m___common___type_def_a524e134cec519206cb41d0545e382978}{MISR}};       }
\DoxyCodeLine{1472 \} \mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\_Common\_TypeDef}};}
\DoxyCodeLine{1473 }
\DoxyCodeLine{1478 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1479 \{}
\DoxyCodeLine{1480   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};           }
\DoxyCodeLine{1481   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};           }
\DoxyCodeLine{1482   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_abecccecd01b0d465123a2dc166db4141}{CFG1}};          }
\DoxyCodeLine{1483   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}};          }
\DoxyCodeLine{1484   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};           }
\DoxyCodeLine{1485   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};            }
\DoxyCodeLine{1486   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}};          }
\DoxyCodeLine{1487   uint32\_t      \mbox{\hyperlink{struct_s_p_i___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};     }
\DoxyCodeLine{1488   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}};          }
\DoxyCodeLine{1489   uint32\_t      RESERVED1[3];  }
\DoxyCodeLine{1490   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}};          }
\DoxyCodeLine{1491   uint32\_t      RESERVED2[3];  }
\DoxyCodeLine{1492   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_ab31a7d95808ec5d53570eaaffd4f25f7}{CRCPOLY}};       }
\DoxyCodeLine{1493   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a83243905fc1eefc2f9f464d76329e857}{TXCRC}};         }
\DoxyCodeLine{1494   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a505aefeb85c1fb3f333aed65a90320c3}{RXCRC}};         }
\DoxyCodeLine{1495   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a43eedd211522f57ddf3a7320b3dcd620}{UDRDR}};         }
\DoxyCodeLine{1496   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};       }
\DoxyCodeLine{1498 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{1499 }
\DoxyCodeLine{1503 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1504 \{}
\DoxyCodeLine{1505   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{CFGR1}};         }
\DoxyCodeLine{1506   uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};          }
\DoxyCodeLine{1507   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_ac68c61ebc5b3ecdaae771a16cc18ccf4}{T0VALR1}};       }
\DoxyCodeLine{1508   uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};          }
\DoxyCodeLine{1509   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_aad9b0e9d2a25e4a0ecc1e5319050280a}{RAMPVALR}};      }
\DoxyCodeLine{1510   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_aa54ffd4845a16301556bd26412702451}{ITR1}};          }
\DoxyCodeLine{1511   uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};          }
\DoxyCodeLine{1512   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};            }
\DoxyCodeLine{1513   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};            }
\DoxyCodeLine{1514   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a8daecdc501e36ea1b242e6c27a2e8519}{ITENR}};         }
\DoxyCodeLine{1515   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a9d9faa68ee56839f229bc58add1e18c7}{ICIFR}};         }
\DoxyCodeLine{1516   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_t_s___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};            }
\DoxyCodeLine{1517 \}}
\DoxyCodeLine{1518 \mbox{\hyperlink{struct_d_t_s___type_def}{DTS\_TypeDef}};}
\DoxyCodeLine{1519 }
\DoxyCodeLine{1524 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1525 \{}
\DoxyCodeLine{1526   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};         }
\DoxyCodeLine{1527   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};         }
\DoxyCodeLine{1528   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};        }
\DoxyCodeLine{1529   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};        }
\DoxyCodeLine{1530   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{1531   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};         }
\DoxyCodeLine{1532   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};       }
\DoxyCodeLine{1533   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};       }
\DoxyCodeLine{1534   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};        }
\DoxyCodeLine{1535   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};         }
\DoxyCodeLine{1536   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};         }
\DoxyCodeLine{1537   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};         }
\DoxyCodeLine{1538   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};         }
\DoxyCodeLine{1539   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};        }
\DoxyCodeLine{1540   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};        }
\DoxyCodeLine{1541   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};        }
\DoxyCodeLine{1542   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};        }
\DoxyCodeLine{1543   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};        }
\DoxyCodeLine{1544   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};         }
\DoxyCodeLine{1545   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};        }
\DoxyCodeLine{1546   uint32\_t      \mbox{\hyperlink{struct_t_i_m___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};   }
\DoxyCodeLine{1547   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aeae3f2752306d96164bb0b895aec60da}{CCMR3}};       }
\DoxyCodeLine{1548   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a34474d97b298c0bf671b72203ae43713}{CCR5}};        }
\DoxyCodeLine{1549   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a522126f56497797646c95acb049bfa9c}{CCR6}};        }
\DoxyCodeLine{1550   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aaa8b893e1390434a07a70d17ea058223}{AF1}};         }
\DoxyCodeLine{1551   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a3d712f76141c5f21d16d3c55ec7d89a0}{AF2}};         }
\DoxyCodeLine{1552   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a23d4cf627c278273f0b20f88592ae96a}{TISEL}};       }
\DoxyCodeLine{1553 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{1554 }
\DoxyCodeLine{1558 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1559 \{}
\DoxyCodeLine{1560   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};      }
\DoxyCodeLine{1561   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};      }
\DoxyCodeLine{1562   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};      }
\DoxyCodeLine{1563   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};     }
\DoxyCodeLine{1564   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};       }
\DoxyCodeLine{1565   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{CMP}};      }
\DoxyCodeLine{1566   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};      }
\DoxyCodeLine{1567   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};      }
\DoxyCodeLine{1568   uint32\_t  \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};    }
\DoxyCodeLine{1569   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_p_t_i_m___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}};    }
\DoxyCodeLine{1570 \} \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\_TypeDef}};}
\DoxyCodeLine{1571 }
\DoxyCodeLine{1575 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1576 \{}
\DoxyCodeLine{1577   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};        }
\DoxyCodeLine{1578   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_acf674ae053e64084cecce714797481b5}{ICFR}};      }
\DoxyCodeLine{1579   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};        }
\DoxyCodeLine{1580 \} \mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\_TypeDef}};}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1582 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1583 \{}
\DoxyCodeLine{1584   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};      }
\DoxyCodeLine{1585 \} \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\_TypeDef}};}
\DoxyCodeLine{1586 }
\DoxyCodeLine{1587 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1588 \{}
\DoxyCodeLine{1589   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_o_m_p___common___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};       }
\DoxyCodeLine{1590 \} \mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\_Common\_TypeDef}};}
\DoxyCodeLine{1595 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1596 \{}
\DoxyCodeLine{1597   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};    }
\DoxyCodeLine{1598   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};    }
\DoxyCodeLine{1599   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};    }
\DoxyCodeLine{1600   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};    }
\DoxyCodeLine{1601   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};   }
\DoxyCodeLine{1602   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381}{RTOR}};   }
\DoxyCodeLine{1603   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22}{RQR}};    }
\DoxyCodeLine{1604   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};    }
\DoxyCodeLine{1605   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};    }
\DoxyCodeLine{1606   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};    }
\DoxyCodeLine{1607   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};    }
\DoxyCodeLine{1608   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af455f54206b36a7cfd7441501adf7535}{PRESC}};  }
\DoxyCodeLine{1609 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{1610 }
\DoxyCodeLine{1614 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1615 \{}
\DoxyCodeLine{1616   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{1617   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};         }
\DoxyCodeLine{1618     uint32\_t  \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};     }
\DoxyCodeLine{1619   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};         }
\DoxyCodeLine{1620   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};         }
\DoxyCodeLine{1621   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};         }
\DoxyCodeLine{1622   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}{RFL}};         }
\DoxyCodeLine{1623   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}{TDR}};         }
\DoxyCodeLine{1624   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{RDR}};         }
\DoxyCodeLine{1625   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};          }
\DoxyCodeLine{1626 \} \mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\_TypeDef}};}
\DoxyCodeLine{1627 }
\DoxyCodeLine{1632 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1633 \{}
\DoxyCodeLine{1634   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};   }
\DoxyCodeLine{1635   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};  }
\DoxyCodeLine{1636   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};   }
\DoxyCodeLine{1637 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{1638 }
\DoxyCodeLine{1639 }
\DoxyCodeLine{1643 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1644 \{}
\DoxyCodeLine{1645   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};           }
\DoxyCodeLine{1646   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};           }
\DoxyCodeLine{1647   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a4651af5e05c6237369c2dbda5045bc92}{FAR}};          }
\DoxyCodeLine{1648   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_aece1f5187423fdb1f2fe22e84bf26a63}{FDRL}};         }
\DoxyCodeLine{1649   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a367620a5b380076851dd6ab482f821ab}{FDRH}};         }
\DoxyCodeLine{1650   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def_a0b9cd1009709c4c879ddcaecd6d8d54a}{FECR}};         }
\DoxyCodeLine{1651 \} \mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\_MonitorTypeDef}};}
\DoxyCodeLine{1652 }
\DoxyCodeLine{1653 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1654 \{}
\DoxyCodeLine{1655   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_a_m_e_c_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};          }
\DoxyCodeLine{1656 \} \mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\_TypeDef}};}
\DoxyCodeLine{1667 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1668 \{}
\DoxyCodeLine{1669   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};  }
\DoxyCodeLine{1670   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};  }
\DoxyCodeLine{1671   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};  }
\DoxyCodeLine{1672   uint32\_t RESERVED;}
\DoxyCodeLine{1673   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a845a96f74eb9e952921091c4c621242e}{HTCR}};  }
\DoxyCodeLine{1674 \} \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{1675 }
\DoxyCodeLine{1680 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1681 \{}
\DoxyCodeLine{1682   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CR;}
\DoxyCodeLine{1683   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t WRFR;}
\DoxyCodeLine{1684   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CWRFR;}
\DoxyCodeLine{1685   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RDFR;}
\DoxyCodeLine{1686   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CRDFR;}
\DoxyCodeLine{1687   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SR;}
\DoxyCodeLine{1688   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CLRFR;}
\DoxyCodeLine{1689   uint32\_t RESERVED[57];}
\DoxyCodeLine{1690   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR0;}
\DoxyCodeLine{1691   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR1;}
\DoxyCodeLine{1692   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR2;}
\DoxyCodeLine{1693   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR3;}
\DoxyCodeLine{1694   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR4;}
\DoxyCodeLine{1695   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR5;}
\DoxyCodeLine{1696   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR6;}
\DoxyCodeLine{1697   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR7;}
\DoxyCodeLine{1698   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR8;}
\DoxyCodeLine{1699   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR9;}
\DoxyCodeLine{1700   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR10;}
\DoxyCodeLine{1701   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR11;}
\DoxyCodeLine{1702   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR12;}
\DoxyCodeLine{1703   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR13;}
\DoxyCodeLine{1704   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR14;}
\DoxyCodeLine{1705   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR15;}
\DoxyCodeLine{1706   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR16;}
\DoxyCodeLine{1707   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR17;}
\DoxyCodeLine{1708   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR18;}
\DoxyCodeLine{1709   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR19;}
\DoxyCodeLine{1710   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR20;}
\DoxyCodeLine{1711   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR21;}
\DoxyCodeLine{1712   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR22;}
\DoxyCodeLine{1713   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR23;}
\DoxyCodeLine{1714   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR24;}
\DoxyCodeLine{1715   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR25;}
\DoxyCodeLine{1716   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR26;}
\DoxyCodeLine{1717   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR27;}
\DoxyCodeLine{1718   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR28;}
\DoxyCodeLine{1719   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR29;}
\DoxyCodeLine{1720   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR30;}
\DoxyCodeLine{1721   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DINR31;}
\DoxyCodeLine{1722   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR0;}
\DoxyCodeLine{1723   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR1;}
\DoxyCodeLine{1724   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR2;}
\DoxyCodeLine{1725   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR3;}
\DoxyCodeLine{1726   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR4;}
\DoxyCodeLine{1727   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR5;}
\DoxyCodeLine{1728   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR6;}
\DoxyCodeLine{1729   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR7;}
\DoxyCodeLine{1730   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR8;}
\DoxyCodeLine{1731   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR9;}
\DoxyCodeLine{1732   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR10;}
\DoxyCodeLine{1733   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR11;}
\DoxyCodeLine{1734   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR12;}
\DoxyCodeLine{1735   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR13;}
\DoxyCodeLine{1736   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR14;}
\DoxyCodeLine{1737   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR15;}
\DoxyCodeLine{1738   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR16;}
\DoxyCodeLine{1739   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR17;}
\DoxyCodeLine{1740   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR18;}
\DoxyCodeLine{1741   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR19;}
\DoxyCodeLine{1742   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR20;}
\DoxyCodeLine{1743   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR21;}
\DoxyCodeLine{1744   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR22;}
\DoxyCodeLine{1745   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR23;}
\DoxyCodeLine{1746   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR24;}
\DoxyCodeLine{1747   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR25;}
\DoxyCodeLine{1748   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR26;}
\DoxyCodeLine{1749   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR27;}
\DoxyCodeLine{1750   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR28;}
\DoxyCodeLine{1751   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR29;}
\DoxyCodeLine{1752   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR30;}
\DoxyCodeLine{1753   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DOUTR31;}
\DoxyCodeLine{1754 \} \mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\_TypeDef}};}
\DoxyCodeLine{1755 }
\DoxyCodeLine{1756 }
\DoxyCodeLine{1760 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1761 \{}
\DoxyCodeLine{1762  \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{GOTGCTL}};               }
\DoxyCodeLine{1763   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{GOTGINT}};              }
\DoxyCodeLine{1764   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{GAHBCFG}};              }
\DoxyCodeLine{1765   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{GUSBCFG}};              }
\DoxyCodeLine{1766   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{GRSTCTL}};              }
\DoxyCodeLine{1767   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{GINTSTS}};              }
\DoxyCodeLine{1768   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{GINTMSK}};              }
\DoxyCodeLine{1769   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{GRXSTSR}};              }
\DoxyCodeLine{1770   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{GRXSTSP}};              }
\DoxyCodeLine{1771   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{GRXFSIZ}};              }
\DoxyCodeLine{1772   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{DIEPTXF0\_HNPTXFSIZ}};   }
\DoxyCodeLine{1773   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{HNPTXSTS}};             }
\DoxyCodeLine{1774   uint32\_t Reserved30[2];             }
\DoxyCodeLine{1775   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{GCCFG}};                }
\DoxyCodeLine{1776   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{CID}};                  }
\DoxyCodeLine{1777   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t GSNPSID;              \textcolor{comment}{/* USB\_OTG core ID                                040h*/}}
\DoxyCodeLine{1778   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t GHWCFG1;              \textcolor{comment}{/* User HW config1                                044h*/}}
\DoxyCodeLine{1779   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t GHWCFG2;              \textcolor{comment}{/* User HW config2                                048h*/}}
\DoxyCodeLine{1780   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_acaf5563a43c7dd8ba9b982df9581acaa}{GHWCFG3}};              }
\DoxyCodeLine{1781   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1442a75374a2a4ca1c3d07293c780523}{Reserved6}};                }
\DoxyCodeLine{1782   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a5b7c9cb9dbd528e59d39bd7e72ca6fe9}{GLPMCFG}};              }
\DoxyCodeLine{1783   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a07a08068a7bd5cec08bb5d715a231968}{GPWRDN}};               }
\DoxyCodeLine{1784   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ae1f4aabfcdebfaf2cdaf05a96dc0fcb7}{GDFIFOCFG}};            }
\DoxyCodeLine{1785    \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a51efcc4ae85868b59c645b197c14d0e8}{GADPCTL}};             }
\DoxyCodeLine{1786     uint32\_t  Reserved43[39];         }
\DoxyCodeLine{1787   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{HPTXFSIZ}};             }
\DoxyCodeLine{1788   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{1789 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{1790 }
\DoxyCodeLine{1791 }
\DoxyCodeLine{1795 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1796 \{}
\DoxyCodeLine{1797   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{DCFG}};            }
\DoxyCodeLine{1798   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{DCTL}};            }
\DoxyCodeLine{1799   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{DSTS}};            }
\DoxyCodeLine{1800   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};           }
\DoxyCodeLine{1801   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{DIEPMSK}};         }
\DoxyCodeLine{1802   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{DOEPMSK}};         }
\DoxyCodeLine{1803   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{DAINT}};           }
\DoxyCodeLine{1804   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{DAINTMSK}};        }
\DoxyCodeLine{1805   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}};          }
\DoxyCodeLine{1806   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}};            }
\DoxyCodeLine{1807   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{DVBUSDIS}};        }
\DoxyCodeLine{1808   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{DVBUSPULSE}};      }
\DoxyCodeLine{1809   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{DTHRCTL}};         }
\DoxyCodeLine{1810   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{DIEPEMPMSK}};      }
\DoxyCodeLine{1811   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{DEACHINT}};        }
\DoxyCodeLine{1812   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{DEACHMSK}};        }
\DoxyCodeLine{1813   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}};           }
\DoxyCodeLine{1814   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{DINEP1MSK}};       }
\DoxyCodeLine{1815   uint32\_t  Reserved44[15];      }
\DoxyCodeLine{1816   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{DOUTEP1MSK}};      }
\DoxyCodeLine{1817 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{1818 }
\DoxyCodeLine{1819 }
\DoxyCodeLine{1823 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1824 \{}
\DoxyCodeLine{1825   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{DIEPCTL}};           }
\DoxyCodeLine{1826   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};             }
\DoxyCodeLine{1827   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{DIEPINT}};           }
\DoxyCodeLine{1828   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};             }
\DoxyCodeLine{1829   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{DIEPTSIZ}};          }
\DoxyCodeLine{1830   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{DIEPDMA}};           }
\DoxyCodeLine{1831   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{DTXFSTS}};           }
\DoxyCodeLine{1832   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{Reserved18}};             }
\DoxyCodeLine{1833 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{1834 }
\DoxyCodeLine{1835 }
\DoxyCodeLine{1839 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1840 \{}
\DoxyCodeLine{1841   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{DOEPCTL}};       }
\DoxyCodeLine{1842   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};         }
\DoxyCodeLine{1843   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{DOEPINT}};       }
\DoxyCodeLine{1844   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};         }
\DoxyCodeLine{1845   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{DOEPTSIZ}};      }
\DoxyCodeLine{1846   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{DOEPDMA}};       }
\DoxyCodeLine{1847   uint32\_t Reserved18[2];      }
\DoxyCodeLine{1848 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{1849 }
\DoxyCodeLine{1850 }
\DoxyCodeLine{1854 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1855 \{}
\DoxyCodeLine{1856   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{HCFG}};             }
\DoxyCodeLine{1857   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{HFIR}};             }
\DoxyCodeLine{1858   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{HFNUM}};            }
\DoxyCodeLine{1859   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{Reserved40C}};           }
\DoxyCodeLine{1860   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{HPTXSTS}};          }
\DoxyCodeLine{1861   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{HAINT}};            }
\DoxyCodeLine{1862   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{HAINTMSK}};         }
\DoxyCodeLine{1863 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{1864 }
\DoxyCodeLine{1868 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1869 \{}
\DoxyCodeLine{1870   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{HCCHAR}};           }
\DoxyCodeLine{1871   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{HCSPLT}};           }
\DoxyCodeLine{1872   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{HCINT}};            }
\DoxyCodeLine{1873   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{HCINTMSK}};         }
\DoxyCodeLine{1874   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{HCTSIZ}};           }
\DoxyCodeLine{1875   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{HCDMA}};            }
\DoxyCodeLine{1876   uint32\_t Reserved[2];           }
\DoxyCodeLine{1877 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{1886 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1887 \{}
\DoxyCodeLine{1888   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{1889   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}};         }
\DoxyCodeLine{1890   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a97a84a6f58dd4d48457b084764a19eef}{DCR1}};        }
\DoxyCodeLine{1891   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aede4c7a1a30cb1aad3e66a4551c5ce76}{DCR2}};        }
\DoxyCodeLine{1892   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9baefbd2ef6639508c5c88de65452f76}{DCR3}};        }
\DoxyCodeLine{1893   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ac57f62fbcd9431c2f6ae9314a5276b18}{DCR4}};        }
\DoxyCodeLine{1894   uint32\_t RESERVED1[2];     }
\DoxyCodeLine{1895   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};          }
\DoxyCodeLine{1896   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};         }
\DoxyCodeLine{1897   uint32\_t RESERVED2[6];     }
\DoxyCodeLine{1898   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{DLR}};         }
\DoxyCodeLine{1899   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};        }
\DoxyCodeLine{1900   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}};          }
\DoxyCodeLine{1901   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};        }
\DoxyCodeLine{1902   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};          }
\DoxyCodeLine{1903   uint32\_t RESERVED5[11];    }
\DoxyCodeLine{1904   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{PSMKR}};       }
\DoxyCodeLine{1905   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}};        }
\DoxyCodeLine{1906   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{PSMAR}};       }
\DoxyCodeLine{1907   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};        }
\DoxyCodeLine{1908   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{PIR}};         }
\DoxyCodeLine{1909   uint32\_t RESERVED8[27];    }
\DoxyCodeLine{1910   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};         }
\DoxyCodeLine{1911   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}};        }
\DoxyCodeLine{1912   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae9dd9282fab299d0cd6e119564688e53}{TCR}};         }
\DoxyCodeLine{1913   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}{RESERVED10}};       }
\DoxyCodeLine{1914   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}};          }
\DoxyCodeLine{1915   uint32\_t RESERVED11[3];    }
\DoxyCodeLine{1916   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{ABR}};         }
\DoxyCodeLine{1917   uint32\_t RESERVED12[3];    }
\DoxyCodeLine{1918   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{LPTR}};        }
\DoxyCodeLine{1919   uint32\_t RESERVED13[3];    }
\DoxyCodeLine{1920   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a4ab2505003aada9ce7ac2865e901b743}{WPCCR}};       }
\DoxyCodeLine{1921   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a66b3c835bc48447ada8fe2e0fd148040}{RESERVED14}};       }
\DoxyCodeLine{1922   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af199d27ae979441407a37373de17313f}{WPTCR}};       }
\DoxyCodeLine{1923   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aabbe020c0994f2f5523536d5a3acf090}{RESERVED15}};       }
\DoxyCodeLine{1924   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a4193cdaa973d4be0f0566354850812f6}{WPIR}};        }
\DoxyCodeLine{1925   uint32\_t RESERVED16[3];    }
\DoxyCodeLine{1926   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9a83e64a5085c4941491805930ac6b6d}{WPABR}};       }
\DoxyCodeLine{1927   uint32\_t RESERVED17[7];    }
\DoxyCodeLine{1928   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_abad876e851435e070b25ed320766c3bf}{WCCR}};        }
\DoxyCodeLine{1929   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a34eed753f42464ee8b12846ee3229f40}{RESERVED18}};       }
\DoxyCodeLine{1930   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a41888fd8b7344c6d2b022591f6f2f164}{WTCR}};        }
\DoxyCodeLine{1931   uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a1e1c2ce7448f68762f6c2eb3aa4643a8}{RESERVED19}};       }
\DoxyCodeLine{1932   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9c2d0617985dae7ab1520f3fb78348bf}{WIR}};         }
\DoxyCodeLine{1933   uint32\_t RESERVED20[3];    }
\DoxyCodeLine{1934   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae69625d8660e355526633f8ad8565421}{WABR}};        }
\DoxyCodeLine{1935   uint32\_t RESERVED21[23];   }
\DoxyCodeLine{1936   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae1a00cfb589dc83e0dc8ba2bd9c6d335}{HLCR}};        }
\DoxyCodeLine{1937   uint32\_t RESERVED22[122];  }
\DoxyCodeLine{1938   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}{HWCFGR}};      }
\DoxyCodeLine{1939   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a46f614978a9643360b8ee0953f587c8d}{VER}};         }
\DoxyCodeLine{1940   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a88105bb6b46e81bf45146d2a365bc255}{ID}};          }
\DoxyCodeLine{1941   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_afac1ff27411c5205c1ec6ae945690fb1}{MID}};         }
\DoxyCodeLine{1942 \} \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def}{OCTOSPI\_TypeDef}};}
\DoxyCodeLine{1943 }
\DoxyCodeLine{1951 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1952 \{}
\DoxyCodeLine{1953   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_o_c_t_o_s_p_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};          }
\DoxyCodeLine{1954   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PCR[3];      }
\DoxyCodeLine{1955 \} \mbox{\hyperlink{struct_o_c_t_o_s_p_i_m___type_def}{OCTOSPIM\_TypeDef}};}
\DoxyCodeLine{1956 }
\DoxyCodeLine{1965 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1966 \{}
\DoxyCodeLine{1967   uint32\_t      RESERVED0[2036];     }
\DoxyCodeLine{1968   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a74300a7e9a2fbe3c9b880bc2771ec38a}{AXI\_PERIPH\_ID\_4}};     }
\DoxyCodeLine{1969   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_a56f99d54b780ff70673bbf867b843aec}{AXI\_PERIPH\_ID\_5}};     }
\DoxyCodeLine{1970   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_a96f5c6465505f8137e677c5987333bc9}{AXI\_PERIPH\_ID\_6}};     }
\DoxyCodeLine{1971   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_a59d101ae994d3dc19ed6d5f4931ece84}{AXI\_PERIPH\_ID\_7}};     }
\DoxyCodeLine{1972   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a9ce6cda5e1a04246c7c66040f066dee5}{AXI\_PERIPH\_ID\_0}};     }
\DoxyCodeLine{1973   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a3d66eb37a4f81dc70fe381291c5a26a0}{AXI\_PERIPH\_ID\_1}};     }
\DoxyCodeLine{1974   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_add7a51b5bd64d65de42206fbb53d400c}{AXI\_PERIPH\_ID\_2}};     }
\DoxyCodeLine{1975   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ad2d1ed37eeb77d85d504f5884dd6806b}{AXI\_PERIPH\_ID\_3}};     }
\DoxyCodeLine{1976   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_af352b9d408ce4aba483bebbeb343c6d6}{AXI\_COMP\_ID\_0}};       }
\DoxyCodeLine{1977   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a5961560cf8347b1ef77f98039775413f}{AXI\_COMP\_ID\_1}};       }
\DoxyCodeLine{1978   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ae67eb4b00f6187428a2b7ac0479c0a57}{AXI\_COMP\_ID\_2}};       }
\DoxyCodeLine{1979   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_af51a2ef3eef54e1dc4959cf16d442d88}{AXI\_COMP\_ID\_3}};       }
\DoxyCodeLine{1980   uint32\_t      RESERVED1[2];        }
\DoxyCodeLine{1981   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a106361cf0ed61d03826cedeb662d11f6}{AXI\_TARG1\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{1982   uint32\_t      RESERVED2[6];        }
\DoxyCodeLine{1983   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a2687dd9772db898945e18646a3892d31}{AXI\_TARG1\_FN\_MOD2}};   }
\DoxyCodeLine{1984   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};           }
\DoxyCodeLine{1985   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a3202edd0cdb4e8e8b461d3319df76efa}{AXI\_TARG1\_FN\_MOD\_LB}}; }
\DoxyCodeLine{1986   uint32\_t      RESERVED4[54];       }
\DoxyCodeLine{1987   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a7d7ca6e71b53a5124a065bb1feee79ff}{AXI\_TARG1\_FN\_MOD}};    }
\DoxyCodeLine{1988   uint32\_t      RESERVED5[959];      }
\DoxyCodeLine{1989   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ade6ff1227ef8f215343d6c261327c952}{AXI\_TARG2\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{1990   uint32\_t      RESERVED6[6];        }
\DoxyCodeLine{1991   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ac76823edd02a8bf1710adc24a34f2076}{AXI\_TARG2\_FN\_MOD2}};   }
\DoxyCodeLine{1992   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};           }
\DoxyCodeLine{1993   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_aa1de6f9f999c3c062050396381c87525}{AXI\_TARG2\_FN\_MOD\_LB}}; }
\DoxyCodeLine{1994   uint32\_t      RESERVED8[54];       }
\DoxyCodeLine{1995   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ad64061b496d7db72befe3267b18d2205}{AXI\_TARG2\_FN\_MOD}};    }
\DoxyCodeLine{1996   uint32\_t      RESERVED9[959];      }
\DoxyCodeLine{1997   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a69fd9ec78c5a1b94019d6284220dc2e5}{AXI\_TARG3\_FN\_MOD\_ISS\_BM}};   }
\DoxyCodeLine{1998   uint32\_t      RESERVED10[1023];    }
\DoxyCodeLine{1999   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a6a762e5a115ca9f5f75802fecef6e197}{AXI\_TARG4\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{2000   uint32\_t      RESERVED11[1023];    }
\DoxyCodeLine{2001   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a5453e1380061f0f7d571693a0efb02ea}{AXI\_TARG5\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{2002   uint32\_t      RESERVED12[1023];    }
\DoxyCodeLine{2003   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ac880e99736657ef8c74b8471fc5ad0a1}{AXI\_TARG6\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{2004   uint32\_t      RESERVED13[1023];    }
\DoxyCodeLine{2005   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a18d0e968646b34d71abd43104d7a47da}{AXI\_TARG7\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{2006   uint32\_t      RESERVED14[6];       }
\DoxyCodeLine{2007   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a72f7d3c99e491e2435a235d845a00ce8}{AXI\_TARG7\_FN\_MOD2}};   }
\DoxyCodeLine{2008   uint32\_t      \mbox{\hyperlink{struct_g_p_v___type_def_aabbe020c0994f2f5523536d5a3acf090}{RESERVED15}};          }
\DoxyCodeLine{2009   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a99fcb66416e5561f71196848c5aa4281}{AXI\_TARG7\_FN\_MOD\_LB}}; }
\DoxyCodeLine{2010   uint32\_t      RESERVED16[54];      }
\DoxyCodeLine{2011   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_adebfab2469adaf910e36f5191a75063d}{AXI\_TARG7\_FN\_MOD}};    }
\DoxyCodeLine{2012   uint32\_t      RESERVED17[959];     }
\DoxyCodeLine{2013   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ad631bf566ddad278bfed986df3ec7248}{AXI\_TARG8\_FN\_MOD\_ISS\_BM}};  }
\DoxyCodeLine{2014   uint32\_t      RESERVED117[6];      }
\DoxyCodeLine{2015   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_addf6b5016b1845438265a1bfc42e4ced}{AXI\_TARG8\_FN\_MOD2}};   }
\DoxyCodeLine{2016   uint32\_t      RESERVED118[56];     }
\DoxyCodeLine{2017   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ad0615fb61fc53f6596a054146963b377}{AXI\_TARG8\_FN\_MOD}};    }
\DoxyCodeLine{2018   uint32\_t      RESERVED119[58310];  }
\DoxyCodeLine{2019   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a2e0699937288019bbe2e2535a6bb1044}{AXI\_INI1\_FN\_MOD2}};    }
\DoxyCodeLine{2020   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_aa5e47eae6d24316ed3cc5bcfaddd5d50}{AXI\_INI1\_FN\_MOD\_AHB}}; }
\DoxyCodeLine{2021   uint32\_t      RESERVED18[53];      }
\DoxyCodeLine{2022   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a77a1f6af5e4b0c67a01e48fd79cafcb2}{AXI\_INI1\_READ\_QOS}};   }
\DoxyCodeLine{2023   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_aea713cecde83ded76039e93b1ace9d96}{AXI\_INI1\_WRITE\_QOS}};  }
\DoxyCodeLine{2024   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_aeabc6650e3e2ebf78501b7b742ac8f40}{AXI\_INI1\_FN\_MOD}};     }
\DoxyCodeLine{2025   uint32\_t      RESERVED19[1021];    }
\DoxyCodeLine{2026   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a3f8475b2a39058d351751f3817cd991b}{AXI\_INI2\_READ\_QOS}};   }
\DoxyCodeLine{2027   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a1a3ec83359af964a68d4519555bbb432}{AXI\_INI2\_WRITE\_QOS}};  }
\DoxyCodeLine{2028   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a67d9d14a7ce6837b16b2ff04c309738a}{AXI\_INI2\_FN\_MOD}};     }
\DoxyCodeLine{2029   uint32\_t      RESERVED20[966];     }
\DoxyCodeLine{2030   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_adc1ad4674646172c40bb95fbfce86002}{AXI\_INI3\_FN\_MOD2}};    }
\DoxyCodeLine{2031   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a2796647f3d29b452f9deeeba1abad04c}{AXI\_INI3\_FN\_MOD\_AHB}}; }
\DoxyCodeLine{2032   uint32\_t      RESERVED21[53];      }
\DoxyCodeLine{2033   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a6f740c8d730df0d4a38a4d7392dbe278}{AXI\_INI3\_READ\_QOS}};   }
\DoxyCodeLine{2034   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_afb45c16922cfcb2d609ffff04b734240}{AXI\_INI3\_WRITE\_QOS}};  }
\DoxyCodeLine{2035   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_afc114a17f11f8d35c897e8bf81eeac01}{AXI\_INI3\_FN\_MOD}};     }
\DoxyCodeLine{2036   uint32\_t      RESERVED22[1021];    }
\DoxyCodeLine{2037   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a33c3f5c4747ae3d76868479dafb4556c}{AXI\_INI4\_READ\_QOS}};   }
\DoxyCodeLine{2038   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_adb05e4c1623f43b966ab0d4ed319edd9}{AXI\_INI4\_WRITE\_QOS}};  }
\DoxyCodeLine{2039   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_acdf654d49028c996678878539d0a2978}{AXI\_INI4\_FN\_MOD}};     }
\DoxyCodeLine{2040   uint32\_t      RESERVED23[1021];    }
\DoxyCodeLine{2041   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a0d69f56fec26b71f8c599ed921fc8975}{AXI\_INI5\_READ\_QOS}};   }
\DoxyCodeLine{2042   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_aea88731d6c72cda2e9b42b3835d3ac06}{AXI\_INI5\_WRITE\_QOS}};  }
\DoxyCodeLine{2043   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ac2f0d606ddf154ab7c30a009e4c98490}{AXI\_INI5\_FN\_MOD}};     }
\DoxyCodeLine{2044   uint32\_t      RESERVED24[1021];    }
\DoxyCodeLine{2045   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_ace713d91e209a00bdb5da50705cf1adf}{AXI\_INI6\_READ\_QOS}};   }
\DoxyCodeLine{2046   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a3a11ad0771323fe0ee3670726377f947}{AXI\_INI6\_WRITE\_QOS}};  }
\DoxyCodeLine{2047   \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_v___type_def_a47cd1c2c55275d1ff4eed0e17a1522b6}{AXI\_INI6\_FN\_MOD}};     }
\DoxyCodeLine{2049 \} \mbox{\hyperlink{struct_g_p_v___type_def}{GPV\_TypeDef}};}
\DoxyCodeLine{2050 }
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define D1\_ITCMRAM\_BASE           (0x00000000UL) }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define D1\_ITCMICP\_BASE           (0x00100000UL) }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define D1\_DTCMRAM\_BASE           (0x20000000UL) }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define D1\_AXIFLASH\_BASE          (0x08000000UL) }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define D1\_AXIICP\_BASE            (0x1FF00000UL) }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define D1\_AXISRAM1\_BASE           (0x24000000UL) }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define D1\_AXISRAM2\_BASE           (0x24020000UL) }}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define D1\_AXISRAM\_BASE            D1\_AXISRAM1\_BASE }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define D2\_AHBSRAM1\_BASE          (0x30000000UL)   }}
\DoxyCodeLine{2064 \textcolor{preprocessor}{\#define D2\_AHBSRAM2\_BASE          (0x30004000UL)   }}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#define D2\_AHBSRAM\_BASE           D2\_AHBSRAM1\_BASE }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define D3\_BKPSRAM\_BASE           (0x38800000UL) }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define D3\_SRAM\_BASE              (0x38000000UL) }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define PERIPH\_BASE               (0x40000000UL) }}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define OCTOSPI1\_BASE             (0x90000000UL) }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define OCTOSPI2\_BASE             (0x70000000UL) }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define FLASH\_BANK1\_BASE          (0x08000000UL) }}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define FLASH\_END                 (0x080FFFFFUL) }}
\DoxyCodeLine{2078 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{\#define FLASH\_BASE                FLASH\_BANK1\_BASE}}
\DoxyCodeLine{2080 }
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define UID\_BASE                  (0x1FF1E800UL)            }}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define FLASHSIZE\_BASE            (0x1FF1E880UL)            }}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define D2\_APB1PERIPH\_BASE        PERIPH\_BASE}}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define D2\_APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define D2\_AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define D2\_AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x08020000UL)}}
\DoxyCodeLine{2091 }
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define D1\_APB1PERIPH\_BASE       (PERIPH\_BASE + 0x10000000UL)}}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define D1\_AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x12000000UL)}}
\DoxyCodeLine{2094 }
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define D3\_APB1PERIPH\_BASE       (PERIPH\_BASE + 0x18000000UL)}}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define D3\_AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x18020000UL)}}
\DoxyCodeLine{2097 }
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE        PERIPH\_BASE}}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x08000000UL)}}
\DoxyCodeLine{2103 }
\DoxyCodeLine{2104 }
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define MDMA\_BASE             (D1\_AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define DMA2D\_BASE            (D1\_AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (D1\_AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define FMC\_R\_BASE            (D1\_AHB1PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define OCTOSPI1\_R\_BASE       (D1\_AHB1PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define DLYB\_OCTOSPI1\_BASE    (D1\_AHB1PERIPH\_BASE + 0x6000UL)}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define SDMMC1\_BASE           (D1\_AHB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define DLYB\_SDMMC1\_BASE      (D1\_AHB1PERIPH\_BASE + 0x8000UL)}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define RAMECC1\_BASE          (D1\_AHB1PERIPH\_BASE + 0x9000UL)}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define OCTOSPI2\_R\_BASE       (D1\_AHB1PERIPH\_BASE + 0xA000UL)}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define DLYB\_OCTOSPI2\_BASE    (D1\_AHB1PERIPH\_BASE + 0xB000UL)}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define OCTOSPIM\_BASE         (D1\_AHB1PERIPH\_BASE + 0xB400UL)}}
\DoxyCodeLine{2119 }
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define DMA1\_BASE               (D2\_AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{\#define DMA2\_BASE               (D2\_AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{\#define DMAMUX1\_BASE            (D2\_AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define ADC1\_BASE               (D2\_AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define ADC2\_BASE               (D2\_AHB1PERIPH\_BASE + 0x2100UL)}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define ADC12\_COMMON\_BASE       (D2\_AHB1PERIPH\_BASE + 0x2300UL)}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define ETH\_BASE                (D2\_AHB1PERIPH\_BASE + 0x8000UL)}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define ETH\_MAC\_BASE            (ETH\_BASE)}}
\DoxyCodeLine{2130 }
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define USB1\_OTG\_HS\_PERIPH\_BASE              (0x40040000UL)}}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  (0x000UL)}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  (0x800UL)}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             (0x900UL)}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            (0xB00UL)}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  (0x20UL)}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    (0x400UL)}}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               (0x440UL)}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            (0x500UL)}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            (0x20UL)}}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 (0xE00UL)}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    (0x1000UL)}}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    (0x1000UL)}}
\DoxyCodeLine{2145 }
\DoxyCodeLine{2148 \textcolor{preprocessor}{\#define DCMI\_BASE              (D2\_AHB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2149 \textcolor{preprocessor}{\#define PSSI\_BASE              (D2\_AHB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define RNG\_BASE               (D2\_AHB2PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define SDMMC2\_BASE            (D2\_AHB2PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define DLYB\_SDMMC2\_BASE       (D2\_AHB2PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define RAMECC2\_BASE           (D2\_AHB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define FMAC\_BASE              (D2\_AHB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define CORDIC\_BASE            (D2\_AHB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{2156 }
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define GPIOA\_BASE            (D3\_AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define GPIOB\_BASE            (D3\_AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define GPIOC\_BASE            (D3\_AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define GPIOD\_BASE            (D3\_AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define GPIOE\_BASE            (D3\_AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define GPIOF\_BASE            (D3\_AHB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define GPIOG\_BASE            (D3\_AHB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define GPIOH\_BASE            (D3\_AHB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define GPIOJ\_BASE            (D3\_AHB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define GPIOK\_BASE            (D3\_AHB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define RCC\_BASE              (D3\_AHB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define PWR\_BASE              (D3\_AHB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define CRC\_BASE              (D3\_AHB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define BDMA\_BASE             (D3\_AHB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define DMAMUX2\_BASE          (D3\_AHB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define ADC3\_BASE             (D3\_AHB1PERIPH\_BASE + 0x6000UL)}}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define ADC3\_COMMON\_BASE      (D3\_AHB1PERIPH\_BASE + 0x6300UL)}}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define HSEM\_BASE             (D3\_AHB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define RAMECC3\_BASE          (D3\_AHB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{2177 }
\DoxyCodeLine{2179 \textcolor{preprocessor}{\#define LTDC\_BASE             (D1\_APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#define LTDC\_Layer1\_BASE      (LTDC\_BASE + 0x84UL)}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define LTDC\_Layer2\_BASE      (LTDC\_BASE + 0x104UL)}}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define WWDG1\_BASE            (D1\_APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{2183 }
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define TIM2\_BASE             (D2\_APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define TIM3\_BASE             (D2\_APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define TIM4\_BASE             (D2\_APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define TIM5\_BASE             (D2\_APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define TIM6\_BASE             (D2\_APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define TIM7\_BASE             (D2\_APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define TIM12\_BASE            (D2\_APB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define TIM13\_BASE            (D2\_APB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define TIM14\_BASE            (D2\_APB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define LPTIM1\_BASE           (D2\_APB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{2195 }
\DoxyCodeLine{2196 }
\DoxyCodeLine{2197 \textcolor{preprocessor}{\#define SPI2\_BASE             (D2\_APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define SPI3\_BASE             (D2\_APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define SPDIFRX\_BASE          (D2\_APB1PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define USART2\_BASE           (D2\_APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define USART3\_BASE           (D2\_APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define UART4\_BASE            (D2\_APB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define UART5\_BASE            (D2\_APB1PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define I2C1\_BASE             (D2\_APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define I2C2\_BASE             (D2\_APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define I2C3\_BASE             (D2\_APB1PERIPH\_BASE + 0x5C00UL)}}
\DoxyCodeLine{2207 \textcolor{preprocessor}{\#define I2C5\_BASE             (D2\_APB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{2208 \textcolor{preprocessor}{\#define CEC\_BASE              (D2\_APB1PERIPH\_BASE + 0x6C00UL)}}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define DAC1\_BASE             (D2\_APB1PERIPH\_BASE + 0x7400UL)}}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define UART7\_BASE            (D2\_APB1PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define UART8\_BASE            (D2\_APB1PERIPH\_BASE + 0x7C00UL)}}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define CRS\_BASE              (D2\_APB1PERIPH\_BASE + 0x8400UL)}}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define SWPMI1\_BASE           (D2\_APB1PERIPH\_BASE + 0x8800UL)}}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define OPAMP\_BASE            (D2\_APB1PERIPH\_BASE + 0x9000UL)}}
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define OPAMP1\_BASE           (D2\_APB1PERIPH\_BASE + 0x9000UL)}}
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define OPAMP2\_BASE           (D2\_APB1PERIPH\_BASE + 0x9010UL)}}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define MDIOS\_BASE            (D2\_APB1PERIPH\_BASE + 0x9400UL)}}
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#define FDCAN1\_BASE           (D2\_APB1PERIPH\_BASE + 0xA000UL)}}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define FDCAN2\_BASE           (D2\_APB1PERIPH\_BASE + 0xA400UL)}}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define FDCAN\_CCU\_BASE        (D2\_APB1PERIPH\_BASE + 0xA800UL)}}
\DoxyCodeLine{2221 \textcolor{preprocessor}{\#define SRAMCAN\_BASE          (D2\_APB1PERIPH\_BASE + 0xAC00UL)}}
\DoxyCodeLine{2222 \textcolor{preprocessor}{\#define FDCAN3\_BASE           (D2\_APB1PERIPH\_BASE + 0xD400UL)}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define TIM23\_BASE            (D2\_APB1PERIPH\_BASE + 0xE000UL)}}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define TIM24\_BASE            (D2\_APB1PERIPH\_BASE + 0xE400UL)}}
\DoxyCodeLine{2225 }
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define TIM1\_BASE             (D2\_APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define TIM8\_BASE             (D2\_APB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define USART1\_BASE           (D2\_APB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define USART6\_BASE           (D2\_APB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define UART9\_BASE            (D2\_APB2PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define USART10\_BASE          (D2\_APB2PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define SPI1\_BASE             (D2\_APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define SPI4\_BASE             (D2\_APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{2236 \textcolor{preprocessor}{\#define TIM15\_BASE            (D2\_APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define TIM16\_BASE            (D2\_APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define TIM17\_BASE            (D2\_APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define SPI5\_BASE             (D2\_APB2PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define SAI1\_BASE             (D2\_APB2PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define SAI1\_Block\_A\_BASE     (SAI1\_BASE + 0x004UL)}}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define SAI1\_Block\_B\_BASE     (SAI1\_BASE + 0x024UL)}}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define DFSDM1\_BASE           (D2\_APB2PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define DFSDM1\_Channel0\_BASE  (DFSDM1\_BASE + 0x00UL)}}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define DFSDM1\_Channel1\_BASE  (DFSDM1\_BASE + 0x20UL)}}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define DFSDM1\_Channel2\_BASE  (DFSDM1\_BASE + 0x40UL)}}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define DFSDM1\_Channel3\_BASE  (DFSDM1\_BASE + 0x60UL)}}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define DFSDM1\_Channel4\_BASE  (DFSDM1\_BASE + 0x80UL)}}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define DFSDM1\_Channel5\_BASE  (DFSDM1\_BASE + 0xA0UL)}}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define DFSDM1\_Channel6\_BASE  (DFSDM1\_BASE + 0xC0UL)}}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define DFSDM1\_Channel7\_BASE  (DFSDM1\_BASE + 0xE0UL)}}
\DoxyCodeLine{2252 \textcolor{preprocessor}{\#define DFSDM1\_Filter0\_BASE   (DFSDM1\_BASE + 0x100UL)}}
\DoxyCodeLine{2253 \textcolor{preprocessor}{\#define DFSDM1\_Filter1\_BASE   (DFSDM1\_BASE + 0x180UL)}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define DFSDM1\_Filter2\_BASE   (DFSDM1\_BASE + 0x200UL)}}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define DFSDM1\_Filter3\_BASE   (DFSDM1\_BASE + 0x280UL)}}
\DoxyCodeLine{2256 }
\DoxyCodeLine{2257 }
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define EXTI\_BASE             (D3\_APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define EXTI\_D1\_BASE          (EXTI\_BASE + 0x0080UL)}}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define EXTI\_D2\_BASE          (EXTI\_BASE + 0x00C0UL)}}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (D3\_APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{2263 \textcolor{preprocessor}{\#define LPUART1\_BASE          (D3\_APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{2264 \textcolor{preprocessor}{\#define SPI6\_BASE             (D3\_APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define I2C4\_BASE             (D3\_APB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define LPTIM2\_BASE           (D3\_APB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define LPTIM3\_BASE           (D3\_APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define LPTIM4\_BASE           (D3\_APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define LPTIM5\_BASE           (D3\_APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define COMP12\_BASE           (D3\_APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define COMP1\_BASE            (COMP12\_BASE + 0x0CUL)}}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define COMP2\_BASE            (COMP12\_BASE + 0x10UL)}}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define VREFBUF\_BASE          (D3\_APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define RTC\_BASE              (D3\_APB1PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define IWDG1\_BASE            (D3\_APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{2276 }
\DoxyCodeLine{2277 }
\DoxyCodeLine{2278 \textcolor{preprocessor}{\#define SAI4\_BASE             (D3\_APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define SAI4\_Block\_A\_BASE     (SAI4\_BASE + 0x004UL)}}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define SAI4\_Block\_B\_BASE     (SAI4\_BASE + 0x024UL)}}
\DoxyCodeLine{2281 }
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define DTS\_BASE              (D3\_APB1PERIPH\_BASE + 0x6800UL)}}
\DoxyCodeLine{2283 }
\DoxyCodeLine{2284 }
\DoxyCodeLine{2285 }
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define BDMA\_Channel0\_BASE    (BDMA\_BASE + 0x0008UL)}}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define BDMA\_Channel1\_BASE    (BDMA\_BASE + 0x001CUL)}}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define BDMA\_Channel2\_BASE    (BDMA\_BASE + 0x0030UL)}}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define BDMA\_Channel3\_BASE    (BDMA\_BASE + 0x0044UL)}}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define BDMA\_Channel4\_BASE    (BDMA\_BASE + 0x0058UL)}}
\DoxyCodeLine{2291 \textcolor{preprocessor}{\#define BDMA\_Channel5\_BASE    (BDMA\_BASE + 0x006CUL)}}
\DoxyCodeLine{2292 \textcolor{preprocessor}{\#define BDMA\_Channel6\_BASE    (BDMA\_BASE + 0x0080UL)}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define BDMA\_Channel7\_BASE    (BDMA\_BASE + 0x0094UL)}}
\DoxyCodeLine{2294 }
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define DMAMUX2\_Channel0\_BASE    (DMAMUX2\_BASE)}}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define DMAMUX2\_Channel1\_BASE    (DMAMUX2\_BASE + 0x0004UL)}}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define DMAMUX2\_Channel2\_BASE    (DMAMUX2\_BASE + 0x0008UL)}}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define DMAMUX2\_Channel3\_BASE    (DMAMUX2\_BASE + 0x000CUL)}}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define DMAMUX2\_Channel4\_BASE    (DMAMUX2\_BASE + 0x0010UL)}}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define DMAMUX2\_Channel5\_BASE    (DMAMUX2\_BASE + 0x0014UL)}}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define DMAMUX2\_Channel6\_BASE    (DMAMUX2\_BASE + 0x0018UL)}}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define DMAMUX2\_Channel7\_BASE    (DMAMUX2\_BASE + 0x001CUL)}}
\DoxyCodeLine{2303 }
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator0\_BASE  (DMAMUX2\_BASE + 0x0100UL)}}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator1\_BASE  (DMAMUX2\_BASE + 0x0104UL)}}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator2\_BASE  (DMAMUX2\_BASE + 0x0108UL)}}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator3\_BASE  (DMAMUX2\_BASE + 0x010CUL)}}
\DoxyCodeLine{2308 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator4\_BASE  (DMAMUX2\_BASE + 0x0110UL)}}
\DoxyCodeLine{2309 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator5\_BASE  (DMAMUX2\_BASE + 0x0114UL)}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator6\_BASE  (DMAMUX2\_BASE + 0x0118UL)}}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator7\_BASE  (DMAMUX2\_BASE + 0x011CUL)}}
\DoxyCodeLine{2312 }
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define DMAMUX2\_ChannelStatus\_BASE      (DMAMUX2\_BASE + 0x0080UL)}}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenStatus\_BASE   (DMAMUX2\_BASE + 0x0140UL)}}
\DoxyCodeLine{2315 }
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010UL)}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028UL)}}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040UL)}}
\DoxyCodeLine{2319 \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058UL)}}
\DoxyCodeLine{2320 \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070UL)}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088UL)}}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0UL)}}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8UL)}}
\DoxyCodeLine{2324 }
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010UL)}}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028UL)}}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040UL)}}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058UL)}}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070UL)}}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088UL)}}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0UL)}}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8UL)}}
\DoxyCodeLine{2333 }
\DoxyCodeLine{2334 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0\_BASE    (DMAMUX1\_BASE)}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1\_BASE    (DMAMUX1\_BASE + 0x0004UL)}}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2\_BASE    (DMAMUX1\_BASE + 0x0008UL)}}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3\_BASE    (DMAMUX1\_BASE + 0x000CUL)}}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4\_BASE    (DMAMUX1\_BASE + 0x0010UL)}}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5\_BASE    (DMAMUX1\_BASE + 0x0014UL)}}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6\_BASE    (DMAMUX1\_BASE + 0x0018UL)}}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7\_BASE    (DMAMUX1\_BASE + 0x001CUL)}}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8\_BASE    (DMAMUX1\_BASE + 0x0020UL)}}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9\_BASE    (DMAMUX1\_BASE + 0x0024UL)}}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10\_BASE   (DMAMUX1\_BASE + 0x0028UL)}}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11\_BASE   (DMAMUX1\_BASE + 0x002CUL)}}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define DMAMUX1\_Channel12\_BASE   (DMAMUX1\_BASE + 0x0030UL)}}
\DoxyCodeLine{2347 \textcolor{preprocessor}{\#define DMAMUX1\_Channel13\_BASE   (DMAMUX1\_BASE + 0x0034UL)}}
\DoxyCodeLine{2348 \textcolor{preprocessor}{\#define DMAMUX1\_Channel14\_BASE   (DMAMUX1\_BASE + 0x0038UL)}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define DMAMUX1\_Channel15\_BASE   (DMAMUX1\_BASE + 0x003CUL)}}
\DoxyCodeLine{2350 }
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0\_BASE  (DMAMUX1\_BASE + 0x0100UL)}}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1\_BASE  (DMAMUX1\_BASE + 0x0104UL)}}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2\_BASE  (DMAMUX1\_BASE + 0x0108UL)}}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3\_BASE  (DMAMUX1\_BASE + 0x010CUL)}}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator4\_BASE  (DMAMUX1\_BASE + 0x0110UL)}}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator5\_BASE  (DMAMUX1\_BASE + 0x0114UL)}}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator6\_BASE  (DMAMUX1\_BASE + 0x0118UL)}}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator7\_BASE  (DMAMUX1\_BASE + 0x011CUL)}}
\DoxyCodeLine{2359 }
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus\_BASE      (DMAMUX1\_BASE + 0x0080UL)}}
\DoxyCodeLine{2361 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus\_BASE   (DMAMUX1\_BASE + 0x0140UL)}}
\DoxyCodeLine{2362 }
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define FMC\_Bank1\_R\_BASE      (FMC\_R\_BASE + 0x0000UL)}}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define FMC\_Bank1E\_R\_BASE     (FMC\_R\_BASE + 0x0104UL)}}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define FMC\_Bank2\_R\_BASE      (FMC\_R\_BASE + 0x0060UL)}}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define FMC\_Bank3\_R\_BASE      (FMC\_R\_BASE + 0x0080UL)}}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define FMC\_Bank5\_6\_R\_BASE    (FMC\_R\_BASE + 0x0140UL)}}
\DoxyCodeLine{2369 }
\DoxyCodeLine{2370 \textcolor{comment}{/* Debug MCU registers base address */}}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define DBGMCU\_BASE           (0x5C001000UL)}}
\DoxyCodeLine{2372 }
\DoxyCodeLine{2373 \textcolor{preprocessor}{\#define MDMA\_Channel0\_BASE    (MDMA\_BASE + 0x00000040UL)}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define MDMA\_Channel1\_BASE    (MDMA\_BASE + 0x00000080UL)}}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define MDMA\_Channel2\_BASE    (MDMA\_BASE + 0x000000C0UL)}}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define MDMA\_Channel3\_BASE    (MDMA\_BASE + 0x00000100UL)}}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define MDMA\_Channel4\_BASE    (MDMA\_BASE + 0x00000140UL)}}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define MDMA\_Channel5\_BASE    (MDMA\_BASE + 0x00000180UL)}}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define MDMA\_Channel6\_BASE    (MDMA\_BASE + 0x000001C0UL)}}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define MDMA\_Channel7\_BASE    (MDMA\_BASE + 0x00000200UL)}}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define MDMA\_Channel8\_BASE    (MDMA\_BASE + 0x00000240UL)}}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define MDMA\_Channel9\_BASE    (MDMA\_BASE + 0x00000280UL)}}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define MDMA\_Channel10\_BASE   (MDMA\_BASE + 0x000002C0UL)}}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define MDMA\_Channel11\_BASE   (MDMA\_BASE + 0x00000300UL)}}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define MDMA\_Channel12\_BASE   (MDMA\_BASE + 0x00000340UL)}}
\DoxyCodeLine{2386 \textcolor{preprocessor}{\#define MDMA\_Channel13\_BASE   (MDMA\_BASE + 0x00000380UL)}}
\DoxyCodeLine{2387 \textcolor{preprocessor}{\#define MDMA\_Channel14\_BASE   (MDMA\_BASE + 0x000003C0UL)}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define MDMA\_Channel15\_BASE   (MDMA\_BASE + 0x00000400UL)}}
\DoxyCodeLine{2389 }
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define RAMECC1\_Monitor1\_BASE (RAMECC1\_BASE + 0x20UL)}}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define RAMECC1\_Monitor2\_BASE (RAMECC1\_BASE + 0x40UL)}}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define RAMECC1\_Monitor3\_BASE (RAMECC1\_BASE + 0x60UL)}}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define RAMECC1\_Monitor4\_BASE (RAMECC1\_BASE + 0x80UL)}}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define RAMECC1\_Monitor5\_BASE (RAMECC1\_BASE + 0xA0UL)}}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define RAMECC1\_Monitor6\_BASE (RAMECC1\_BASE + 0xC0UL)}}
\DoxyCodeLine{2396 }
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define RAMECC2\_Monitor1\_BASE (RAMECC2\_BASE + 0x20UL)}}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define RAMECC2\_Monitor2\_BASE (RAMECC2\_BASE + 0x40UL)}}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define RAMECC2\_Monitor3\_BASE (RAMECC2\_BASE + 0x60UL)}}
\DoxyCodeLine{2400 }
\DoxyCodeLine{2401 \textcolor{preprocessor}{\#define RAMECC3\_Monitor1\_BASE (RAMECC3\_BASE + 0x20UL)}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define RAMECC3\_Monitor2\_BASE (RAMECC3\_BASE + 0x40UL)}}
\DoxyCodeLine{2403 }
\DoxyCodeLine{2404 }
\DoxyCodeLine{2405 }
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define GPV\_BASE       (PERIPH\_BASE + 0x11000000UL)   }}
\DoxyCodeLine{2415 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define TIM6                ((TIM\_TypeDef *) TIM6\_BASE)}}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define TIM7                ((TIM\_TypeDef *) TIM7\_BASE)}}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define TIM13               ((TIM\_TypeDef *) TIM13\_BASE)}}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define TIM14               ((TIM\_TypeDef *) TIM14\_BASE)}}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define VREFBUF             ((VREFBUF\_TypeDef *) VREFBUF\_BASE)}}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{2425 \textcolor{preprocessor}{\#define WWDG1               ((WWDG\_TypeDef *) WWDG1\_BASE)}}
\DoxyCodeLine{2426 }
\DoxyCodeLine{2427 }
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define IWDG1               ((IWDG\_TypeDef *) IWDG1\_BASE)}}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE)}}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define SPI5                ((SPI\_TypeDef *) SPI5\_BASE)}}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define SPI6                ((SPI\_TypeDef *) SPI6\_BASE)}}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define USART3              ((USART\_TypeDef *) USART3\_BASE)}}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define USART10             ((USART\_TypeDef *) USART10\_BASE)}}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define UART7               ((USART\_TypeDef *) UART7\_BASE)}}
\DoxyCodeLine{2439 \textcolor{preprocessor}{\#define UART8               ((USART\_TypeDef *) UART8\_BASE)}}
\DoxyCodeLine{2440 \textcolor{preprocessor}{\#define UART9               ((USART\_TypeDef *) UART9\_BASE)}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define CRS                 ((CRS\_TypeDef *) CRS\_BASE)}}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define UART4               ((USART\_TypeDef *) UART4\_BASE)}}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define UART5               ((USART\_TypeDef *) UART5\_BASE)}}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define I2C4                ((I2C\_TypeDef *) I2C4\_BASE)}}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define I2C5                ((I2C\_TypeDef *) I2C5\_BASE)}}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define FDCAN1              ((FDCAN\_GlobalTypeDef *) FDCAN1\_BASE)}}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define FDCAN2              ((FDCAN\_GlobalTypeDef *) FDCAN2\_BASE)}}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define FDCAN\_CCU           ((FDCAN\_ClockCalibrationUnit\_TypeDef *) FDCAN\_CCU\_BASE)}}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define FDCAN3              ((FDCAN\_GlobalTypeDef *) FDCAN3\_BASE)}}
\DoxyCodeLine{2453 \textcolor{preprocessor}{\#define TIM23               ((TIM\_TypeDef *) TIM23\_BASE)}}
\DoxyCodeLine{2454 \textcolor{preprocessor}{\#define TIM24               ((TIM\_TypeDef *) TIM24\_BASE)}}
\DoxyCodeLine{2455 \textcolor{preprocessor}{\#define CEC                 ((CEC\_TypeDef *) CEC\_BASE)}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define LPTIM1              ((LPTIM\_TypeDef *) LPTIM1\_BASE)}}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define DAC1                ((DAC\_TypeDef *) DAC1\_BASE)}}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define LPUART1             ((USART\_TypeDef *) LPUART1\_BASE)}}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define SWPMI1              ((SWPMI\_TypeDef *) SWPMI1\_BASE)}}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define LPTIM2              ((LPTIM\_TypeDef *) LPTIM2\_BASE)}}
\DoxyCodeLine{2462 \textcolor{preprocessor}{\#define LPTIM3              ((LPTIM\_TypeDef *) LPTIM3\_BASE)}}
\DoxyCodeLine{2463 \textcolor{preprocessor}{\#define DTS                 ((DTS\_TypeDef *) DTS\_BASE)}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define LPTIM4              ((LPTIM\_TypeDef *) LPTIM4\_BASE)}}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define LPTIM5              ((LPTIM\_TypeDef *) LPTIM5\_BASE)}}
\DoxyCodeLine{2466 }
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define COMP12              ((COMPOPT\_TypeDef *) COMP12\_BASE)}}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define COMP1               ((COMP\_TypeDef *) COMP1\_BASE)}}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define COMP2               ((COMP\_TypeDef *) COMP2\_BASE)}}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define COMP12\_COMMON       ((COMP\_Common\_TypeDef *) COMP2\_BASE)}}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define OPAMP               ((OPAMP\_TypeDef *) OPAMP\_BASE)}}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define OPAMP1              ((OPAMP\_TypeDef *) OPAMP1\_BASE)}}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define OPAMP2              ((OPAMP\_TypeDef *) OPAMP2\_BASE)}}
\DoxyCodeLine{2475 }
\DoxyCodeLine{2476 }
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define EXTI\_D1             ((EXTI\_Core\_TypeDef *) EXTI\_D1\_BASE)}}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define EXTI\_D2             ((EXTI\_Core\_TypeDef *) EXTI\_D2\_BASE)}}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define TIM8                ((TIM\_TypeDef *) TIM8\_BASE)}}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define TIM12               ((TIM\_TypeDef *) TIM12\_BASE)}}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define TIM15               ((TIM\_TypeDef *) TIM15\_BASE)}}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define TIM16               ((TIM\_TypeDef *) TIM16\_BASE)}}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define TIM17               ((TIM\_TypeDef *) TIM17\_BASE)}}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define SAI1                ((SAI\_TypeDef *) SAI1\_BASE)}}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define SAI1\_Block\_A        ((SAI\_Block\_TypeDef *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define SAI1\_Block\_B        ((SAI\_Block\_TypeDef *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define SAI4                ((SAI\_TypeDef *) SAI4\_BASE)}}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define SAI4\_Block\_A        ((SAI\_Block\_TypeDef *)SAI4\_Block\_A\_BASE)}}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define SAI4\_Block\_B        ((SAI\_Block\_TypeDef *)SAI4\_Block\_B\_BASE)}}
\DoxyCodeLine{2494 }
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define SPDIFRX             ((SPDIFRX\_TypeDef *) SPDIFRX\_BASE)}}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define DFSDM1\_Channel0     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel0\_BASE)}}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define DFSDM1\_Channel1     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel1\_BASE)}}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define DFSDM1\_Channel2     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel2\_BASE)}}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define DFSDM1\_Channel3     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel3\_BASE)}}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define DFSDM1\_Channel4     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel4\_BASE)}}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define DFSDM1\_Channel5     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel5\_BASE)}}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define DFSDM1\_Channel6     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel6\_BASE)}}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define DFSDM1\_Channel7     ((DFSDM\_Channel\_TypeDef *) DFSDM1\_Channel7\_BASE)}}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define DFSDM1\_Filter0      ((DFSDM\_Filter\_TypeDef *) DFSDM1\_Filter0\_BASE)}}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define DFSDM1\_Filter1      ((DFSDM\_Filter\_TypeDef *) DFSDM1\_Filter1\_BASE)}}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define DFSDM1\_Filter2      ((DFSDM\_Filter\_TypeDef *) DFSDM1\_Filter2\_BASE)}}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define DFSDM1\_Filter3      ((DFSDM\_Filter\_TypeDef *) DFSDM1\_Filter3\_BASE)}}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define DMA2D               ((DMA2D\_TypeDef *) DMA2D\_BASE)}}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define DCMI                ((DCMI\_TypeDef *) DCMI\_BASE)}}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define PSSI                ((PSSI\_TypeDef *) PSSI\_BASE)}}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{2514 }
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define GPIOF               ((GPIO\_TypeDef *) GPIOF\_BASE)}}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define GPIOG               ((GPIO\_TypeDef *) GPIOG\_BASE)}}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define GPIOJ               ((GPIO\_TypeDef *) GPIOJ\_BASE)}}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define GPIOK               ((GPIO\_TypeDef *) GPIOK\_BASE)}}
\DoxyCodeLine{2525 }
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define ADC2                ((ADC\_TypeDef *) ADC2\_BASE)}}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define ADC3                ((ADC\_TypeDef *) ADC3\_BASE)}}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define ADC3\_COMMON         ((ADC\_Common\_TypeDef *) ADC3\_COMMON\_BASE)}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define ADC12\_COMMON        ((ADC\_Common\_TypeDef *) ADC12\_COMMON\_BASE)}}
\DoxyCodeLine{2531 }
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define RNG                 ((RNG\_TypeDef *) RNG\_BASE)}}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define SDMMC2              ((SDMMC\_TypeDef *) SDMMC2\_BASE)}}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define DLYB\_SDMMC2         ((DLYB\_TypeDef *) DLYB\_SDMMC2\_BASE)}}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define FMAC                ((FMAC\_TypeDef *) FMAC\_BASE)}}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define CORDIC              ((CORDIC\_TypeDef *) CORDIC\_BASE)}}
\DoxyCodeLine{2537 }
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define BDMA                ((BDMA\_TypeDef *) BDMA\_BASE)}}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define BDMA\_Channel0       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel0\_BASE)}}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define BDMA\_Channel1       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel1\_BASE)}}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define BDMA\_Channel2       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel2\_BASE)}}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define BDMA\_Channel3       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel3\_BASE)}}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define BDMA\_Channel4       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel4\_BASE)}}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define BDMA\_Channel5       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel5\_BASE)}}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define BDMA\_Channel6       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel6\_BASE)}}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define BDMA\_Channel7       ((BDMA\_Channel\_TypeDef *) BDMA\_Channel7\_BASE)}}
\DoxyCodeLine{2547 }
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define RAMECC1              ((RAMECC\_TypeDef *)RAMECC1\_BASE)}}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define RAMECC1\_Monitor1     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor1\_BASE)}}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define RAMECC1\_Monitor2     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor2\_BASE)}}
\DoxyCodeLine{2551 \textcolor{preprocessor}{\#define RAMECC1\_Monitor3     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor3\_BASE)}}
\DoxyCodeLine{2552 \textcolor{preprocessor}{\#define RAMECC1\_Monitor4     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor4\_BASE)}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define RAMECC1\_Monitor5     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor5\_BASE)}}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define RAMECC1\_Monitor6     ((RAMECC\_MonitorTypeDef *)RAMECC1\_Monitor6\_BASE)}}
\DoxyCodeLine{2555 }
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define RAMECC2              ((RAMECC\_TypeDef *)RAMECC2\_BASE)}}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define RAMECC2\_Monitor1     ((RAMECC\_MonitorTypeDef *)RAMECC2\_Monitor1\_BASE)}}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define RAMECC2\_Monitor2     ((RAMECC\_MonitorTypeDef *)RAMECC2\_Monitor2\_BASE)}}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define RAMECC2\_Monitor3     ((RAMECC\_MonitorTypeDef *)RAMECC2\_Monitor3\_BASE)}}
\DoxyCodeLine{2560 }
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define RAMECC3              ((RAMECC\_TypeDef *)RAMECC3\_BASE)}}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define RAMECC3\_Monitor1     ((RAMECC\_MonitorTypeDef *)RAMECC3\_Monitor1\_BASE)}}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define RAMECC3\_Monitor2     ((RAMECC\_MonitorTypeDef *)RAMECC3\_Monitor2\_BASE)}}
\DoxyCodeLine{2564 }
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define DMAMUX2                ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_BASE)}}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define DMAMUX2\_Channel0       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel0\_BASE)}}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define DMAMUX2\_Channel1       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel1\_BASE)}}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define DMAMUX2\_Channel2       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel2\_BASE)}}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define DMAMUX2\_Channel3       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel3\_BASE)}}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define DMAMUX2\_Channel4       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel4\_BASE)}}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define DMAMUX2\_Channel5       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel5\_BASE)}}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define DMAMUX2\_Channel6       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel6\_BASE)}}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define DMAMUX2\_Channel7       ((DMAMUX\_Channel\_TypeDef *) DMAMUX2\_Channel7\_BASE)}}
\DoxyCodeLine{2574 }
\DoxyCodeLine{2575 }
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator0  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator1  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator2  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator3  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator4  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator4\_BASE)}}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator5  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator5\_BASE)}}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator6  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator6\_BASE)}}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenerator7  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX2\_RequestGenerator7\_BASE)}}
\DoxyCodeLine{2584 }
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define DMAMUX2\_ChannelStatus      ((DMAMUX\_ChannelStatus\_TypeDef *) DMAMUX2\_ChannelStatus\_BASE)}}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define DMAMUX2\_RequestGenStatus   ((DMAMUX\_RequestGenStatus\_TypeDef *) DMAMUX2\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{2587 }
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{2597 }
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{2607 }
\DoxyCodeLine{2608 }
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define DMAMUX1              ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_BASE)}}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define DMAMUX1\_Channel0     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel0\_BASE)}}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define DMAMUX1\_Channel1     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel1\_BASE)}}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define DMAMUX1\_Channel2     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel2\_BASE)}}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define DMAMUX1\_Channel3     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel3\_BASE)}}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define DMAMUX1\_Channel4     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel4\_BASE)}}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define DMAMUX1\_Channel5     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel5\_BASE)}}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define DMAMUX1\_Channel6     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel6\_BASE)}}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define DMAMUX1\_Channel7     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel7\_BASE)}}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define DMAMUX1\_Channel8     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel8\_BASE)}}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define DMAMUX1\_Channel9     ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel9\_BASE)}}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define DMAMUX1\_Channel10    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel10\_BASE)}}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define DMAMUX1\_Channel11    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel11\_BASE)}}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define DMAMUX1\_Channel12    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel12\_BASE)}}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define DMAMUX1\_Channel13    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel13\_BASE)}}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define DMAMUX1\_Channel14    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel14\_BASE)}}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define DMAMUX1\_Channel15    ((DMAMUX\_Channel\_TypeDef *) DMAMUX1\_Channel15\_BASE)}}
\DoxyCodeLine{2626 }
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator0  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator0\_BASE)}}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator1  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator1\_BASE)}}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator2  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator2\_BASE)}}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator3  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator3\_BASE)}}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator4  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator4\_BASE)}}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator5  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator5\_BASE)}}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator6  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator6\_BASE)}}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenerator7  ((DMAMUX\_RequestGen\_TypeDef *) DMAMUX1\_RequestGenerator7\_BASE)}}
\DoxyCodeLine{2635 }
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define DMAMUX1\_ChannelStatus      ((DMAMUX\_ChannelStatus\_TypeDef *)    DMAMUX1\_ChannelStatus\_BASE)}}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define DMAMUX1\_RequestGenStatus   ((DMAMUX\_RequestGenStatus\_TypeDef *) DMAMUX1\_RequestGenStatus\_BASE)}}
\DoxyCodeLine{2638 }
\DoxyCodeLine{2639 }
\DoxyCodeLine{2640 \textcolor{preprocessor}{\#define FMC\_Bank1\_R           ((FMC\_Bank1\_TypeDef *) FMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{2641 \textcolor{preprocessor}{\#define FMC\_Bank1E\_R          ((FMC\_Bank1E\_TypeDef *) FMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define FMC\_Bank2\_R           ((FMC\_Bank2\_TypeDef *) FMC\_Bank2\_R\_BASE)}}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define FMC\_Bank3\_R           ((FMC\_Bank3\_TypeDef *) FMC\_Bank3\_R\_BASE)}}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define FMC\_Bank5\_6\_R         ((FMC\_Bank5\_6\_TypeDef *) FMC\_Bank5\_6\_R\_BASE)}}
\DoxyCodeLine{2645 }
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define OCTOSPI1            ((OCTOSPI\_TypeDef *) OCTOSPI1\_R\_BASE)}}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define DLYB\_OCTOSPI1       ((DLYB\_TypeDef *) DLYB\_OCTOSPI1\_BASE)}}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define OCTOSPI2            ((OCTOSPI\_TypeDef *) OCTOSPI2\_R\_BASE)}}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define DLYB\_OCTOSPI2       ((DLYB\_TypeDef *) DLYB\_OCTOSPI2\_BASE)}}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define OCTOSPIM            ((OCTOSPIM\_TypeDef *) OCTOSPIM\_BASE)}}
\DoxyCodeLine{2651 }
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define SDMMC1                ((SDMMC\_TypeDef *) SDMMC1\_BASE)}}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define DLYB\_SDMMC1           ((DLYB\_TypeDef *) DLYB\_SDMMC1\_BASE)}}
\DoxyCodeLine{2654 }
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{2656 }
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define HSEM                ((HSEM\_TypeDef *) HSEM\_BASE)}}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define HSEM\_COMMON         ((HSEM\_Common\_TypeDef *) (HSEM\_BASE + 0x100UL))}}
\DoxyCodeLine{2659 }
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define LTDC                ((LTDC\_TypeDef *)LTDC\_BASE)}}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define LTDC\_Layer1         ((LTDC\_Layer\_TypeDef *)LTDC\_Layer1\_BASE)}}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define LTDC\_Layer2         ((LTDC\_Layer\_TypeDef *)LTDC\_Layer2\_BASE)}}
\DoxyCodeLine{2663 }
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define MDIOS               ((MDIOS\_TypeDef *) MDIOS\_BASE)}}
\DoxyCodeLine{2665 }
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define ETH                 ((ETH\_TypeDef *)ETH\_BASE)}}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define MDMA                ((MDMA\_TypeDef *)MDMA\_BASE)}}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define MDMA\_Channel0       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel0\_BASE)}}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define MDMA\_Channel1       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel1\_BASE)}}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define MDMA\_Channel2       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel2\_BASE)}}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define MDMA\_Channel3       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel3\_BASE)}}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define MDMA\_Channel4       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel4\_BASE)}}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define MDMA\_Channel5       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel5\_BASE)}}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define MDMA\_Channel6       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel6\_BASE)}}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define MDMA\_Channel7       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel7\_BASE)}}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define MDMA\_Channel8       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel8\_BASE)}}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define MDMA\_Channel9       ((MDMA\_Channel\_TypeDef *)MDMA\_Channel9\_BASE)}}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define MDMA\_Channel10      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel10\_BASE)}}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define MDMA\_Channel11      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel11\_BASE)}}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define MDMA\_Channel12      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel12\_BASE)}}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define MDMA\_Channel13      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel13\_BASE)}}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define MDMA\_Channel14      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel14\_BASE)}}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define MDMA\_Channel15      ((MDMA\_Channel\_TypeDef *)MDMA\_Channel15\_BASE)}}
\DoxyCodeLine{2684 }
\DoxyCodeLine{2685 }
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define USB1\_OTG\_HS         ((USB\_OTG\_GlobalTypeDef *) USB1\_OTG\_HS\_PERIPH\_BASE)}}
\DoxyCodeLine{2687 }
\DoxyCodeLine{2688 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define USB\_OTG\_HS                   USB1\_OTG\_HS}}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_PERIPH\_BASE       USB1\_OTG\_HS\_PERIPH\_BASE}}
\DoxyCodeLine{2691 }
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define GPV                ((GPV\_TypeDef *) GPV\_BASE)}}
\DoxyCodeLine{2693 }
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define LSI\_STARTUP\_TIME 130U }}
\DoxyCodeLine{2715 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2716 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{2717 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2718 }
\DoxyCodeLine{2719 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2720 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2721 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{2722 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{2723 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{2724 \textcolor{comment}{/*******************************  ADC VERSION  ********************************/}}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define ADC\_VER\_V5\_V90}}
\DoxyCodeLine{2726 \textcolor{comment}{/********************  Bit definition for ADC\_ISR register  ********************/}}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Pos                 (0U)}}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY\_Msk                 (0x1UL << ADC\_ISR\_ADRDY\_Pos)         }}
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#define ADC\_ISR\_ADRDY                     ADC\_ISR\_ADRDY\_Msk                    }}
\DoxyCodeLine{2730 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Pos                 (1U)}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP\_Msk                 (0x1UL << ADC\_ISR\_EOSMP\_Pos)         }}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define ADC\_ISR\_EOSMP                     ADC\_ISR\_EOSMP\_Msk                    }}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Pos                   (2U)}}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC\_Msk                   (0x1UL << ADC\_ISR\_EOC\_Pos)           }}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define ADC\_ISR\_EOC                       ADC\_ISR\_EOC\_Msk                      }}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Pos                   (3U)}}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS\_Msk                   (0x1UL << ADC\_ISR\_EOS\_Pos)           }}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define ADC\_ISR\_EOS                       ADC\_ISR\_EOS\_Msk                      }}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Pos                   (4U)}}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR\_Msk                   (0x1UL << ADC\_ISR\_OVR\_Pos)           }}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define ADC\_ISR\_OVR                       ADC\_ISR\_OVR\_Msk                      }}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Pos                  (5U)}}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC\_Msk                  (0x1UL << ADC\_ISR\_JEOC\_Pos)          }}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOC                      ADC\_ISR\_JEOC\_Msk                     }}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Pos                  (6U)}}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS\_Msk                  (0x1UL << ADC\_ISR\_JEOS\_Pos)          }}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define ADC\_ISR\_JEOS                      ADC\_ISR\_JEOS\_Msk                     }}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Pos                  (7U)}}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1\_Msk                  (0x1UL << ADC\_ISR\_AWD1\_Pos)          }}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD1                      ADC\_ISR\_AWD1\_Msk                     }}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Pos                  (8U)}}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2\_Msk                  (0x1UL << ADC\_ISR\_AWD2\_Pos)          }}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD2                      ADC\_ISR\_AWD2\_Msk                     }}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Pos                  (9U)}}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3\_Msk                  (0x1UL << ADC\_ISR\_AWD3\_Pos)          }}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define ADC\_ISR\_AWD3                      ADC\_ISR\_AWD3\_Msk                     }}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Pos                 (10U)}}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF\_Msk                 (0x1UL << ADC\_ISR\_JQOVF\_Pos)         }}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define ADC\_ISR\_JQOVF                     ADC\_ISR\_JQOVF\_Msk                    }}
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define ADC\_ISR\_LDORDY\_Pos                (12U)}}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define ADC\_ISR\_LDORDY\_Msk                (0x1UL << ADC\_ISR\_LDORDY\_Pos)        }}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define ADC\_ISR\_LDORDY                    ADC\_ISR\_LDORDY\_Msk                   }}
\DoxyCodeLine{2764 \textcolor{comment}{/********************  Bit definition for ADC\_IER register  ********************/}}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Pos               (0U)}}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE\_Msk               (0x1UL << ADC\_IER\_ADRDYIE\_Pos)       }}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define ADC\_IER\_ADRDYIE                   ADC\_IER\_ADRDYIE\_Msk                  }}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Pos               (1U)}}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE\_Msk               (0x1UL << ADC\_IER\_EOSMPIE\_Pos)       }}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define ADC\_IER\_EOSMPIE                   ADC\_IER\_EOSMPIE\_Msk                  }}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Pos                 (2U)}}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE\_Msk                 (0x1UL << ADC\_IER\_EOCIE\_Pos)         }}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define ADC\_IER\_EOCIE                     ADC\_IER\_EOCIE\_Msk                    }}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Pos                 (3U)}}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE\_Msk                 (0x1UL << ADC\_IER\_EOSIE\_Pos)         }}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define ADC\_IER\_EOSIE                     ADC\_IER\_EOSIE\_Msk                    }}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Pos                 (4U)}}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE\_Msk                 (0x1UL << ADC\_IER\_OVRIE\_Pos)         }}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define ADC\_IER\_OVRIE                     ADC\_IER\_OVRIE\_Msk                    }}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Pos                (5U)}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE\_Msk                (0x1UL << ADC\_IER\_JEOCIE\_Pos)        }}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define ADC\_IER\_JEOCIE                    ADC\_IER\_JEOCIE\_Msk                   }}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Pos                (6U)}}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE\_Msk                (0x1UL << ADC\_IER\_JEOSIE\_Pos)        }}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define ADC\_IER\_JEOSIE                    ADC\_IER\_JEOSIE\_Msk                   }}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Pos                (7U)}}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE\_Msk                (0x1UL << ADC\_IER\_AWD1IE\_Pos)        }}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define ADC\_IER\_AWD1IE                    ADC\_IER\_AWD1IE\_Msk                   }}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Pos                (8U)}}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE\_Msk                (0x1UL << ADC\_IER\_AWD2IE\_Pos)        }}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define ADC\_IER\_AWD2IE                    ADC\_IER\_AWD2IE\_Msk                   }}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Pos                (9U)}}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE\_Msk                (0x1UL << ADC\_IER\_AWD3IE\_Pos)        }}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define ADC\_IER\_AWD3IE                    ADC\_IER\_AWD3IE\_Msk                   }}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Pos               (10U)}}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE\_Msk               (0x1UL << ADC\_IER\_JQOVFIE\_Pos)       }}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define ADC\_IER\_JQOVFIE                   ADC\_IER\_JQOVFIE\_Msk                  }}
\DoxyCodeLine{2799 \textcolor{comment}{/********************  Bit definition for ADC\_CR register  ********************/}}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Pos                   (0U)}}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN\_Msk                   (0x1UL << ADC\_CR\_ADEN\_Pos)           }}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define ADC\_CR\_ADEN                       ADC\_CR\_ADEN\_Msk                      }}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Pos                  (1U)}}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS\_Msk                  (0x1UL << ADC\_CR\_ADDIS\_Pos)          }}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define ADC\_CR\_ADDIS                      ADC\_CR\_ADDIS\_Msk                     }}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Pos                (2U)}}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART\_Msk                (0x1UL << ADC\_CR\_ADSTART\_Pos)        }}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTART                    ADC\_CR\_ADSTART\_Msk                   }}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Pos               (3U)}}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART\_Msk               (0x1UL << ADC\_CR\_JADSTART\_Pos)       }}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTART                   ADC\_CR\_JADSTART\_Msk                  }}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Pos                  (4U)}}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP\_Msk                  (0x1UL << ADC\_CR\_ADSTP\_Pos)          }}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define ADC\_CR\_ADSTP                      ADC\_CR\_ADSTP\_Msk                     }}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Pos                 (5U)}}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP\_Msk                 (0x1UL << ADC\_CR\_JADSTP\_Pos)         }}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define ADC\_CR\_JADSTP                     ADC\_CR\_JADSTP\_Msk                    }}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#define ADC\_CR\_BOOST\_Pos                  (8U)}}
\DoxyCodeLine{2819 \textcolor{preprocessor}{\#define ADC\_CR\_BOOST\_Msk                  (0x3UL << ADC\_CR\_BOOST\_Pos)          }}
\DoxyCodeLine{2820 \textcolor{preprocessor}{\#define ADC\_CR\_BOOST                      ADC\_CR\_BOOST\_Msk                     }}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define ADC\_CR\_BOOST\_0                    (0x1UL << ADC\_CR\_BOOST\_Pos)           }}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define ADC\_CR\_BOOST\_1                    (0x2UL << ADC\_CR\_BOOST\_Pos)           }}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALLIN\_Pos               (16U)}}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALLIN\_Msk               (0x1UL << ADC\_CR\_ADCALLIN\_Pos)       }}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALLIN                   ADC\_CR\_ADCALLIN\_Msk                  }}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW1\_Pos            (22U)}}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW1\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW1\_Pos)    }}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW1                ADC\_CR\_LINCALRDYW1\_Msk               }}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW2\_Pos            (23U)}}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW2\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW2\_Pos)    }}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW2                ADC\_CR\_LINCALRDYW2\_Msk               }}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW3\_Pos            (24U)}}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW3\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW3\_Pos)    }}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW3                ADC\_CR\_LINCALRDYW3\_Msk               }}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW4\_Pos            (25U)}}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW4\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW4\_Pos)    }}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW4                ADC\_CR\_LINCALRDYW4\_Msk               }}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW5\_Pos            (26U)}}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW5\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW5\_Pos)    }}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW5                ADC\_CR\_LINCALRDYW5\_Msk               }}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW6\_Pos            (27U)}}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW6\_Msk            (0x1UL << ADC\_CR\_LINCALRDYW6\_Pos)    }}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define ADC\_CR\_LINCALRDYW6                ADC\_CR\_LINCALRDYW6\_Msk               }}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Pos               (28U)}}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN\_Msk               (0x1UL << ADC\_CR\_ADVREGEN\_Pos)       }}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define ADC\_CR\_ADVREGEN                   ADC\_CR\_ADVREGEN\_Msk                  }}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Pos                (29U)}}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD\_Msk                (0x1UL << ADC\_CR\_DEEPPWD\_Pos)        }}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define ADC\_CR\_DEEPPWD                    ADC\_CR\_DEEPPWD\_Msk                   }}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Pos               (30U)}}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF\_Msk               (0x1UL << ADC\_CR\_ADCALDIF\_Pos)       }}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define ADC\_CR\_ADCALDIF                   ADC\_CR\_ADCALDIF\_Msk                  }}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Pos                  (31U)}}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL\_Msk                  (0x1UL << ADC\_CR\_ADCAL\_Pos)          }}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define ADC\_CR\_ADCAL                      ADC\_CR\_ADCAL\_Msk                     }}
\DoxyCodeLine{2857 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR register  ********************/}}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMNGT\_Pos                (0U)}}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMNGT\_Msk                (0x3UL << ADC\_CFGR\_DMNGT\_Pos)        }}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMNGT                    ADC\_CFGR\_DMNGT\_Msk                   }}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMNGT\_0                  (0x1UL << ADC\_CFGR\_DMNGT\_Pos)         }}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define ADC\_CFGR\_DMNGT\_1                  (0x2UL << ADC\_CFGR\_DMNGT\_Pos)         }}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Pos                  (2U)}}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_Msk                  (0x7UL << ADC\_CFGR\_RES\_Pos)          }}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES                      ADC\_CFGR\_RES\_Msk                     }}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_0                    (0x1UL << ADC\_CFGR\_RES\_Pos)           }}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_1                    (0x2UL << ADC\_CFGR\_RES\_Pos)           }}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define ADC\_CFGR\_RES\_2                    (0x4UL << ADC\_CFGR\_RES\_Pos)           }}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Pos               (5U)}}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_Msk               (0x1FUL << ADC\_CFGR\_EXTSEL\_Pos)      }}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL                   ADC\_CFGR\_EXTSEL\_Msk                  }}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_0                 (0x01UL << ADC\_CFGR\_EXTSEL\_Pos)       }}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_1                 (0x02UL << ADC\_CFGR\_EXTSEL\_Pos)       }}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_2                 (0x04UL << ADC\_CFGR\_EXTSEL\_Pos)       }}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_3                 (0x08UL << ADC\_CFGR\_EXTSEL\_Pos)       }}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTSEL\_4                 (0x10UL << ADC\_CFGR\_EXTSEL\_Pos)       }}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Pos                (10U)}}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_Msk                (0x3UL << ADC\_CFGR\_EXTEN\_Pos)        }}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN                    ADC\_CFGR\_EXTEN\_Msk                   }}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_0                  (0x1UL << ADC\_CFGR\_EXTEN\_Pos)         }}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define ADC\_CFGR\_EXTEN\_1                  (0x2UL << ADC\_CFGR\_EXTEN\_Pos)         }}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Pos               (12U)}}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD\_Msk               (0x1UL << ADC\_CFGR\_OVRMOD\_Pos)       }}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define ADC\_CFGR\_OVRMOD                   ADC\_CFGR\_OVRMOD\_Msk                  }}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Pos                 (13U)}}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT\_Msk                 (0x1UL << ADC\_CFGR\_CONT\_Pos)         }}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define ADC\_CFGR\_CONT                     ADC\_CFGR\_CONT\_Msk                    }}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Pos               (14U)}}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY\_Msk               (0x1UL << ADC\_CFGR\_AUTDLY\_Pos)       }}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define ADC\_CFGR\_AUTDLY                   ADC\_CFGR\_AUTDLY\_Msk                  }}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Pos               (16U)}}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN\_Msk               (0x1UL << ADC\_CFGR\_DISCEN\_Pos)       }}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCEN                   ADC\_CFGR\_DISCEN\_Msk                  }}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Pos              (17U)}}
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_Msk              (0x7UL << ADC\_CFGR\_DISCNUM\_Pos)      }}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM                  ADC\_CFGR\_DISCNUM\_Msk                 }}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_0                (0x1UL << ADC\_CFGR\_DISCNUM\_Pos)       }}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_1                (0x2UL << ADC\_CFGR\_DISCNUM\_Pos)       }}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define ADC\_CFGR\_DISCNUM\_2                (0x4UL << ADC\_CFGR\_DISCNUM\_Pos)       }}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Pos              (20U)}}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN\_Msk              (0x1UL << ADC\_CFGR\_JDISCEN\_Pos)      }}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define ADC\_CFGR\_JDISCEN                  ADC\_CFGR\_JDISCEN\_Msk                 }}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Pos                  (21U)}}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM\_Msk                  (0x1UL << ADC\_CFGR\_JQM\_Pos)          }}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQM                      ADC\_CFGR\_JQM\_Msk                     }}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Pos              (22U)}}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL\_Msk              (0x1UL << ADC\_CFGR\_AWD1SGL\_Pos)      }}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1SGL                  ADC\_CFGR\_AWD1SGL\_Msk                 }}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Pos               (23U)}}
\DoxyCodeLine{2917 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN\_Msk               (0x1UL << ADC\_CFGR\_AWD1EN\_Pos)       }}
\DoxyCodeLine{2918 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1EN                   ADC\_CFGR\_AWD1EN\_Msk                  }}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Pos              (24U)}}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN\_Msk              (0x1UL << ADC\_CFGR\_JAWD1EN\_Pos)      }}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAWD1EN                  ADC\_CFGR\_JAWD1EN\_Msk                 }}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Pos                (25U)}}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO\_Msk                (0x1UL << ADC\_CFGR\_JAUTO\_Pos)        }}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define ADC\_CFGR\_JAUTO                    ADC\_CFGR\_JAUTO\_Msk                   }}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Pos               (26U)}}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_Msk               (0x1FUL << ADC\_CFGR\_AWD1CH\_Pos)      }}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH                   ADC\_CFGR\_AWD1CH\_Msk                  }}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_0                 (0x01UL << ADC\_CFGR\_AWD1CH\_Pos)       }}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_1                 (0x02UL << ADC\_CFGR\_AWD1CH\_Pos)       }}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_2                 (0x04UL << ADC\_CFGR\_AWD1CH\_Pos)       }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_3                 (0x08UL << ADC\_CFGR\_AWD1CH\_Pos)       }}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define ADC\_CFGR\_AWD1CH\_4                 (0x10UL << ADC\_CFGR\_AWD1CH\_Pos)       }}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Pos                (31U)}}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS\_Msk                (0x1UL << ADC\_CFGR\_JQDIS\_Pos)        }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define ADC\_CFGR\_JQDIS                    ADC\_CFGR\_JQDIS\_Msk                   }}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMAEN\_Pos             (0U)}}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMAEN\_Msk             (0x1UL << ADC3\_CFGR\_DMAEN\_Pos)           }}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMAEN                 ADC3\_CFGR\_DMAEN\_Msk                      }}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMACFG\_Pos            (1U)}}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMACFG\_Msk            (0x1UL << ADC3\_CFGR\_DMACFG\_Pos)          }}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define ADC3\_CFGR\_DMACFG                ADC3\_CFGR\_DMACFG\_Msk                     }}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define ADC3\_CFGR\_RES\_Pos               (3U)}}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define ADC3\_CFGR\_RES\_Msk               (0x3UL << ADC3\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define ADC3\_CFGR\_RES                   ADC3\_CFGR\_RES\_Msk                        }}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define ADC3\_CFGR\_RES\_0                 (0x1UL << ADC3\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define ADC3\_CFGR\_RES\_1                 (0x2UL << ADC3\_CFGR\_RES\_Pos)             }}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define ADC3\_CFGR\_ALIGN\_Pos             (15U)}}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define ADC3\_CFGR\_ALIGN\_Msk             (0x1UL << ADC3\_CFGR\_ALIGN\_Pos)           }}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define ADC3\_CFGR\_ALIGN                 ADC3\_CFGR\_ALIGN\_Msk                      }}
\DoxyCodeLine{2955 \textcolor{comment}{/********************  Bit definition for ADC\_CFGR2 register  ********************/}}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Pos               (0U)}}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE\_Msk               (0x1UL << ADC\_CFGR2\_ROVSE\_Pos)       }}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSE                   ADC\_CFGR2\_ROVSE\_Msk                  }}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Pos               (1U)}}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE\_Msk               (0x1UL << ADC\_CFGR2\_JOVSE\_Pos)       }}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define ADC\_CFGR2\_JOVSE                   ADC\_CFGR2\_JOVSE\_Msk                  }}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Pos                (5U)}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_Msk                (0xFUL << ADC\_CFGR2\_OVSS\_Pos)        }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS                    ADC\_CFGR2\_OVSS\_Msk                   }}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_0                  (0x1UL << ADC\_CFGR2\_OVSS\_Pos)         }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_1                  (0x2UL << ADC\_CFGR2\_OVSS\_Pos)         }}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_2                  (0x4UL << ADC\_CFGR2\_OVSS\_Pos)         }}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSS\_3                  (0x8UL << ADC\_CFGR2\_OVSS\_Pos)         }}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Pos               (9U)}}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS\_Msk               (0x1UL << ADC\_CFGR2\_TROVS\_Pos)       }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define ADC\_CFGR2\_TROVS                   ADC\_CFGR2\_TROVS\_Msk                  }}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Pos               (10U)}}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM\_Msk               (0x1UL << ADC\_CFGR2\_ROVSM\_Pos)       }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define ADC\_CFGR2\_ROVSM                   ADC\_CFGR2\_ROVSM\_Msk                  }}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT1\_Pos             (11U)}}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT1\_Msk             (0x1UL << ADC\_CFGR2\_RSHIFT1\_Pos)     }}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT1                 ADC\_CFGR2\_RSHIFT1\_Msk                }}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT2\_Pos             (12U)}}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT2\_Msk             (0x1UL << ADC\_CFGR2\_RSHIFT2\_Pos)     }}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT2                 ADC\_CFGR2\_RSHIFT2\_Msk                }}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT3\_Pos             (13U)}}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT3\_Msk             (0x1UL << ADC\_CFGR2\_RSHIFT3\_Pos)     }}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT3                 ADC\_CFGR2\_RSHIFT3\_Msk                }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT4\_Pos             (14U)}}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT4\_Msk             (0x1UL << ADC\_CFGR2\_RSHIFT4\_Pos)     }}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define ADC\_CFGR2\_RSHIFT4                 ADC\_CFGR2\_RSHIFT4\_Msk                }}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Pos                (16U)}}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_Msk                (0x3FFUL << ADC\_CFGR2\_OVSR\_Pos)      }}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR                    ADC\_CFGR2\_OVSR\_Msk                   }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_0                  (0x001UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_1                  (0x002UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_2                  (0x004UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_3                  (0x008UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_4                  (0x010UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_5                  (0x020UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_6                  (0x040UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_7                  (0x080UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_8                  (0x100UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define ADC\_CFGR2\_OVSR\_9                  (0x200UL << ADC\_CFGR2\_OVSR\_Pos)       }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_Pos              (28U)}}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_Msk              (0xFUL << ADC\_CFGR2\_LSHIFT\_Pos)      }}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT                  ADC\_CFGR2\_LSHIFT\_Msk                 }}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_0                (0x1UL << ADC\_CFGR2\_LSHIFT\_Pos)       }}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_1                (0x2UL << ADC\_CFGR2\_LSHIFT\_Pos)       }}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_2                (0x4UL << ADC\_CFGR2\_LSHIFT\_Pos)       }}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define ADC\_CFGR2\_LSHIFT\_3                (0x8UL << ADC\_CFGR2\_LSHIFT\_Pos)       }}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR\_Pos             (2U)}}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR\_Msk             (0x7UL << ADC3\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{3015 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR                 ADC3\_CFGR2\_OVSR\_Msk                      }}
\DoxyCodeLine{3016 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR\_0               (0x1UL << ADC3\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR\_1               (0x2UL << ADC3\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_OVSR\_2               (0x4UL << ADC3\_CFGR2\_OVSR\_Pos)           }}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SWTRIG\_Pos           (25U)}}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SWTRIG\_Msk           (0x1UL << ADC3\_CFGR2\_SWTRIG\_Pos)         }}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SWTRIG               ADC3\_CFGR2\_SWTRIG\_Msk                    }}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_BULB\_Pos             (26U)}}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_BULB\_Msk             (0x1UL << ADC3\_CFGR2\_BULB\_Pos)           }}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_BULB                 ADC3\_CFGR2\_BULB\_Msk                      }}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SMPTRIG\_Pos          (27U)}}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SMPTRIG\_Msk          (0x1UL << ADC3\_CFGR2\_SMPTRIG\_Pos)        }}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define ADC3\_CFGR2\_SMPTRIG              ADC3\_CFGR2\_SMPTRIG\_Msk                   }}
\DoxyCodeLine{3029 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR1 register  ********************/}}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Pos                (0U)}}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_Msk                (0x7UL << ADC\_SMPR1\_SMP0\_Pos)        }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0                    ADC\_SMPR1\_SMP0\_Msk                   }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_0                  (0x1UL << ADC\_SMPR1\_SMP0\_Pos)         }}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_1                  (0x2UL << ADC\_SMPR1\_SMP0\_Pos)         }}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP0\_2                  (0x4UL << ADC\_SMPR1\_SMP0\_Pos)         }}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Pos                (3U)}}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_Msk                (0x7UL << ADC\_SMPR1\_SMP1\_Pos)        }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1                    ADC\_SMPR1\_SMP1\_Msk                   }}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_0                  (0x1UL << ADC\_SMPR1\_SMP1\_Pos)         }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_1                  (0x2UL << ADC\_SMPR1\_SMP1\_Pos)         }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP1\_2                  (0x4UL << ADC\_SMPR1\_SMP1\_Pos)         }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Pos                (6U)}}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_Msk                (0x7UL << ADC\_SMPR1\_SMP2\_Pos)        }}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2                    ADC\_SMPR1\_SMP2\_Msk                   }}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_0                  (0x1UL << ADC\_SMPR1\_SMP2\_Pos)         }}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_1                  (0x2UL << ADC\_SMPR1\_SMP2\_Pos)         }}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP2\_2                  (0x4UL << ADC\_SMPR1\_SMP2\_Pos)         }}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Pos                (9U)}}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_Msk                (0x7UL << ADC\_SMPR1\_SMP3\_Pos)        }}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3                    ADC\_SMPR1\_SMP3\_Msk                   }}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_0                  (0x1UL << ADC\_SMPR1\_SMP3\_Pos)         }}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_1                  (0x2UL << ADC\_SMPR1\_SMP3\_Pos)         }}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP3\_2                  (0x4UL << ADC\_SMPR1\_SMP3\_Pos)         }}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Pos                (12U)}}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_Msk                (0x7UL << ADC\_SMPR1\_SMP4\_Pos)        }}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4                    ADC\_SMPR1\_SMP4\_Msk                   }}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_0                  (0x1UL << ADC\_SMPR1\_SMP4\_Pos)         }}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_1                  (0x2UL << ADC\_SMPR1\_SMP4\_Pos)         }}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP4\_2                  (0x4UL << ADC\_SMPR1\_SMP4\_Pos)         }}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Pos                (15U)}}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_Msk                (0x7UL << ADC\_SMPR1\_SMP5\_Pos)        }}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5                    ADC\_SMPR1\_SMP5\_Msk                   }}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_0                  (0x1UL << ADC\_SMPR1\_SMP5\_Pos)         }}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_1                  (0x2UL << ADC\_SMPR1\_SMP5\_Pos)         }}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP5\_2                  (0x4UL << ADC\_SMPR1\_SMP5\_Pos)         }}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Pos                (18U)}}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_Msk                (0x7UL << ADC\_SMPR1\_SMP6\_Pos)        }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6                    ADC\_SMPR1\_SMP6\_Msk                   }}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_0                  (0x1UL << ADC\_SMPR1\_SMP6\_Pos)         }}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_1                  (0x2UL << ADC\_SMPR1\_SMP6\_Pos)         }}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP6\_2                  (0x4UL << ADC\_SMPR1\_SMP6\_Pos)         }}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Pos                (21U)}}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_Msk                (0x7UL << ADC\_SMPR1\_SMP7\_Pos)        }}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7                    ADC\_SMPR1\_SMP7\_Msk                   }}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_0                  (0x1UL << ADC\_SMPR1\_SMP7\_Pos)         }}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_1                  (0x2UL << ADC\_SMPR1\_SMP7\_Pos)         }}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP7\_2                  (0x4UL << ADC\_SMPR1\_SMP7\_Pos)         }}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Pos                (24U)}}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_Msk                (0x7UL << ADC\_SMPR1\_SMP8\_Pos)        }}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8                    ADC\_SMPR1\_SMP8\_Msk                   }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_0                  (0x1UL << ADC\_SMPR1\_SMP8\_Pos)         }}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_1                  (0x2UL << ADC\_SMPR1\_SMP8\_Pos)         }}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP8\_2                  (0x4UL << ADC\_SMPR1\_SMP8\_Pos)         }}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Pos                (27U)}}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_Msk                (0x7UL << ADC\_SMPR1\_SMP9\_Pos)        }}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9                    ADC\_SMPR1\_SMP9\_Msk                   }}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_0                  (0x1UL << ADC\_SMPR1\_SMP9\_Pos)         }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_1                  (0x2UL << ADC\_SMPR1\_SMP9\_Pos)         }}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP9\_2                  (0x4UL << ADC\_SMPR1\_SMP9\_Pos)         }}
\DoxyCodeLine{3100 \textcolor{comment}{/********************  Bit definition for ADC\_SMPR2 register  ********************/}}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Pos               (0U)}}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_Msk               (0x7UL << ADC\_SMPR2\_SMP10\_Pos)       }}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10                   ADC\_SMPR2\_SMP10\_Msk                  }}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_0                 (0x1UL << ADC\_SMPR2\_SMP10\_Pos)        }}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_1                 (0x2UL << ADC\_SMPR2\_SMP10\_Pos)        }}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP10\_2                 (0x4UL << ADC\_SMPR2\_SMP10\_Pos)        }}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Pos               (3U)}}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_Msk               (0x7UL << ADC\_SMPR2\_SMP11\_Pos)       }}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11                   ADC\_SMPR2\_SMP11\_Msk                  }}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_0                 (0x1UL << ADC\_SMPR2\_SMP11\_Pos)        }}
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_1                 (0x2UL << ADC\_SMPR2\_SMP11\_Pos)        }}
\DoxyCodeLine{3113 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP11\_2                 (0x4UL << ADC\_SMPR2\_SMP11\_Pos)        }}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Pos               (6U)}}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_Msk               (0x7UL << ADC\_SMPR2\_SMP12\_Pos)       }}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12                   ADC\_SMPR2\_SMP12\_Msk                  }}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_0                 (0x1UL << ADC\_SMPR2\_SMP12\_Pos)        }}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_1                 (0x2UL << ADC\_SMPR2\_SMP12\_Pos)        }}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP12\_2                 (0x4UL << ADC\_SMPR2\_SMP12\_Pos)        }}
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Pos               (9U)}}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_Msk               (0x7UL << ADC\_SMPR2\_SMP13\_Pos)       }}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13                   ADC\_SMPR2\_SMP13\_Msk                  }}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_0                 (0x1UL << ADC\_SMPR2\_SMP13\_Pos)        }}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_1                 (0x2UL << ADC\_SMPR2\_SMP13\_Pos)        }}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP13\_2                 (0x4UL << ADC\_SMPR2\_SMP13\_Pos)        }}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Pos               (12U)}}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_Msk               (0x7UL << ADC\_SMPR2\_SMP14\_Pos)       }}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14                   ADC\_SMPR2\_SMP14\_Msk                  }}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_0                 (0x1UL << ADC\_SMPR2\_SMP14\_Pos)        }}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_1                 (0x2UL << ADC\_SMPR2\_SMP14\_Pos)        }}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP14\_2                 (0x4UL << ADC\_SMPR2\_SMP14\_Pos)        }}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Pos               (15U)}}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_Msk               (0x7UL << ADC\_SMPR2\_SMP15\_Pos)       }}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15                   ADC\_SMPR2\_SMP15\_Msk                  }}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_0                 (0x1UL << ADC\_SMPR2\_SMP15\_Pos)        }}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_1                 (0x2UL << ADC\_SMPR2\_SMP15\_Pos)        }}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP15\_2                 (0x4UL << ADC\_SMPR2\_SMP15\_Pos)        }}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Pos               (18U)}}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_Msk               (0x7UL << ADC\_SMPR2\_SMP16\_Pos)       }}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16                   ADC\_SMPR2\_SMP16\_Msk                  }}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_0                 (0x1UL << ADC\_SMPR2\_SMP16\_Pos)        }}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_1                 (0x2UL << ADC\_SMPR2\_SMP16\_Pos)        }}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP16\_2                 (0x4UL << ADC\_SMPR2\_SMP16\_Pos)        }}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Pos               (21U)}}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_Msk               (0x7UL << ADC\_SMPR2\_SMP17\_Pos)       }}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17                   ADC\_SMPR2\_SMP17\_Msk                  }}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_0                 (0x1UL << ADC\_SMPR2\_SMP17\_Pos)        }}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_1                 (0x2UL << ADC\_SMPR2\_SMP17\_Pos)        }}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP17\_2                 (0x4UL << ADC\_SMPR2\_SMP17\_Pos)        }}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Pos               (24U)}}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_Msk               (0x7UL << ADC\_SMPR2\_SMP18\_Pos)       }}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18                   ADC\_SMPR2\_SMP18\_Msk                  }}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_0                 (0x1UL << ADC\_SMPR2\_SMP18\_Pos)        }}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_1                 (0x2UL << ADC\_SMPR2\_SMP18\_Pos)        }}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP18\_2                 (0x4UL << ADC\_SMPR2\_SMP18\_Pos)        }}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19\_Pos               (27U)}}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19\_Msk               (0x7UL << ADC\_SMPR2\_SMP19\_Pos)       }}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19                   ADC\_SMPR2\_SMP19\_Msk                  }}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19\_0                 (0x1UL << ADC\_SMPR2\_SMP19\_Pos)        }}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19\_1                 (0x2UL << ADC\_SMPR2\_SMP19\_Pos)        }}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP19\_2                 (0x4UL << ADC\_SMPR2\_SMP19\_Pos)        }}
\DoxyCodeLine{3171 \textcolor{comment}{/********************  Bit definition for ADC\_PCSEL register  ********************/}}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_Pos               (0U)}}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_Msk               (0xFFFFFUL << ADC\_PCSEL\_PCSEL\_Pos)   }}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL                   ADC\_PCSEL\_PCSEL\_Msk                  }}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_0                 (0x00001UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_1                 (0x00002UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_2                 (0x00004UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_3                 (0x00008UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_4                 (0x00010UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_5                 (0x00020UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_6                 (0x00040UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_7                 (0x00080UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_8                 (0x00100UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_9                 (0x00200UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_10                (0x00400UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_11                (0x00800UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_12                (0x01000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_13                (0x02000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_14                (0x04000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_15                (0x08000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_16                (0x10000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_17                (0x20000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_18                (0x40000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define ADC\_PCSEL\_PCSEL\_19                (0x80000UL << ADC\_PCSEL\_PCSEL\_Pos)    }}
\DoxyCodeLine{3196 \textcolor{comment}{/*****************  Bit definition for ADC\_LTR1, 2, 3 registers *****************/}}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Pos                    (0U)}}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Msk                    (0x3FFFFFFUL << ADC\_LTR\_LT\_Pos)      }}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define ADC\_LTR\_LT                        ADC\_LTR\_LT\_Msk                       }}
\DoxyCodeLine{3201 \textcolor{comment}{/*****************  Bit definition for ADC\_HTR1, 2, 3 registers  ****************/}}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Pos                    (0U)}}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Msk                    (0x3FFFFFFUL << ADC\_HTR\_HT\_Pos)      }}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define ADC\_HTR\_HT                        ADC\_HTR\_HT\_Msk                       }}
\DoxyCodeLine{3206 \textcolor{comment}{/********************  Bit definition for ADC3\_TR1 register  *******************/}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define ADC3\_TR1\_LT1\_Pos                (0U)}}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define ADC3\_TR1\_LT1\_Msk                (0xFFFUL << ADC3\_TR1\_LT1\_Pos)            }}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define ADC3\_TR1\_LT1                    ADC3\_TR1\_LT1\_Msk                         }}
\DoxyCodeLine{3211 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT\_Pos            (12U)}}
\DoxyCodeLine{3212 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT\_Msk            (0x7UL << ADC3\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT                ADC3\_TR1\_AWDFILT\_Msk                     }}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT\_0              (0x1UL << ADC3\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{3215 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT\_1              (0x2UL << ADC3\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define ADC3\_TR1\_AWDFILT\_2              (0x4UL << ADC3\_TR1\_AWDFILT\_Pos)          }}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define ADC3\_TR1\_HT1\_Pos                (16U)}}
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#define ADC3\_TR1\_HT1\_Msk                (0xFFFUL << ADC3\_TR1\_HT1\_Pos)            }}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define ADC3\_TR1\_HT1                    ADC3\_TR1\_HT1\_Msk                         }}
\DoxyCodeLine{3222 \textcolor{comment}{/********************  Bit definition for ADC3\_TR2 register  *******************/}}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define ADC3\_TR2\_LT2\_Pos                (0U)}}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define ADC3\_TR2\_LT2\_Msk                (0xFFUL << ADC3\_TR2\_LT2\_Pos)             }}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define ADC3\_TR2\_LT2                    ADC3\_TR2\_LT2\_Msk                         }}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define ADC3\_TR2\_HT2\_Pos                (16U)}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define ADC3\_TR2\_HT2\_Msk                (0xFFUL << ADC3\_TR2\_HT2\_Pos)             }}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define ADC3\_TR2\_HT2                    ADC3\_TR2\_HT2\_Msk                         }}
\DoxyCodeLine{3231 \textcolor{comment}{/********************  Bit definition for ADC3\_TR3 register  *******************/}}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define ADC3\_TR3\_LT3\_Pos                (0U)}}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define ADC3\_TR3\_LT3\_Msk                (0xFFUL << ADC3\_TR3\_LT3\_Pos)             }}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define ADC3\_TR3\_LT3                    ADC3\_TR3\_LT3\_Msk                         }}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define ADC3\_TR3\_HT3\_Pos                (16U)}}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define ADC3\_TR3\_HT3\_Msk                (0xFFUL << ADC3\_TR3\_HT3\_Pos)             }}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define ADC3\_TR3\_HT3                    ADC3\_TR3\_HT3\_Msk                         }}
\DoxyCodeLine{3240 \textcolor{comment}{/********************  Bit definition for ADC\_SQR1 register  ********************/}}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos                    (0U)}}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk                    (0xFUL << ADC\_SQR1\_L\_Pos)            }}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define ADC\_SQR1\_L                        ADC\_SQR1\_L\_Msk                       }}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0                      (0x1UL << ADC\_SQR1\_L\_Pos)             }}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1                      (0x2UL << ADC\_SQR1\_L\_Pos)             }}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2                      (0x4UL << ADC\_SQR1\_L\_Pos)             }}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3                      (0x8UL << ADC\_SQR1\_L\_Pos)             }}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Pos                  (6U)}}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_Msk                  (0x1FUL << ADC\_SQR1\_SQ1\_Pos)         }}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1                      ADC\_SQR1\_SQ1\_Msk                     }}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_0                    (0x01UL << ADC\_SQR1\_SQ1\_Pos)          }}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_1                    (0x02UL << ADC\_SQR1\_SQ1\_Pos)          }}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_2                    (0x04UL << ADC\_SQR1\_SQ1\_Pos)          }}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_3                    (0x08UL << ADC\_SQR1\_SQ1\_Pos)          }}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ1\_4                    (0x10UL << ADC\_SQR1\_SQ1\_Pos)          }}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Pos                  (12U)}}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_Msk                  (0x1FUL << ADC\_SQR1\_SQ2\_Pos)         }}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2                      ADC\_SQR1\_SQ2\_Msk                     }}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_0                    (0x01UL << ADC\_SQR1\_SQ2\_Pos)          }}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_1                    (0x02UL << ADC\_SQR1\_SQ2\_Pos)          }}
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_2                    (0x04UL << ADC\_SQR1\_SQ2\_Pos)          }}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_3                    (0x08UL << ADC\_SQR1\_SQ2\_Pos)          }}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ2\_4                    (0x10UL << ADC\_SQR1\_SQ2\_Pos)          }}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Pos                  (18U)}}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_Msk                  (0x1FUL << ADC\_SQR1\_SQ3\_Pos)         }}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3                      ADC\_SQR1\_SQ3\_Msk                     }}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_0                    (0x01UL << ADC\_SQR1\_SQ3\_Pos)          }}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_1                    (0x02UL << ADC\_SQR1\_SQ3\_Pos)          }}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_2                    (0x04UL << ADC\_SQR1\_SQ3\_Pos)          }}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_3                    (0x08UL << ADC\_SQR1\_SQ3\_Pos)          }}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ3\_4                    (0x10UL << ADC\_SQR1\_SQ3\_Pos)          }}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Pos                  (24U)}}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_Msk                  (0x1FUL << ADC\_SQR1\_SQ4\_Pos)         }}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4                      ADC\_SQR1\_SQ4\_Msk                     }}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_0                    (0x01UL << ADC\_SQR1\_SQ4\_Pos)          }}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_1                    (0x02UL << ADC\_SQR1\_SQ4\_Pos)          }}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_2                    (0x04UL << ADC\_SQR1\_SQ4\_Pos)          }}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_3                    (0x08UL << ADC\_SQR1\_SQ4\_Pos)          }}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ4\_4                    (0x10UL << ADC\_SQR1\_SQ4\_Pos)          }}
\DoxyCodeLine{3285 \textcolor{comment}{/********************  Bit definition for ADC\_SQR2 register  ********************/}}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Pos                  (0U)}}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_Msk                  (0x1FUL << ADC\_SQR2\_SQ5\_Pos)         }}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5                      ADC\_SQR2\_SQ5\_Msk                     }}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_0                    (0x01UL << ADC\_SQR2\_SQ5\_Pos)          }}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_1                    (0x02UL << ADC\_SQR2\_SQ5\_Pos)          }}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_2                    (0x04UL << ADC\_SQR2\_SQ5\_Pos)          }}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_3                    (0x08UL << ADC\_SQR2\_SQ5\_Pos)          }}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ5\_4                    (0x10UL << ADC\_SQR2\_SQ5\_Pos)          }}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Pos                  (6U)}}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_Msk                  (0x1FUL << ADC\_SQR2\_SQ6\_Pos)         }}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6                      ADC\_SQR2\_SQ6\_Msk                     }}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_0                    (0x01UL << ADC\_SQR2\_SQ6\_Pos)          }}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_1                    (0x02UL << ADC\_SQR2\_SQ6\_Pos)          }}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_2                    (0x04UL << ADC\_SQR2\_SQ6\_Pos)          }}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_3                    (0x08UL << ADC\_SQR2\_SQ6\_Pos)          }}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ6\_4                    (0x10UL << ADC\_SQR2\_SQ6\_Pos)          }}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos                  (12U)}}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk                  (0x1FUL << ADC\_SQR2\_SQ7\_Pos)         }}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7                      ADC\_SQR2\_SQ7\_Msk                     }}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0                    (0x01UL << ADC\_SQR2\_SQ7\_Pos)          }}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1                    (0x02UL << ADC\_SQR2\_SQ7\_Pos)          }}
\DoxyCodeLine{3309 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2                    (0x04UL << ADC\_SQR2\_SQ7\_Pos)          }}
\DoxyCodeLine{3310 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3                    (0x08UL << ADC\_SQR2\_SQ7\_Pos)          }}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4                    (0x10UL << ADC\_SQR2\_SQ7\_Pos)          }}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos                  (18U)}}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk                  (0x1FUL << ADC\_SQR2\_SQ8\_Pos)         }}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8                      ADC\_SQR2\_SQ8\_Msk                     }}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0                    (0x01UL << ADC\_SQR2\_SQ8\_Pos)          }}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1                    (0x02UL << ADC\_SQR2\_SQ8\_Pos)          }}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2                    (0x04UL << ADC\_SQR2\_SQ8\_Pos)          }}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3                    (0x08UL << ADC\_SQR2\_SQ8\_Pos)          }}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4                    (0x10UL << ADC\_SQR2\_SQ8\_Pos)          }}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos                  (24U)}}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk                  (0x1FUL << ADC\_SQR2\_SQ9\_Pos)         }}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9                      ADC\_SQR2\_SQ9\_Msk                     }}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0                    (0x01UL << ADC\_SQR2\_SQ9\_Pos)          }}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1                    (0x02UL << ADC\_SQR2\_SQ9\_Pos)          }}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2                    (0x04UL << ADC\_SQR2\_SQ9\_Pos)          }}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3                    (0x08UL << ADC\_SQR2\_SQ9\_Pos)          }}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4                    (0x10UL << ADC\_SQR2\_SQ9\_Pos)          }}
\DoxyCodeLine{3331 \textcolor{comment}{/********************  Bit definition for ADC\_SQR3 register  ********************/}}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Pos                 (0U)}}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_Msk                 (0x1FUL << ADC\_SQR3\_SQ10\_Pos)        }}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10                     ADC\_SQR3\_SQ10\_Msk                    }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_0                   (0x01UL << ADC\_SQR3\_SQ10\_Pos)         }}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_1                   (0x02UL << ADC\_SQR3\_SQ10\_Pos)         }}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_2                   (0x04UL << ADC\_SQR3\_SQ10\_Pos)         }}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_3                   (0x08UL << ADC\_SQR3\_SQ10\_Pos)         }}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ10\_4                   (0x10UL << ADC\_SQR3\_SQ10\_Pos)         }}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Pos                 (6U)}}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_Msk                 (0x1FUL << ADC\_SQR3\_SQ11\_Pos)        }}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11                     ADC\_SQR3\_SQ11\_Msk                    }}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_0                   (0x01UL << ADC\_SQR3\_SQ11\_Pos)         }}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_1                   (0x02UL << ADC\_SQR3\_SQ11\_Pos)         }}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_2                   (0x04UL << ADC\_SQR3\_SQ11\_Pos)         }}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_3                   (0x08UL << ADC\_SQR3\_SQ11\_Pos)         }}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ11\_4                   (0x10UL << ADC\_SQR3\_SQ11\_Pos)         }}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Pos                 (12U)}}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_Msk                 (0x1FUL << ADC\_SQR3\_SQ12\_Pos)        }}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12                     ADC\_SQR3\_SQ12\_Msk                    }}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_0                   (0x01UL << ADC\_SQR3\_SQ12\_Pos)         }}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_1                   (0x02UL << ADC\_SQR3\_SQ12\_Pos)         }}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_2                   (0x04UL << ADC\_SQR3\_SQ12\_Pos)         }}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_3                   (0x08UL << ADC\_SQR3\_SQ12\_Pos)         }}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ12\_4                   (0x10UL << ADC\_SQR3\_SQ12\_Pos)         }}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Pos                 (18U)}}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_Msk                 (0x1FUL << ADC\_SQR3\_SQ13\_Pos)        }}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13                     ADC\_SQR3\_SQ13\_Msk                    }}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_0                   (0x01UL << ADC\_SQR3\_SQ13\_Pos)         }}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_1                   (0x02UL << ADC\_SQR3\_SQ13\_Pos)         }}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_2                   (0x04UL << ADC\_SQR3\_SQ13\_Pos)         }}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_3                   (0x08UL << ADC\_SQR3\_SQ13\_Pos)         }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ13\_4                   (0x10UL << ADC\_SQR3\_SQ13\_Pos)         }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Pos                 (24U)}}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_Msk                 (0x1FUL << ADC\_SQR3\_SQ14\_Pos)        }}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14                     ADC\_SQR3\_SQ14\_Msk                    }}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_0                   (0x01UL << ADC\_SQR3\_SQ14\_Pos)         }}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_1                   (0x02UL << ADC\_SQR3\_SQ14\_Pos)         }}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_2                   (0x04UL << ADC\_SQR3\_SQ14\_Pos)         }}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_3                   (0x08UL << ADC\_SQR3\_SQ14\_Pos)         }}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ14\_4                   (0x10UL << ADC\_SQR3\_SQ14\_Pos)         }}
\DoxyCodeLine{3377 \textcolor{comment}{/********************  Bit definition for ADC\_SQR4 register  ********************/}}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Pos                 (0U)}}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_Msk                 (0x1FUL << ADC\_SQR4\_SQ15\_Pos)        }}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15                     ADC\_SQR4\_SQ15\_Msk                    }}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_0                   (0x01UL << ADC\_SQR4\_SQ15\_Pos)         }}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_1                   (0x02UL << ADC\_SQR4\_SQ15\_Pos)         }}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_2                   (0x04UL << ADC\_SQR4\_SQ15\_Pos)         }}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_3                   (0x08UL << ADC\_SQR4\_SQ15\_Pos)         }}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ15\_4                   (0x10UL << ADC\_SQR4\_SQ15\_Pos)         }}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Pos                 (6U)}}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_Msk                 (0x1FUL << ADC\_SQR4\_SQ16\_Pos)        }}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16                     ADC\_SQR4\_SQ16\_Msk                    }}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_0                   (0x01UL << ADC\_SQR4\_SQ16\_Pos)         }}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_1                   (0x02UL << ADC\_SQR4\_SQ16\_Pos)         }}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_2                   (0x04UL << ADC\_SQR4\_SQ16\_Pos)         }}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_3                   (0x08UL << ADC\_SQR4\_SQ16\_Pos)         }}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define ADC\_SQR4\_SQ16\_4                   (0x10UL << ADC\_SQR4\_SQ16\_Pos)         }}
\DoxyCodeLine{3395 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Pos                  (0U)}}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA\_Msk                  (0xFFFFFFFFUL << ADC\_DR\_RDATA\_Pos)   }}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define ADC\_DR\_RDATA                      ADC\_DR\_RDATA\_Msk                     }}
\DoxyCodeLine{3400 \textcolor{comment}{/********************  Bit definition for ADC\_JSQR register  ********************/}}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos                   (0U)}}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk                   (0x3UL << ADC\_JSQR\_JL\_Pos)           }}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL                       ADC\_JSQR\_JL\_Msk                      }}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0                     (0x1UL << ADC\_JSQR\_JL\_Pos)           }}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1                     (0x2UL << ADC\_JSQR\_JL\_Pos)           }}
\DoxyCodeLine{3407 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Pos              (2U)}}
\DoxyCodeLine{3408 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_Msk              (0x1FUL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL                  ADC\_JSQR\_JEXTSEL\_Msk                 }}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_0                (0x01UL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_1                (0x02UL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_2                (0x04UL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_3                (0x08UL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTSEL\_4                (0x10UL << ADC\_JSQR\_JEXTSEL\_Pos)     }}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Pos               (7U)}}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_Msk               (0x3UL << ADC\_JSQR\_JEXTEN\_Pos)       }}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN                   ADC\_JSQR\_JEXTEN\_Msk                  }}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_0                 (0x1UL << ADC\_JSQR\_JEXTEN\_Pos)       }}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define ADC\_JSQR\_JEXTEN\_1                 (0x2UL << ADC\_JSQR\_JEXTEN\_Pos)       }}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos                 (9U)}}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk                 (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1                     ADC\_JSQR\_JSQ1\_Msk                    }}
\DoxyCodeLine{3425 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0                   (0x01UL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1                   (0x02UL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2                   (0x04UL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3                   (0x08UL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4                   (0x10UL << ADC\_JSQR\_JSQ1\_Pos)        }}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos                 (15U)}}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk                 (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2                     ADC\_JSQR\_JSQ2\_Msk                    }}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0                   (0x01UL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1                   (0x02UL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2                   (0x04UL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3                   (0x08UL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4                   (0x10UL << ADC\_JSQR\_JSQ2\_Pos)        }}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos                 (21U)}}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk                 (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3                     ADC\_JSQR\_JSQ3\_Msk                    }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0                   (0x01UL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1                   (0x02UL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2                   (0x04UL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3                   (0x08UL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4                   (0x10UL << ADC\_JSQR\_JSQ3\_Pos)        }}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos                 (27U)}}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk                 (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4                     ADC\_JSQR\_JSQ4\_Msk                    }}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0                   (0x01UL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1                   (0x02UL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2                   (0x04UL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3                   (0x08UL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4                   (0x10UL << ADC\_JSQR\_JSQ4\_Pos)        }}
\DoxyCodeLine{3458 \textcolor{comment}{/********************  Bit definition for ADC\_OFR1 register  ********************/}}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Pos              (0U)}}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_Msk              (0x3FFFFFFUL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1                  ADC\_OFR1\_OFFSET1\_Msk                  }}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_0                (0x0000001UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_1                (0x0000002UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_2                (0x0000004UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_3                (0x0000008UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_4                (0x0000010UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_5                (0x0000020UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_6                (0x0000040UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_7                (0x0000080UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_8                (0x0000100UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_9                (0x0000200UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_10               (0x0000400UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_11               (0x0000800UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_12               (0x0001000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_13               (0x0002000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_14               (0x0004000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_15               (0x0008000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_16               (0x0010000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_17               (0x0020000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_18               (0x0040000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_19               (0x0080000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_20               (0x0100000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3483 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_21               (0x0200000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_22               (0x0400000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_23               (0x0800000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_24               (0x1000000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_25               (0x2000000UL << ADC\_OFR1\_OFFSET1\_Pos) }}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Pos           (26U)}}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_Msk           (0x1FUL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH               ADC\_OFR1\_OFFSET1\_CH\_Msk               }}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_0             (0x01UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_1             (0x02UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_2             (0x04UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_3             (0x08UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define ADC\_OFR1\_OFFSET1\_CH\_4             (0x10UL << ADC\_OFR1\_OFFSET1\_CH\_Pos)   }}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define ADC\_OFR1\_SSATE\_Pos                (31U)}}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define ADC\_OFR1\_SSATE\_Msk                (0x1UL << ADC\_OFR1\_SSATE\_Pos)         }}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define ADC\_OFR1\_SSATE                    ADC\_OFR1\_SSATE\_Msk                    }}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1\_Pos              (0U)}}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1\_Msk              (0xFFFUL << ADC3\_OFR1\_OFFSET1\_Pos)   }}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1                  ADC3\_OFR1\_OFFSET1\_Msk                }}
\DoxyCodeLine{3506 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSETPOS\_Msk         (0x1UL << ADC3\_OFR1\_OFFSETPOS\_Pos)      }}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSETPOS             ADC3\_OFR1\_OFFSETPOS\_Msk                 }}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define ADC3\_OFR1\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define ADC3\_OFR1\_SATEN\_Msk             (0x1UL << ADC3\_OFR1\_SATEN\_Pos)          }}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define ADC3\_OFR1\_SATEN                 ADC3\_OFR1\_SATEN\_Msk                     }}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1\_EN\_Pos        (31U)}}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1\_EN\_Msk        (0x1UL << ADC3\_OFR1\_OFFSET1\_EN\_Pos)     }}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define ADC3\_OFR1\_OFFSET1\_EN            ADC3\_OFR1\_OFFSET1\_EN\_Msk                }}
\DoxyCodeLine{3517 \textcolor{comment}{/********************  Bit definition for ADC\_OFR2 register  ********************/}}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Pos              (0U)}}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_Msk              (0x3FFFFFFUL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2                  ADC\_OFR2\_OFFSET2\_Msk                  }}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_0                (0x0000001UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_1                (0x0000002UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_2                (0x0000004UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_3                (0x0000008UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_4                (0x0000010UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_5                (0x0000020UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_6                (0x0000040UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_7                (0x0000080UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_8                (0x0000100UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_9                (0x0000200UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_10               (0x0000400UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_11               (0x0000800UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_12               (0x0001000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_13               (0x0002000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_14               (0x0004000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_15               (0x0008000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_16               (0x0010000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_17               (0x0020000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_18               (0x0040000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_19               (0x0080000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_20               (0x0100000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_21               (0x0200000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_22               (0x0400000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_23               (0x0800000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_24               (0x1000000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_25               (0x2000000UL << ADC\_OFR2\_OFFSET2\_Pos) }}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Pos           (26U)}}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_Msk           (0x1FUL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH               ADC\_OFR2\_OFFSET2\_CH\_Msk               }}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_0             (0x01UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_1             (0x02UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_2             (0x04UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_3             (0x08UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define ADC\_OFR2\_OFFSET2\_CH\_4             (0x10UL << ADC\_OFR2\_OFFSET2\_CH\_Pos)   }}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define ADC\_OFR2\_SSATE\_Pos                (31U)}}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define ADC\_OFR2\_SSATE\_Msk                (0x1UL << ADC\_OFR2\_SSATE\_Pos)         }}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define ADC\_OFR2\_SSATE                    ADC\_OFR2\_SSATE\_Msk                    }}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2\_Pos              (0U)}}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2\_Msk              (0xFFFUL << ADC3\_OFR2\_OFFSET2\_Pos)   }}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2                  ADC3\_OFR2\_OFFSET2\_Msk                }}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSETPOS\_Msk         (0x1UL << ADC3\_OFR2\_OFFSETPOS\_Pos)      }}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSETPOS             ADC3\_OFR2\_OFFSETPOS\_Msk                 }}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define ADC3\_OFR2\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define ADC3\_OFR2\_SATEN\_Msk             (0x1UL << ADC3\_OFR2\_SATEN\_Pos)          }}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define ADC3\_OFR2\_SATEN                 ADC3\_OFR2\_SATEN\_Msk                     }}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2\_EN\_Pos        (31U)}}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2\_EN\_Msk        (0x1UL << ADC3\_OFR2\_OFFSET2\_EN\_Pos)     }}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define ADC3\_OFR2\_OFFSET2\_EN            ADC3\_OFR2\_OFFSET2\_EN\_Msk                }}
\DoxyCodeLine{3576 \textcolor{comment}{/********************  Bit definition for ADC\_OFR3 register  ********************/}}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Pos              (0U)}}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_Msk              (0x3FFFFFFUL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3                  ADC\_OFR3\_OFFSET3\_Msk                  }}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_0                (0x0000001UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_1                (0x0000002UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_2                (0x0000004UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_3                (0x0000008UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_4                (0x0000010UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_5                (0x0000020UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_6                (0x0000040UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_7                (0x0000080UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_8                (0x0000100UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_9                (0x0000200UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_10               (0x0000400UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_11               (0x0000800UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_12               (0x0001000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_13               (0x0002000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_14               (0x0004000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_15               (0x0008000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_16               (0x0010000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_17               (0x0020000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_18               (0x0040000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_19               (0x0080000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_20               (0x0100000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_21               (0x0200000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_22               (0x0400000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3603 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_23               (0x0800000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3604 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_24               (0x1000000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_25               (0x2000000UL << ADC\_OFR3\_OFFSET3\_Pos) }}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Pos           (26U)}}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_Msk           (0x1FUL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH               ADC\_OFR3\_OFFSET3\_CH\_Msk               }}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_0             (0x01UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_1             (0x02UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_2             (0x04UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_3             (0x08UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define ADC\_OFR3\_OFFSET3\_CH\_4             (0x10UL << ADC\_OFR3\_OFFSET3\_CH\_Pos)   }}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define ADC\_OFR3\_SSATE\_Pos                (31U)}}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define ADC\_OFR3\_SSATE\_Msk                (0x1UL << ADC\_OFR3\_SSATE\_Pos)         }}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define ADC\_OFR3\_SSATE                    ADC\_OFR3\_SSATE\_Msk                    }}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3\_Pos              (0U)}}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3\_Msk              (0xFFFUL << ADC3\_OFR3\_OFFSET3\_Pos)   }}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3                  ADC3\_OFR3\_OFFSET3\_Msk                }}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSETPOS\_Msk         (0x1UL << ADC3\_OFR3\_OFFSETPOS\_Pos)      }}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSETPOS             ADC3\_OFR3\_OFFSETPOS\_Msk                 }}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define ADC3\_OFR3\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define ADC3\_OFR3\_SATEN\_Msk             (0x1UL << ADC3\_OFR3\_SATEN\_Pos)          }}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define ADC3\_OFR3\_SATEN                 ADC3\_OFR3\_SATEN\_Msk                     }}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3\_EN\_Pos        (31U)}}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3\_EN\_Msk        (0x1UL << ADC3\_OFR3\_OFFSET3\_EN\_Pos)     }}
\DoxyCodeLine{3633 \textcolor{preprocessor}{\#define ADC3\_OFR3\_OFFSET3\_EN            ADC3\_OFR3\_OFFSET3\_EN\_Msk                }}
\DoxyCodeLine{3635 \textcolor{comment}{/********************  Bit definition for ADC\_OFR4 register  ********************/}}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Pos              (0U)}}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_Msk              (0x3FFFFFFUL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4                  ADC\_OFR4\_OFFSET4\_Msk                  }}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_0                (0x0000001UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_1                (0x0000002UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_2                (0x0000004UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_3                (0x0000008UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_4                (0x0000010UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_5                (0x0000020UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_6                (0x0000040UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_7                (0x0000080UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_8                (0x0000100UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_9                (0x0000200UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_10               (0x0000400UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_11               (0x0000800UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_12               (0x0001000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_13               (0x0002000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_14               (0x0004000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_15               (0x0008000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_16               (0x0010000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_17               (0x0020000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_18               (0x0040000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_19               (0x0080000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_20               (0x0100000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_21               (0x0200000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_22               (0x0400000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_23               (0x0800000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_24               (0x1000000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_25               (0x2000000UL << ADC\_OFR4\_OFFSET4\_Pos) }}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Pos           (26U)}}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_Msk           (0x1FUL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH               ADC\_OFR4\_OFFSET4\_CH\_Msk               }}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_0             (0x01UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_1             (0x02UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_2             (0x04UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_3             (0x08UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define ADC\_OFR4\_OFFSET4\_CH\_4             (0x10UL << ADC\_OFR4\_OFFSET4\_CH\_Pos)   }}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define ADC\_OFR4\_SSATE\_Pos                (31U)}}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define ADC\_OFR4\_SSATE\_Msk                (0x1UL << ADC\_OFR4\_SSATE\_Pos)         }}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define ADC\_OFR4\_SSATE                    ADC\_OFR4\_SSATE\_Msk                    }}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4\_Pos              (0U)}}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4\_Msk              (0xFFFUL << ADC3\_OFR4\_OFFSET4\_Pos)   }}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4                  ADC3\_OFR4\_OFFSET4\_Msk                }}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSETPOS\_Pos         (24U)}}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSETPOS\_Msk         (0x1UL << ADC3\_OFR4\_OFFSETPOS\_Pos)      }}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSETPOS             ADC3\_OFR4\_OFFSETPOS\_Msk                 }}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define ADC3\_OFR4\_SATEN\_Pos             (25U)}}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define ADC3\_OFR4\_SATEN\_Msk             (0x1UL << ADC3\_OFR4\_SATEN\_Pos)          }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define ADC3\_OFR4\_SATEN                 ADC3\_OFR4\_SATEN\_Msk                     }}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4\_EN\_Pos        (31U)}}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4\_EN\_Msk        (0x1UL << ADC3\_OFR4\_OFFSET4\_EN\_Pos)     }}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define ADC3\_OFR4\_OFFSET4\_EN            ADC3\_OFR4\_OFFSET4\_EN\_Msk                }}
\DoxyCodeLine{3694 \textcolor{comment}{/********************  Bit definition for ADC\_JDR1 register  ********************/}}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Pos                (0U)}}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Msk                (0xFFFFFFFFUL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA                    ADC\_JDR1\_JDATA\_Msk                    }}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_0                  (0x00000001UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_1                  (0x00000002UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_2                  (0x00000004UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3701 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_3                  (0x00000008UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3702 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_4                  (0x00000010UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_5                  (0x00000020UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_6                  (0x00000040UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_7                  (0x00000080UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_8                  (0x00000100UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_9                  (0x00000200UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_10                 (0x00000400UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_11                 (0x00000800UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_12                 (0x00001000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_13                 (0x00002000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_14                 (0x00004000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_15                 (0x00008000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_16                 (0x00010000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_17                 (0x00020000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_18                 (0x00040000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_19                 (0x00080000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_20                 (0x00100000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_21                 (0x00200000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_22                 (0x00400000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_23                 (0x00800000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_24                 (0x01000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_25                 (0x02000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3724 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_26                 (0x04000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_27                 (0x08000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_28                 (0x10000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_29                 (0x20000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_30                 (0x40000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_31                 (0x80000000UL << ADC\_JDR1\_JDATA\_Pos)  }}
\DoxyCodeLine{3731 \textcolor{comment}{/********************  Bit definition for ADC\_JDR2 register  ********************/}}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Pos                (0U)}}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Msk                (0xFFFFFFFFUL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA                    ADC\_JDR2\_JDATA\_Msk                    }}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_0                  (0x00000001UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_1                  (0x00000002UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_2                  (0x00000004UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_3                  (0x00000008UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_4                  (0x00000010UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_5                  (0x00000020UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_6                  (0x00000040UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_7                  (0x00000080UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_8                  (0x00000100UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_9                  (0x00000200UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_10                 (0x00000400UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_11                 (0x00000800UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_12                 (0x00001000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_13                 (0x00002000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_14                 (0x00004000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_15                 (0x00008000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_16                 (0x00010000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_17                 (0x00020000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_18                 (0x00040000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_19                 (0x00080000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_20                 (0x00100000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_21                 (0x00200000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_22                 (0x00400000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_23                 (0x00800000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_24                 (0x01000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_25                 (0x02000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_26                 (0x04000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_27                 (0x08000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_28                 (0x10000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_29                 (0x20000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_30                 (0x40000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3766 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_31                 (0x80000000UL << ADC\_JDR2\_JDATA\_Pos)  }}
\DoxyCodeLine{3768 \textcolor{comment}{/********************  Bit definition for ADC\_JDR3 register  ********************/}}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Pos                (0U)}}
\DoxyCodeLine{3770 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Msk                (0xFFFFFFFFUL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA                    ADC\_JDR3\_JDATA\_Msk                    }}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_0                  (0x00000001UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_1                  (0x00000002UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_2                  (0x00000004UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_3                  (0x00000008UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_4                  (0x00000010UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_5                  (0x00000020UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_6                  (0x00000040UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_7                  (0x00000080UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3780 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_8                  (0x00000100UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3781 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_9                  (0x00000200UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_10                 (0x00000400UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_11                 (0x00000800UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_12                 (0x00001000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_13                 (0x00002000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_14                 (0x00004000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_15                 (0x00008000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_16                 (0x00010000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_17                 (0x00020000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_18                 (0x00040000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_19                 (0x00080000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_20                 (0x00100000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_21                 (0x00200000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_22                 (0x00400000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_23                 (0x00800000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_24                 (0x01000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_25                 (0x02000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_26                 (0x04000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3799 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_27                 (0x08000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3800 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_28                 (0x10000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_29                 (0x20000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_30                 (0x40000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_31                 (0x80000000UL << ADC\_JDR3\_JDATA\_Pos)  }}
\DoxyCodeLine{3805 \textcolor{comment}{/********************  Bit definition for ADC\_JDR4 register  ********************/}}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Pos                (0U)}}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Msk                (0xFFFFFFFFUL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA                    ADC\_JDR4\_JDATA\_Msk                    }}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_0                  (0x00000001UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_1                  (0x00000002UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_2                  (0x00000004UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_3                  (0x00000008UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_4                  (0x00000010UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_5                  (0x00000020UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_6                  (0x00000040UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_7                  (0x00000080UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_8                  (0x00000100UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_9                  (0x00000200UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_10                 (0x00000400UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_11                 (0x00000800UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_12                 (0x00001000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_13                 (0x00002000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_14                 (0x00004000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_15                 (0x00008000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_16                 (0x00010000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_17                 (0x00020000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_18                 (0x00040000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_19                 (0x00080000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_20                 (0x00100000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_21                 (0x00200000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_22                 (0x00400000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_23                 (0x00800000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_24                 (0x01000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_25                 (0x02000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_26                 (0x04000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_27                 (0x08000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_28                 (0x10000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_29                 (0x20000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_30                 (0x40000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_31                 (0x80000000UL << ADC\_JDR4\_JDATA\_Pos)  }}
\DoxyCodeLine{3842 \textcolor{comment}{/********************  Bit definition for ADC\_AWD2CR register  ********************/}}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Pos             (0U)}}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_Msk             (0xFFFFFUL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH                 ADC\_AWD2CR\_AWD2CH\_Msk                 }}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_0               (0x00001UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_1               (0x00002UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_2               (0x00004UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_3               (0x00008UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_4               (0x00010UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_5               (0x00020UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_6               (0x00040UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_7               (0x00080UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_8               (0x00100UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_9               (0x00200UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_10              (0x00400UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_11              (0x00800UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_12              (0x01000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_13              (0x02000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_14              (0x04000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_15              (0x08000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_16              (0x10000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_17              (0x20000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_18              (0x40000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define ADC\_AWD2CR\_AWD2CH\_19              (0x80000UL << ADC\_AWD2CR\_AWD2CH\_Pos)  }}
\DoxyCodeLine{3867 \textcolor{comment}{/********************  Bit definition for ADC\_AWD3CR register  ********************/}}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Pos             (0U)}}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_Msk             (0xFFFFFUL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH                 ADC\_AWD3CR\_AWD3CH\_Msk                 }}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_0               (0x00001UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_1               (0x00002UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_2               (0x00004UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_3               (0x00008UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_4               (0x00010UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_5               (0x00020UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_6               (0x00040UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_7               (0x00080UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_8               (0x00100UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_9               (0x00200UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_10              (0x00400UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_11              (0x00800UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_12              (0x01000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_13              (0x02000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_14              (0x04000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_15              (0x08000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_16              (0x10000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_17              (0x20000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_18              (0x40000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define ADC\_AWD3CR\_AWD3CH\_19              (0x80000UL << ADC\_AWD3CR\_AWD3CH\_Pos)  }}
\DoxyCodeLine{3892 \textcolor{comment}{/********************  Bit definition for ADC\_DIFSEL register  ********************/}}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Pos             (0U)}}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_Msk             (0xFFFFFUL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL                 ADC\_DIFSEL\_DIFSEL\_Msk                 }}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_0               (0x00001UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3897 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_1               (0x00002UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3898 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_2               (0x00004UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_3               (0x00008UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3900 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_4               (0x00010UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_5               (0x00020UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_6               (0x00040UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_7               (0x00080UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_8               (0x00100UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_9               (0x00200UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_10              (0x00400UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_11              (0x00800UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_12              (0x01000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_13              (0x02000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_14              (0x04000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_15              (0x08000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_16              (0x10000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_17              (0x20000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_18              (0x40000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define ADC\_DIFSEL\_DIFSEL\_19              (0x80000UL << ADC\_DIFSEL\_DIFSEL\_Pos)  }}
\DoxyCodeLine{3917 \textcolor{comment}{/********************  Bit definition for ADC\_CALFACT register  ********************/}}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Pos         (0U)}}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_Msk         (0x7FFUL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S             ADC\_CALFACT\_CALFACT\_S\_Msk              }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_0           (0x001UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_1           (0x002UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_2           (0x004UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_3           (0x008UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_4           (0x010UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_5           (0x020UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_6           (0x040UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_7           (0x080UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_8           (0x100UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_9           (0x200UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_S\_10          (0x400UL << ADC\_CALFACT\_CALFACT\_S\_Pos) }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Pos         (16U)}}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_Msk         (0x7FFUL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D             ADC\_CALFACT\_CALFACT\_D\_Msk              }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_0           (0x001UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_1           (0x002UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_2           (0x004UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_3           (0x008UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_4           (0x010UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_5           (0x020UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_6           (0x040UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_7           (0x080UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_8           (0x100UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_9           (0x200UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define ADC\_CALFACT\_CALFACT\_D\_10          (0x400UL << ADC\_CALFACT\_CALFACT\_D\_Pos) }}
\DoxyCodeLine{3947 \textcolor{comment}{/********************  Bit definition for ADC\_CALFACT2 register  ********************/}}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_Pos       (0U)}}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_Msk       (0x3FFFFFFFUL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT           ADC\_CALFACT2\_LINCALFACT\_Msk                   }}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_0         (0x00000001UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_1         (0x00000002UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_2         (0x00000004UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_3         (0x00000008UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_4         (0x00000010UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_5         (0x00000020UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_6         (0x00000040UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_7         (0x00000080UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_8         (0x00000100UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_9         (0x00000200UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_10        (0x00000400UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_11        (0x00000800UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_12        (0x00001000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_13        (0x00002000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_14        (0x00004000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_15        (0x00008000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_16        (0x00010000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_17        (0x00020000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_18        (0x00040000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_19        (0x00080000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_20        (0x00100000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_21        (0x00200000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_22        (0x00400000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_23        (0x00800000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_24        (0x01000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_25        (0x02000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_26        (0x04000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_27        (0x08000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_28        (0x10000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define ADC\_CALFACT2\_LINCALFACT\_29        (0x20000000UL << ADC\_CALFACT2\_LINCALFACT\_Pos) }}
\DoxyCodeLine{3982 \textcolor{comment}{/*************************  ADC Common registers  *****************************/}}
\DoxyCodeLine{3983 \textcolor{comment}{/********************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Pos             (0U)}}
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST\_Msk             (0x1UL << ADC\_CSR\_ADRDY\_MST\_Pos)     }}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_MST                 ADC\_CSR\_ADRDY\_MST\_Msk                }}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Pos             (1U)}}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST\_Msk             (0x1UL << ADC\_CSR\_EOSMP\_MST\_Pos)     }}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_MST                 ADC\_CSR\_EOSMP\_MST\_Msk                }}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Pos               (2U)}}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST\_Msk               (0x1UL << ADC\_CSR\_EOC\_MST\_Pos)       }}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_MST                   ADC\_CSR\_EOC\_MST\_Msk                  }}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Pos               (3U)}}
\DoxyCodeLine{3994 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST\_Msk               (0x1UL << ADC\_CSR\_EOS\_MST\_Pos)       }}
\DoxyCodeLine{3995 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_MST                   ADC\_CSR\_EOS\_MST\_Msk                  }}
\DoxyCodeLine{3996 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Pos               (4U)}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST\_Msk               (0x1UL << ADC\_CSR\_OVR\_MST\_Pos)       }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_MST                   ADC\_CSR\_OVR\_MST\_Msk                  }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Pos              (5U)}}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST\_Msk              (0x1UL << ADC\_CSR\_JEOC\_MST\_Pos)      }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_MST                  ADC\_CSR\_JEOC\_MST\_Msk                 }}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Pos              (6U)}}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST\_Msk              (0x1UL << ADC\_CSR\_JEOS\_MST\_Pos)      }}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_MST                  ADC\_CSR\_JEOS\_MST\_Msk                 }}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Pos              (7U)}}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST\_Msk              (0x1UL << ADC\_CSR\_AWD1\_MST\_Pos)      }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_MST                  ADC\_CSR\_AWD1\_MST\_Msk                 }}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Pos              (8U)}}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST\_Msk              (0x1UL << ADC\_CSR\_AWD2\_MST\_Pos)      }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_MST                  ADC\_CSR\_AWD2\_MST\_Msk                 }}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Pos              (9U)}}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST\_Msk              (0x1UL << ADC\_CSR\_AWD3\_MST\_Pos)      }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_MST                  ADC\_CSR\_AWD3\_MST\_Msk                 }}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Pos             (10U)}}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST\_Msk             (0x1UL << ADC\_CSR\_JQOVF\_MST\_Pos)     }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_MST                 ADC\_CSR\_JQOVF\_MST\_Msk                }}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Pos             (16U)}}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV\_Msk             (0x1UL << ADC\_CSR\_ADRDY\_SLV\_Pos)     }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define ADC\_CSR\_ADRDY\_SLV                 ADC\_CSR\_ADRDY\_SLV\_Msk                }}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Pos             (17U)}}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV\_Msk             (0x1UL << ADC\_CSR\_EOSMP\_SLV\_Pos)     }}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define ADC\_CSR\_EOSMP\_SLV                 ADC\_CSR\_EOSMP\_SLV\_Msk                }}
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Pos               (18U)}}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV\_Msk               (0x1UL << ADC\_CSR\_EOC\_SLV\_Pos)       }}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC\_SLV                   ADC\_CSR\_EOC\_SLV\_Msk                  }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Pos               (19U)}}
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV\_Msk               (0x1UL << ADC\_CSR\_EOS\_SLV\_Pos)       }}
\DoxyCodeLine{4028 \textcolor{preprocessor}{\#define ADC\_CSR\_EOS\_SLV                   ADC\_CSR\_EOS\_SLV\_Msk                  }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Pos               (20U)}}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV\_Msk               (0x1UL << ADC\_CSR\_OVR\_SLV\_Pos)       }}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR\_SLV                   ADC\_CSR\_OVR\_SLV\_Msk                  }}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Pos              (21U)}}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV\_Msk              (0x1UL << ADC\_CSR\_JEOC\_SLV\_Pos)      }}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC\_SLV                  ADC\_CSR\_JEOC\_SLV\_Msk                 }}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Pos              (22U)}}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV\_Msk              (0x1UL << ADC\_CSR\_JEOS\_SLV\_Pos)      }}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOS\_SLV                  ADC\_CSR\_JEOS\_SLV\_Msk                 }}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Pos              (23U)}}
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV\_Msk              (0x1UL << ADC\_CSR\_AWD1\_SLV\_Pos)      }}
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_SLV                  ADC\_CSR\_AWD1\_SLV\_Msk                 }}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Pos              (24U)}}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV\_Msk              (0x1UL << ADC\_CSR\_AWD2\_SLV\_Pos)      }}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_SLV                  ADC\_CSR\_AWD2\_SLV\_Msk                 }}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Pos              (25U)}}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV\_Msk              (0x1UL << ADC\_CSR\_AWD3\_SLV\_Pos)      }}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_SLV                  ADC\_CSR\_AWD3\_SLV\_Msk                 }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Pos             (26U)}}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV\_Msk             (0x1UL << ADC\_CSR\_JQOVF\_SLV\_Pos)     }}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define ADC\_CSR\_JQOVF\_SLV                 ADC\_CSR\_JQOVF\_SLV\_Msk                }}
\DoxyCodeLine{4051 \textcolor{comment}{/********************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Pos                  (0U)}}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_Msk                  (0x1FUL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL                      ADC\_CCR\_DUAL\_Msk                      }}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_0                    (0x01UL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_1                    (0x02UL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_2                    (0x04UL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_3                    (0x08UL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define ADC\_CCR\_DUAL\_4                    (0x10UL << ADC\_CCR\_DUAL\_Pos)          }}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos                 (8U)}}
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk                 (0xFUL << ADC\_CCR\_DELAY\_Pos)          }}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY                     ADC\_CCR\_DELAY\_Msk                     }}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0                   (0x1UL << ADC\_CCR\_DELAY\_Pos)          }}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1                   (0x2UL << ADC\_CCR\_DELAY\_Pos)          }}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2                   (0x4UL << ADC\_CCR\_DELAY\_Pos)          }}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3                   (0x8UL << ADC\_CCR\_DELAY\_Pos)          }}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define ADC\_CCR\_DAMDF\_Pos                 (14U)}}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define ADC\_CCR\_DAMDF\_Msk                 (0x3UL << ADC\_CCR\_DAMDF\_Pos)          }}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define ADC\_CCR\_DAMDF                     ADC\_CCR\_DAMDF\_Msk                     }}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define ADC\_CCR\_DAMDF\_0                   (0x1UL << ADC\_CCR\_DAMDF\_Pos)          }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define ADC\_CCR\_DAMDF\_1                   (0x2UL << ADC\_CCR\_DAMDF\_Pos)          }}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Pos                (16U)}}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_Msk                (0x3UL << ADC\_CCR\_CKMODE\_Pos)         }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE                    ADC\_CCR\_CKMODE\_Msk                    }}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_0                  (0x1UL << ADC\_CCR\_CKMODE\_Pos)         }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define ADC\_CCR\_CKMODE\_1                  (0x2UL << ADC\_CCR\_CKMODE\_Pos)         }}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Pos                 (18U)}}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_Msk                 (0xFUL << ADC\_CCR\_PRESC\_Pos)          }}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC                     ADC\_CCR\_PRESC\_Msk                     }}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_0                   (0x1UL << ADC\_CCR\_PRESC\_Pos)          }}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_1                   (0x2UL << ADC\_CCR\_PRESC\_Pos)          }}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_2                   (0x4UL << ADC\_CCR\_PRESC\_Pos)          }}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define ADC\_CCR\_PRESC\_3                   (0x8UL << ADC\_CCR\_PRESC\_Pos)          }}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Pos                (22U)}}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN\_Msk                (0x1UL << ADC\_CCR\_VREFEN\_Pos)         }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define ADC\_CCR\_VREFEN                    ADC\_CCR\_VREFEN\_Msk                    }}
\DoxyCodeLine{4093 \textcolor{preprocessor}{\#define ADC\_CCR\_TSEN\_Pos                  (23U)}}
\DoxyCodeLine{4094 \textcolor{preprocessor}{\#define ADC\_CCR\_TSEN\_Msk                  (0x1UL << ADC\_CCR\_TSEN\_Pos)           }}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define ADC\_CCR\_TSEN                      ADC\_CCR\_TSEN\_Msk                      }}
\DoxyCodeLine{4096 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATEN\_Pos                (24U)}}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATEN\_Msk                (0x1UL << ADC\_CCR\_VBATEN\_Pos)         }}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATEN                    ADC\_CCR\_VBATEN\_Msk                    }}
\DoxyCodeLine{4100 \textcolor{comment}{/********************  Bit definition for ADC\_CDR register  *******************/}}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Pos             (0U)}}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST\_Msk             (0xFFFFUL << ADC\_CDR\_RDATA\_MST\_Pos)   }}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST                 ADC\_CDR\_RDATA\_MST\_Msk                 }}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Pos             (16U)}}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV\_Msk             (0xFFFFUL << ADC\_CDR\_RDATA\_SLV\_Pos)   }}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV                 ADC\_CDR\_RDATA\_SLV\_Msk                 }}
\DoxyCodeLine{4109 \textcolor{comment}{/********************  Bit definition for ADC\_CDR2 register  ******************/}}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define ADC\_CDR2\_RDATA\_ALT\_Pos            (0U)}}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define ADC\_CDR2\_RDATA\_ALT\_Msk            (0xFFFFFFFFUL << ADC\_CDR2\_RDATA\_ALT\_Pos) }}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define ADC\_CDR2\_RDATA\_ALT                ADC\_CDR2\_RDATA\_ALT\_Msk                   }}
\DoxyCodeLine{4115 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4116 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4117 \textcolor{comment}{/*                                   VREFBUF                                  */}}
\DoxyCodeLine{4118 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4119 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4120 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CSR register  ****************/}}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Pos        (0U)}}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR\_Msk        (0x1UL << VREFBUF\_CSR\_ENVR\_Pos)            }}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_ENVR            VREFBUF\_CSR\_ENVR\_Msk                       }}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Pos         (1U)}}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ\_Msk         (0x1UL << VREFBUF\_CSR\_HIZ\_Pos)             }}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_HIZ             VREFBUF\_CSR\_HIZ\_Msk                        }}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Pos         (3U)}}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR\_Msk         (0x1UL << VREFBUF\_CSR\_VRR\_Pos)             }}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRR             VREFBUF\_CSR\_VRR\_Msk                        }}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Pos         (4U)}}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_Msk         (0x7UL << VREFBUF\_CSR\_VRS\_Pos)             }}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS             VREFBUF\_CSR\_VRS\_Msk                        }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT1        ((uint32\_t)0x00000000)                     }}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT2\_Pos    (4U)}}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT2\_Msk    (0x1UL << VREFBUF\_CSR\_VRS\_OUT2\_Pos)        }}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT2        VREFBUF\_CSR\_VRS\_OUT2\_Msk                   }}
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT3\_Pos    (5U)}}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT3\_Msk    (0x1UL << VREFBUF\_CSR\_VRS\_OUT3\_Pos)        }}
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT3        VREFBUF\_CSR\_VRS\_OUT3\_Msk                   }}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT4\_Pos    (4U)}}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT4\_Msk    (0x3UL << VREFBUF\_CSR\_VRS\_OUT4\_Pos)        }}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define VREFBUF\_CSR\_VRS\_OUT4        VREFBUF\_CSR\_VRS\_OUT4\_Msk                   }}
\DoxyCodeLine{4145 \textcolor{comment}{/*******************  Bit definition for VREFBUF\_CCR register  ****************/}}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Pos        (0U)}}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM\_Msk        (0x3FUL << VREFBUF\_CCR\_TRIM\_Pos)           }}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define VREFBUF\_CCR\_TRIM            VREFBUF\_CCR\_TRIM\_Msk                       }}
\DoxyCodeLine{4150 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4151 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4152 \textcolor{comment}{/*                 Flexible Datarate Controller Area Network                  */}}
\DoxyCodeLine{4153 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{4154 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{4156 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CREL register  *******************/}}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Pos        (0U)}}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY\_Msk        (0xFFUL << FDCAN\_CREL\_DAY\_Pos)               }}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define FDCAN\_CREL\_DAY            FDCAN\_CREL\_DAY\_Msk                           }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Pos        (8U)}}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON\_Msk        (0xFFUL << FDCAN\_CREL\_MON\_Pos)               }}
\DoxyCodeLine{4162 \textcolor{preprocessor}{\#define FDCAN\_CREL\_MON            FDCAN\_CREL\_MON\_Msk                           }}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Pos       (16U)}}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR\_Msk       (0xFUL << FDCAN\_CREL\_YEAR\_Pos)               }}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define FDCAN\_CREL\_YEAR           FDCAN\_CREL\_YEAR\_Msk                          }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Pos    (20U)}}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP\_Msk    (0xFUL << FDCAN\_CREL\_SUBSTEP\_Pos)            }}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define FDCAN\_CREL\_SUBSTEP        FDCAN\_CREL\_SUBSTEP\_Msk                       }}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Pos       (24U)}}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP\_Msk       (0xFUL << FDCAN\_CREL\_STEP\_Pos)               }}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define FDCAN\_CREL\_STEP           FDCAN\_CREL\_STEP\_Msk                          }}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Pos        (28U)}}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL\_Msk        (0xFUL << FDCAN\_CREL\_REL\_Pos)                }}
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define FDCAN\_CREL\_REL            FDCAN\_CREL\_REL\_Msk                           }}
\DoxyCodeLine{4176 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ENDN register  *******************/}}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Pos        (0U)}}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV\_Msk        (0xFFFFFFFFUL << FDCAN\_ENDN\_ETV\_Pos)         }}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define FDCAN\_ENDN\_ETV            FDCAN\_ENDN\_ETV\_Msk                           }}
\DoxyCodeLine{4181 \textcolor{comment}{/*****************  Bit definition for FDCAN\_DBTP register  *******************/}}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Pos       (0U)}}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW\_Msk       (0xFUL << FDCAN\_DBTP\_DSJW\_Pos)               }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DSJW           FDCAN\_DBTP\_DSJW\_Msk                          }}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Pos     (4U)}}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2\_Msk     (0xFUL << FDCAN\_DBTP\_DTSEG2\_Pos)             }}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG2         FDCAN\_DBTP\_DTSEG2\_Msk                        }}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1\_Msk     (0x1FUL << FDCAN\_DBTP\_DTSEG1\_Pos)            }}
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DTSEG1         FDCAN\_DBTP\_DTSEG1\_Msk                        }}
\DoxyCodeLine{4191 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Pos       (16U)}}
\DoxyCodeLine{4192 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP\_Msk       (0x1FUL << FDCAN\_DBTP\_DBRP\_Pos)              }}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_DBRP           FDCAN\_DBTP\_DBRP\_Msk                          }}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Pos        (23U)}}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC\_Msk        (0x1UL << FDCAN\_DBTP\_TDC\_Pos)                }}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define FDCAN\_DBTP\_TDC            FDCAN\_DBTP\_TDC\_Msk                           }}
\DoxyCodeLine{4198 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TEST register  *******************/}}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Pos       (4U)}}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK\_Msk       (0x1UL << FDCAN\_TEST\_LBCK\_Pos)               }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define FDCAN\_TEST\_LBCK           FDCAN\_TEST\_LBCK\_Msk                          }}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Pos         (5U)}}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX\_Msk         (0x3UL << FDCAN\_TEST\_TX\_Pos)                 }}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define FDCAN\_TEST\_TX             FDCAN\_TEST\_TX\_Msk                            }}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Pos         (7U)}}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX\_Msk         (0x1UL << FDCAN\_TEST\_RX\_Pos)                 }}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define FDCAN\_TEST\_RX             FDCAN\_TEST\_RX\_Msk                            }}
\DoxyCodeLine{4209 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RWD register  ********************/}}
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Pos         (0U)}}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC\_Msk         (0xFFUL << FDCAN\_RWD\_WDC\_Pos)                }}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDC             FDCAN\_RWD\_WDC\_Msk                            }}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Pos         (8U)}}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV\_Msk         (0xFFUL << FDCAN\_RWD\_WDV\_Pos)                }}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define FDCAN\_RWD\_WDV             FDCAN\_RWD\_WDV\_Msk                            }}
\DoxyCodeLine{4217 \textcolor{comment}{/*****************  Bit definition for FDCAN\_CCCR register  ********************/}}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Pos       (0U)}}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT\_Msk       (0x1UL << FDCAN\_CCCR\_INIT\_Pos)               }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_INIT           FDCAN\_CCCR\_INIT\_Msk                          }}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Pos        (1U)}}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE\_Msk        (0x1UL << FDCAN\_CCCR\_CCE\_Pos)                }}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CCE            FDCAN\_CCCR\_CCE\_Msk                           }}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Pos        (2U)}}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM\_Msk        (0x1UL << FDCAN\_CCCR\_ASM\_Pos)                }}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_ASM            FDCAN\_CCCR\_ASM\_Msk                           }}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Pos        (3U)}}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA\_Msk        (0x1UL << FDCAN\_CCCR\_CSA\_Pos)                }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSA            FDCAN\_CCCR\_CSA\_Msk                           }}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Pos        (4U)}}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR\_Msk        (0x1UL << FDCAN\_CCCR\_CSR\_Pos)                }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_CSR            FDCAN\_CCCR\_CSR\_Msk                           }}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Pos        (5U)}}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON\_Msk        (0x1UL << FDCAN\_CCCR\_MON\_Pos)                }}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_MON            FDCAN\_CCCR\_MON\_Msk                           }}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Pos        (6U)}}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR\_Msk        (0x1UL << FDCAN\_CCCR\_DAR\_Pos)                }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_DAR            FDCAN\_CCCR\_DAR\_Msk                           }}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Pos       (7U)}}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST\_Msk       (0x1UL << FDCAN\_CCCR\_TEST\_Pos)               }}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TEST           FDCAN\_CCCR\_TEST\_Msk                          }}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Pos       (8U)}}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE\_Msk       (0x1UL << FDCAN\_CCCR\_FDOE\_Pos)               }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_FDOE           FDCAN\_CCCR\_FDOE\_Msk                          }}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Pos       (9U)}}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE\_Msk       (0x1UL << FDCAN\_CCCR\_BRSE\_Pos)               }}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_BRSE           FDCAN\_CCCR\_BRSE\_Msk                          }}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Pos       (12U)}}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD\_Msk       (0x1UL << FDCAN\_CCCR\_PXHD\_Pos)               }}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_PXHD           FDCAN\_CCCR\_PXHD\_Msk                          }}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Pos       (13U)}}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI\_Msk       (0x1UL << FDCAN\_CCCR\_EFBI\_Pos)               }}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_EFBI           FDCAN\_CCCR\_EFBI\_Msk                          }}
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Pos        (14U)}}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP\_Msk        (0x1UL << FDCAN\_CCCR\_TXP\_Pos)                }}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_TXP            FDCAN\_CCCR\_TXP\_Msk                           }}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Pos       (15U)}}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO\_Msk       (0x1UL << FDCAN\_CCCR\_NISO\_Pos)               }}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define FDCAN\_CCCR\_NISO           FDCAN\_CCCR\_NISO\_Msk                          }}
\DoxyCodeLine{4261 \textcolor{comment}{/*****************  Bit definition for FDCAN\_NBTP register  ********************/}}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Pos     (0U)}}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2\_Msk     (0x7FUL << FDCAN\_NBTP\_NTSEG2\_Pos)            }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG2         FDCAN\_NBTP\_NTSEG2\_Msk                        }}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Pos     (8U)}}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1\_Msk     (0xFFUL << FDCAN\_NBTP\_NTSEG1\_Pos)            }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NTSEG1         FDCAN\_NBTP\_NTSEG1\_Msk                        }}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Pos       (16U)}}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP\_Msk       (0x1FFUL << FDCAN\_NBTP\_NBRP\_Pos)             }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NBRP           FDCAN\_NBTP\_NBRP\_Msk                          }}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Pos       (25U)}}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW\_Msk       (0x7FUL << FDCAN\_NBTP\_NSJW\_Pos)              }}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define FDCAN\_NBTP\_NSJW           FDCAN\_NBTP\_NSJW\_Msk                          }}
\DoxyCodeLine{4275 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCC register  ********************/}}
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Pos        (0U)}}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS\_Msk        (0x3UL << FDCAN\_TSCC\_TSS\_Pos)                }}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TSS            FDCAN\_TSCC\_TSS\_Msk                           }}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Pos        (16U)}}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP\_Msk        (0xFUL << FDCAN\_TSCC\_TCP\_Pos)                }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define FDCAN\_TSCC\_TCP            FDCAN\_TSCC\_TCP\_Msk                           }}
\DoxyCodeLine{4283 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TSCV register  ********************/}}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Pos        (0U)}}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC\_Msk        (0xFFFFUL << FDCAN\_TSCV\_TSC\_Pos)             }}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define FDCAN\_TSCV\_TSC            FDCAN\_TSCV\_TSC\_Msk                           }}
\DoxyCodeLine{4288 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCC register  ********************/}}
\DoxyCodeLine{4289 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Pos       (0U)}}
\DoxyCodeLine{4290 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC\_Msk       (0x1UL << FDCAN\_TOCC\_ETOC\_Pos)               }}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_ETOC           FDCAN\_TOCC\_ETOC\_Msk                          }}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Pos        (1U)}}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS\_Msk        (0x3UL << FDCAN\_TOCC\_TOS\_Pos)                }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOS            FDCAN\_TOCC\_TOS\_Msk                           }}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Pos        (16U)}}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP\_Msk        (0xFFFFUL << FDCAN\_TOCC\_TOP\_Pos)             }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define FDCAN\_TOCC\_TOP            FDCAN\_TOCC\_TOP\_Msk                           }}
\DoxyCodeLine{4299 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TOCV register  ********************/}}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Pos        (0U)}}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC\_Msk        (0xFFFFUL << FDCAN\_TOCV\_TOC\_Pos)             }}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define FDCAN\_TOCV\_TOC            FDCAN\_TOCV\_TOC\_Msk                           }}
\DoxyCodeLine{4304 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ECR register  *********************/}}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Pos         (0U)}}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC\_Msk         (0xFFUL << FDCAN\_ECR\_TEC\_Pos)                 }}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define FDCAN\_ECR\_TEC             FDCAN\_ECR\_TEC\_Msk                            }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Pos         (8U)}}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC\_Msk         (0x7FUL << FDCAN\_ECR\_REC\_Pos)                }}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define FDCAN\_ECR\_REC             FDCAN\_ECR\_REC\_Msk                            }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Pos          (15U)}}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP\_Msk          (0x1UL << FDCAN\_ECR\_RP\_Pos)                  }}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define FDCAN\_ECR\_RP              FDCAN\_ECR\_RP\_Msk                             }}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Pos         (16U)}}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL\_Msk         (0xFFUL << FDCAN\_ECR\_CEL\_Pos)                }}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define FDCAN\_ECR\_CEL             FDCAN\_ECR\_CEL\_Msk                            }}
\DoxyCodeLine{4318 \textcolor{comment}{/*****************  Bit definition for FDCAN\_PSR register  *********************/}}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Pos         (0U)}}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC\_Msk         (0x7UL << FDCAN\_PSR\_LEC\_Pos)                 }}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define FDCAN\_PSR\_LEC             FDCAN\_PSR\_LEC\_Msk                            }}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Pos         (3U)}}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT\_Msk         (0x3UL << FDCAN\_PSR\_ACT\_Pos)                 }}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define FDCAN\_PSR\_ACT             FDCAN\_PSR\_ACT\_Msk                            }}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Pos          (5U)}}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP\_Msk          (0x1UL << FDCAN\_PSR\_EP\_Pos)                  }}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EP              FDCAN\_PSR\_EP\_Msk                             }}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Pos          (6U)}}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW\_Msk          (0x1UL << FDCAN\_PSR\_EW\_Pos)                  }}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define FDCAN\_PSR\_EW              FDCAN\_PSR\_EW\_Msk                             }}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Pos          (7U)}}
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO\_Msk          (0x1UL << FDCAN\_PSR\_BO\_Pos)                  }}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define FDCAN\_PSR\_BO              FDCAN\_PSR\_BO\_Msk                             }}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Pos        (8U)}}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC\_Msk        (0x7UL << FDCAN\_PSR\_DLEC\_Pos)                }}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define FDCAN\_PSR\_DLEC            FDCAN\_PSR\_DLEC\_Msk                           }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Pos        (11U)}}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI\_Msk        (0x1UL << FDCAN\_PSR\_RESI\_Pos)                }}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RESI            FDCAN\_PSR\_RESI\_Msk                           }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Pos        (12U)}}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS\_Msk        (0x1UL << FDCAN\_PSR\_RBRS\_Pos)                }}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define FDCAN\_PSR\_RBRS            FDCAN\_PSR\_RBRS\_Msk                           }}
\DoxyCodeLine{4343 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Pos        (13U)}}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL\_Msk        (0x1UL << FDCAN\_PSR\_REDL\_Pos)                }}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define FDCAN\_PSR\_REDL            FDCAN\_PSR\_REDL\_Msk                           }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Pos         (14U)}}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE\_Msk         (0x1UL << FDCAN\_PSR\_PXE\_Pos)                 }}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define FDCAN\_PSR\_PXE             FDCAN\_PSR\_PXE\_Msk                            }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Pos        (16U)}}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV\_Msk        (0x7FUL << FDCAN\_PSR\_TDCV\_Pos)               }}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define FDCAN\_PSR\_TDCV            FDCAN\_PSR\_TDCV\_Msk                           }}
\DoxyCodeLine{4353 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TDCR register  ********************/}}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Pos       (0U)}}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCF\_Pos)              }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCF           FDCAN\_TDCR\_TDCF\_Msk                          }}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Pos       (8U)}}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO\_Msk       (0x7FUL << FDCAN\_TDCR\_TDCO\_Pos)              }}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define FDCAN\_TDCR\_TDCO           FDCAN\_TDCR\_TDCO\_Msk                          }}
\DoxyCodeLine{4361 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IR register  **********************/}}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Pos         (0U)}}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N\_Msk         (0x1UL << FDCAN\_IR\_RF0N\_Pos)                 }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0N             FDCAN\_IR\_RF0N\_Msk                            }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0W\_Pos         (1U)}}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0W\_Msk         (0x1UL << FDCAN\_IR\_RF0W\_Pos)                 }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0W             FDCAN\_IR\_RF0W\_Msk                            }}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Pos         (2U)}}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F\_Msk         (0x1UL << FDCAN\_IR\_RF0F\_Pos)                 }}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0F             FDCAN\_IR\_RF0F\_Msk                            }}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Pos         (3U)}}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L\_Msk         (0x1UL << FDCAN\_IR\_RF0L\_Pos)                 }}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF0L             FDCAN\_IR\_RF0L\_Msk                            }}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Pos         (4U)}}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N\_Msk         (0x1UL << FDCAN\_IR\_RF1N\_Pos)                 }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1N             FDCAN\_IR\_RF1N\_Msk                            }}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1W\_Pos         (5U)}}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1W\_Msk         (0x1UL << FDCAN\_IR\_RF1W\_Pos)                 }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1W             FDCAN\_IR\_RF1W\_Msk                            }}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Pos         (6U)}}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F\_Msk         (0x1UL << FDCAN\_IR\_RF1F\_Pos)                 }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1F             FDCAN\_IR\_RF1F\_Msk                            }}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Pos         (7U)}}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L\_Msk         (0x1UL << FDCAN\_IR\_RF1L\_Pos)                 }}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define FDCAN\_IR\_RF1L             FDCAN\_IR\_RF1L\_Msk                            }}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Pos          (8U)}}
\DoxyCodeLine{4387 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM\_Msk          (0x1UL << FDCAN\_IR\_HPM\_Pos)                  }}
\DoxyCodeLine{4388 \textcolor{preprocessor}{\#define FDCAN\_IR\_HPM              FDCAN\_IR\_HPM\_Msk                             }}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Pos           (9U)}}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC\_Msk           (0x1UL << FDCAN\_IR\_TC\_Pos)                   }}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define FDCAN\_IR\_TC               FDCAN\_IR\_TC\_Msk                              }}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Pos          (10U)}}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF\_Msk          (0x1UL << FDCAN\_IR\_TCF\_Pos)                  }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define FDCAN\_IR\_TCF              FDCAN\_IR\_TCF\_Msk                             }}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Pos          (11U)}}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE\_Msk          (0x1UL << FDCAN\_IR\_TFE\_Pos)                  }}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define FDCAN\_IR\_TFE              FDCAN\_IR\_TFE\_Msk                             }}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Pos         (12U)}}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN\_Msk         (0x1UL << FDCAN\_IR\_TEFN\_Pos)                 }}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFN             FDCAN\_IR\_TEFN\_Msk                            }}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFW\_Pos         (13U)}}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFW\_Msk         (0x1UL << FDCAN\_IR\_TEFW\_Pos)                 }}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFW             FDCAN\_IR\_TEFW\_Msk                            }}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Pos         (14U)}}
\DoxyCodeLine{4405 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF\_Msk         (0x1UL << FDCAN\_IR\_TEFF\_Pos)                 }}
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFF             FDCAN\_IR\_TEFF\_Msk                            }}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Pos         (15U)}}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL\_Msk         (0x1UL << FDCAN\_IR\_TEFL\_Pos)                 }}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define FDCAN\_IR\_TEFL             FDCAN\_IR\_TEFL\_Msk                            }}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Pos          (16U)}}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW\_Msk          (0x1UL << FDCAN\_IR\_TSW\_Pos)                  }}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define FDCAN\_IR\_TSW              FDCAN\_IR\_TSW\_Msk                             }}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Pos         (17U)}}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF\_Msk         (0x1UL << FDCAN\_IR\_MRAF\_Pos)                 }}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define FDCAN\_IR\_MRAF             FDCAN\_IR\_MRAF\_Msk                            }}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Pos          (18U)}}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO\_Msk          (0x1UL << FDCAN\_IR\_TOO\_Pos)                  }}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define FDCAN\_IR\_TOO              FDCAN\_IR\_TOO\_Msk                             }}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define FDCAN\_IR\_DRX\_Pos          (19U)}}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define FDCAN\_IR\_DRX\_Msk          (0x1UL << FDCAN\_IR\_DRX\_Pos)                  }}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define FDCAN\_IR\_DRX              FDCAN\_IR\_DRX\_Msk                             }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Pos          (22U)}}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO\_Msk          (0x1UL << FDCAN\_IR\_ELO\_Pos)                  }}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define FDCAN\_IR\_ELO              FDCAN\_IR\_ELO\_Msk                             }}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Pos           (23U)}}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP\_Msk           (0x1UL << FDCAN\_IR\_EP\_Pos)                   }}
\DoxyCodeLine{4427 \textcolor{preprocessor}{\#define FDCAN\_IR\_EP               FDCAN\_IR\_EP\_Msk                              }}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Pos           (24U)}}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW\_Msk           (0x1UL << FDCAN\_IR\_EW\_Pos)                   }}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define FDCAN\_IR\_EW               FDCAN\_IR\_EW\_Msk                              }}
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Pos           (25U)}}
\DoxyCodeLine{4432 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO\_Msk           (0x1UL << FDCAN\_IR\_BO\_Pos)                   }}
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define FDCAN\_IR\_BO               FDCAN\_IR\_BO\_Msk                              }}
\DoxyCodeLine{4434 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Pos          (26U)}}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI\_Msk          (0x1UL << FDCAN\_IR\_WDI\_Pos)                  }}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define FDCAN\_IR\_WDI              FDCAN\_IR\_WDI\_Msk                             }}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Pos          (27U)}}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA\_Msk          (0x1UL << FDCAN\_IR\_PEA\_Pos)                  }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define FDCAN\_IR\_PEA              FDCAN\_IR\_PEA\_Msk                             }}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Pos          (28U)}}
\DoxyCodeLine{4441 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED\_Msk          (0x1UL << FDCAN\_IR\_PED\_Pos)                  }}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define FDCAN\_IR\_PED              FDCAN\_IR\_PED\_Msk                             }}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Pos          (29U)}}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA\_Msk          (0x1UL << FDCAN\_IR\_ARA\_Pos)                  }}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define FDCAN\_IR\_ARA              FDCAN\_IR\_ARA\_Msk                             }}
\DoxyCodeLine{4447 \textcolor{comment}{/*****************  Bit definition for FDCAN\_IE register  **********************/}}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Pos        (0U)}}
\DoxyCodeLine{4449 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE\_Msk        (0x1UL << FDCAN\_IE\_RF0NE\_Pos)                }}
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0NE            FDCAN\_IE\_RF0NE\_Msk                           }}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0WE\_Pos        (1U)}}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0WE\_Msk        (0x1UL << FDCAN\_IE\_RF0WE\_Pos)                }}
\DoxyCodeLine{4453 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0WE            FDCAN\_IE\_RF0WE\_Msk                           }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Pos        (2U)}}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE\_Msk        (0x1UL << FDCAN\_IE\_RF0FE\_Pos)                }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0FE            FDCAN\_IE\_RF0FE\_Msk                           }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Pos        (3U)}}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE\_Msk        (0x1UL << FDCAN\_IE\_RF0LE\_Pos)                }}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF0LE            FDCAN\_IE\_RF0LE\_Msk                           }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Pos        (4U)}}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE\_Msk        (0x1UL << FDCAN\_IE\_RF1NE\_Pos)                }}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1NE            FDCAN\_IE\_RF1NE\_Msk                           }}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1WE\_Pos        (5U)}}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1WE\_Msk        (0x1UL << FDCAN\_IE\_RF1WE\_Pos)                }}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1WE            FDCAN\_IE\_RF1WE\_Msk                           }}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Pos        (6U)}}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE\_Msk        (0x1UL << FDCAN\_IE\_RF1FE\_Pos)                }}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1FE            FDCAN\_IE\_RF1FE\_Msk                           }}
\DoxyCodeLine{4469 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Pos        (7U)}}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE\_Msk        (0x1UL << FDCAN\_IE\_RF1LE\_Pos)                }}
\DoxyCodeLine{4471 \textcolor{preprocessor}{\#define FDCAN\_IE\_RF1LE            FDCAN\_IE\_RF1LE\_Msk                           }}
\DoxyCodeLine{4472 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Pos         (8U)}}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME\_Msk         (0x1UL << FDCAN\_IE\_HPME\_Pos)                 }}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define FDCAN\_IE\_HPME             FDCAN\_IE\_HPME\_Msk                            }}
\DoxyCodeLine{4475 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Pos          (9U)}}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE\_Msk          (0x1UL << FDCAN\_IE\_TCE\_Pos)                  }}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCE              FDCAN\_IE\_TCE\_Msk                             }}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Pos         (10U)}}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE\_Msk         (0x1UL << FDCAN\_IE\_TCFE\_Pos)                 }}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define FDCAN\_IE\_TCFE             FDCAN\_IE\_TCFE\_Msk                            }}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Pos         (11U)}}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE\_Msk         (0x1UL << FDCAN\_IE\_TFEE\_Pos)                 }}
\DoxyCodeLine{4483 \textcolor{preprocessor}{\#define FDCAN\_IE\_TFEE             FDCAN\_IE\_TFEE\_Msk                            }}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Pos        (12U)}}
\DoxyCodeLine{4485 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE\_Msk        (0x1UL << FDCAN\_IE\_TEFNE\_Pos)                }}
\DoxyCodeLine{4486 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFNE            FDCAN\_IE\_TEFNE\_Msk                           }}
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFWE\_Pos        (13U)}}
\DoxyCodeLine{4488 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFWE\_Msk        (0x1UL << FDCAN\_IE\_TEFWE\_Pos)                }}
\DoxyCodeLine{4489 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFWE            FDCAN\_IE\_TEFWE\_Msk                           }}
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Pos        (14U)}}
\DoxyCodeLine{4491 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE\_Msk        (0x1UL << FDCAN\_IE\_TEFFE\_Pos)                }}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFFE            FDCAN\_IE\_TEFFE\_Msk                           }}
\DoxyCodeLine{4493 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Pos        (15U)}}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE\_Msk        (0x1UL << FDCAN\_IE\_TEFLE\_Pos)                }}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define FDCAN\_IE\_TEFLE            FDCAN\_IE\_TEFLE\_Msk                           }}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Pos         (16U)}}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE\_Msk         (0x1UL << FDCAN\_IE\_TSWE\_Pos)                 }}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define FDCAN\_IE\_TSWE             FDCAN\_IE\_TSWE\_Msk                            }}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Pos        (17U)}}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE\_Msk        (0x1UL << FDCAN\_IE\_MRAFE\_Pos)                }}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define FDCAN\_IE\_MRAFE            FDCAN\_IE\_MRAFE\_Msk                           }}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Pos         (18U)}}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE\_Msk         (0x1UL << FDCAN\_IE\_TOOE\_Pos)                 }}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define FDCAN\_IE\_TOOE             FDCAN\_IE\_TOOE\_Msk                            }}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define FDCAN\_IE\_DRXE\_Pos         (19U)}}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define FDCAN\_IE\_DRXE\_Msk         (0x1UL << FDCAN\_IE\_DRXE\_Pos)                 }}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define FDCAN\_IE\_DRXE             FDCAN\_IE\_DRXE\_Msk                            }}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define FDCAN\_IE\_BECE\_Pos         (20U)}}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define FDCAN\_IE\_BECE\_Msk         (0x1UL << FDCAN\_IE\_BECE\_Pos)                 }}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define FDCAN\_IE\_BECE             FDCAN\_IE\_BECE\_Msk                            }}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define FDCAN\_IE\_BEUE\_Pos         (21U)}}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define FDCAN\_IE\_BEUE\_Msk         (0x1UL << FDCAN\_IE\_BEUE\_Pos)                 }}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define FDCAN\_IE\_BEUE             FDCAN\_IE\_BEUE\_Msk                            }}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Pos         (22U)}}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE\_Msk         (0x1UL << FDCAN\_IE\_ELOE\_Pos)                 }}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define FDCAN\_IE\_ELOE             FDCAN\_IE\_ELOE\_Msk                            }}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Pos          (23U)}}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE\_Msk          (0x1UL << FDCAN\_IE\_EPE\_Pos)                  }}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define FDCAN\_IE\_EPE              FDCAN\_IE\_EPE\_Msk                             }}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Pos          (24U)}}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE\_Msk          (0x1UL << FDCAN\_IE\_EWE\_Pos)                  }}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define FDCAN\_IE\_EWE              FDCAN\_IE\_EWE\_Msk                             }}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Pos          (25U)}}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE\_Msk          (0x1UL << FDCAN\_IE\_BOE\_Pos)                  }}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define FDCAN\_IE\_BOE              FDCAN\_IE\_BOE\_Msk                             }}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Pos         (26U)}}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE\_Msk         (0x1UL << FDCAN\_IE\_WDIE\_Pos)                 }}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define FDCAN\_IE\_WDIE             FDCAN\_IE\_WDIE\_Msk                            }}
\DoxyCodeLine{4529 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Pos         (27U)}}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE\_Msk         (0x1UL << FDCAN\_IE\_PEAE\_Pos)                 }}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEAE             FDCAN\_IE\_PEAE\_Msk                            }}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Pos         (28U)}}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE\_Msk         (0x1UL << FDCAN\_IE\_PEDE\_Pos)                 }}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define FDCAN\_IE\_PEDE             FDCAN\_IE\_PEDE\_Msk                            }}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Pos         (29U)}}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE\_Msk         (0x1UL << FDCAN\_IE\_ARAE\_Pos)                 }}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define FDCAN\_IE\_ARAE             FDCAN\_IE\_ARAE\_Msk                            }}
\DoxyCodeLine{4539 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILS register  **********************/}}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0NL\_Pos       (0U)}}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0NL\_Msk       (0x1UL << FDCAN\_ILS\_RF0NL\_Pos)               }}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0NL           FDCAN\_ILS\_RF0NL\_Msk                          }}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0WL\_Pos       (1U)}}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0WL\_Msk       (0x1UL << FDCAN\_ILS\_RF0WL\_Pos)               }}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0WL           FDCAN\_ILS\_RF0WL\_Msk                          }}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0FL\_Pos       (2U)}}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0FL\_Msk       (0x1UL << FDCAN\_ILS\_RF0FL\_Pos)               }}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0FL           FDCAN\_ILS\_RF0FL\_Msk                          }}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0LL\_Pos       (3U)}}
\DoxyCodeLine{4550 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0LL\_Msk       (0x1UL << FDCAN\_ILS\_RF0LL\_Pos)               }}
\DoxyCodeLine{4551 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF0LL           FDCAN\_ILS\_RF0LL\_Msk                          }}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1NL\_Pos       (4U)}}
\DoxyCodeLine{4553 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1NL\_Msk       (0x1UL << FDCAN\_ILS\_RF1NL\_Pos)               }}
\DoxyCodeLine{4554 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1NL           FDCAN\_ILS\_RF1NL\_Msk                          }}
\DoxyCodeLine{4555 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1WL\_Pos       (5U)}}
\DoxyCodeLine{4556 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1WL\_Msk       (0x1UL << FDCAN\_ILS\_RF1WL\_Pos)               }}
\DoxyCodeLine{4557 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1WL           FDCAN\_ILS\_RF1WL\_Msk                          }}
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1FL\_Pos       (6U)}}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1FL\_Msk       (0x1UL << FDCAN\_ILS\_RF1FL\_Pos)               }}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1FL           FDCAN\_ILS\_RF1FL\_Msk                          }}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1LL\_Pos       (7U)}}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1LL\_Msk       (0x1UL << FDCAN\_ILS\_RF1LL\_Pos)               }}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define FDCAN\_ILS\_RF1LL           FDCAN\_ILS\_RF1LL\_Msk                          }}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define FDCAN\_ILS\_HPML\_Pos        (8U)}}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define FDCAN\_ILS\_HPML\_Msk        (0x1UL << FDCAN\_ILS\_HPML\_Pos)                }}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define FDCAN\_ILS\_HPML            FDCAN\_ILS\_HPML\_Msk                           }}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCL\_Pos         (9U)}}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCL\_Msk         (0x1UL << FDCAN\_ILS\_TCL\_Pos)                 }}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCL             FDCAN\_ILS\_TCL\_Msk                            }}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCFL\_Pos        (10U)}}
\DoxyCodeLine{4571 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCFL\_Msk        (0x1UL << FDCAN\_ILS\_TCFL\_Pos)                }}
\DoxyCodeLine{4572 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TCFL            FDCAN\_ILS\_TCFL\_Msk                           }}
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFEL\_Pos        (11U)}}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFEL\_Msk        (0x1UL << FDCAN\_ILS\_TFEL\_Pos)                }}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TFEL            FDCAN\_ILS\_TFEL\_Msk                           }}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFNL\_Pos       (12U)}}
\DoxyCodeLine{4577 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFNL\_Msk       (0x1UL << FDCAN\_ILS\_TEFNL\_Pos)               }}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFNL           FDCAN\_ILS\_TEFNL\_Msk                          }}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFWL\_Pos       (13U)}}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFWL\_Msk       (0x1UL << FDCAN\_ILS\_TEFWL\_Pos)               }}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFWL           FDCAN\_ILS\_TEFWL\_Msk                          }}
\DoxyCodeLine{4582 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFFL\_Pos       (14U)}}
\DoxyCodeLine{4583 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFFL\_Msk       (0x1UL << FDCAN\_ILS\_TEFFL\_Pos)               }}
\DoxyCodeLine{4584 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFFL           FDCAN\_ILS\_TEFFL\_Msk                          }}
\DoxyCodeLine{4585 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFLL\_Pos       (15U)}}
\DoxyCodeLine{4586 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFLL\_Msk       (0x1UL << FDCAN\_ILS\_TEFLL\_Pos)               }}
\DoxyCodeLine{4587 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TEFLL           FDCAN\_ILS\_TEFLL\_Msk                          }}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TSWL\_Pos        (16U)}}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TSWL\_Msk        (0x1UL << FDCAN\_ILS\_TSWL\_Pos)                }}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TSWL            FDCAN\_ILS\_TSWL\_Msk                           }}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MRAFE\_Pos       (17U)}}
\DoxyCodeLine{4592 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MRAFE\_Msk       (0x1UL << FDCAN\_ILS\_MRAFE\_Pos)               }}
\DoxyCodeLine{4593 \textcolor{preprocessor}{\#define FDCAN\_ILS\_MRAFE           FDCAN\_ILS\_MRAFE\_Msk                          }}
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TOOE\_Pos        (18U)}}
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TOOE\_Msk        (0x1UL << FDCAN\_ILS\_TOOE\_Pos)                }}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define FDCAN\_ILS\_TOOE            FDCAN\_ILS\_TOOE\_Msk                           }}
\DoxyCodeLine{4597 \textcolor{preprocessor}{\#define FDCAN\_ILS\_DRXE\_Pos        (19U)}}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define FDCAN\_ILS\_DRXE\_Msk        (0x1UL << FDCAN\_ILS\_DRXE\_Pos)                }}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define FDCAN\_ILS\_DRXE            FDCAN\_ILS\_DRXE\_Msk                           }}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BECE\_Pos        (20U)}}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BECE\_Msk        (0x1UL << FDCAN\_ILS\_BECE\_Pos)                }}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BECE            FDCAN\_ILS\_BECE\_Msk                           }}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BEUE\_Pos        (21U)}}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BEUE\_Msk        (0x1UL << FDCAN\_ILS\_BEUE\_Pos)                }}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BEUE            FDCAN\_ILS\_BEUE\_Msk                           }}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ELOE\_Pos        (22U)}}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ELOE\_Msk        (0x1UL << FDCAN\_ILS\_ELOE\_Pos)                }}
\DoxyCodeLine{4608 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ELOE            FDCAN\_ILS\_ELOE\_Msk                           }}
\DoxyCodeLine{4609 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EPE\_Pos         (23U)}}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EPE\_Msk         (0x1UL << FDCAN\_ILS\_EPE\_Pos)                 }}
\DoxyCodeLine{4611 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EPE             FDCAN\_ILS\_EPE\_Msk                            }}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EWE\_Pos         (24U)}}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EWE\_Msk         (0x1UL << FDCAN\_ILS\_EWE\_Pos)                 }}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define FDCAN\_ILS\_EWE             FDCAN\_ILS\_EWE\_Msk                            }}
\DoxyCodeLine{4615 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BOE\_Pos         (25U)}}
\DoxyCodeLine{4616 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BOE\_Msk         (0x1UL << FDCAN\_ILS\_BOE\_Pos)                 }}
\DoxyCodeLine{4617 \textcolor{preprocessor}{\#define FDCAN\_ILS\_BOE             FDCAN\_ILS\_BOE\_Msk                            }}
\DoxyCodeLine{4618 \textcolor{preprocessor}{\#define FDCAN\_ILS\_WDIE\_Pos        (26U)}}
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define FDCAN\_ILS\_WDIE\_Msk        (0x1UL << FDCAN\_ILS\_WDIE\_Pos)                }}
\DoxyCodeLine{4620 \textcolor{preprocessor}{\#define FDCAN\_ILS\_WDIE            FDCAN\_ILS\_WDIE\_Msk                           }}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEAE\_Pos        (27U)}}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEAE\_Msk        (0x1UL << FDCAN\_ILS\_PEAE\_Pos)                }}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEAE            FDCAN\_ILS\_PEAE\_Msk                           }}
\DoxyCodeLine{4624 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEDE\_Pos        (28U)}}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEDE\_Msk        (0x1UL << FDCAN\_ILS\_PEDE\_Pos)                }}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define FDCAN\_ILS\_PEDE            FDCAN\_ILS\_PEDE\_Msk                           }}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ARAE\_Pos        (29U)}}
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ARAE\_Msk        (0x1UL << FDCAN\_ILS\_ARAE\_Pos)                }}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define FDCAN\_ILS\_ARAE            FDCAN\_ILS\_ARAE\_Msk                           }}
\DoxyCodeLine{4631 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ILE register  **********************/}}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Pos       (0U)}}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0\_Msk       (0x1UL << FDCAN\_ILE\_EINT0\_Pos)               }}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT0           FDCAN\_ILE\_EINT0\_Msk                          }}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Pos       (1U)}}
\DoxyCodeLine{4636 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1\_Msk       (0x1UL << FDCAN\_ILE\_EINT1\_Pos)               }}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define FDCAN\_ILE\_EINT1           FDCAN\_ILE\_EINT1\_Msk                          }}
\DoxyCodeLine{4639 \textcolor{comment}{/*****************  Bit definition for FDCAN\_GFC register  **********************/}}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFE\_Pos        (0U)}}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFE\_Msk        (0x1UL << FDCAN\_GFC\_RRFE\_Pos)                }}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFE            FDCAN\_GFC\_RRFE\_Msk                           }}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFS\_Pos        (1U)}}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFS\_Msk        (0x1UL << FDCAN\_GFC\_RRFS\_Pos)                }}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define FDCAN\_GFC\_RRFS            FDCAN\_GFC\_RRFS\_Msk                           }}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFE\_Pos        (2U)}}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFE\_Msk        (0x3UL << FDCAN\_GFC\_ANFE\_Pos)                }}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFE            FDCAN\_GFC\_ANFE\_Msk                           }}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFS\_Pos        (4U)}}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFS\_Msk        (0x3UL << FDCAN\_GFC\_ANFS\_Pos)                }}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define FDCAN\_GFC\_ANFS            FDCAN\_GFC\_ANFS\_Msk                           }}
\DoxyCodeLine{4653 \textcolor{comment}{/*****************  Bit definition for FDCAN\_SIDFC register  ********************/}}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_FLSSA\_Pos     (2U)}}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_FLSSA\_Msk     (0x3FFFUL << FDCAN\_SIDFC\_FLSSA\_Pos)          }}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_FLSSA         FDCAN\_SIDFC\_FLSSA\_Msk                        }}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_LSS\_Pos       (16U)}}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_LSS\_Msk       (0xFFUL << FDCAN\_SIDFC\_LSS\_Pos)              }}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define FDCAN\_SIDFC\_LSS           FDCAN\_SIDFC\_LSS\_Msk                          }}
\DoxyCodeLine{4661 \textcolor{comment}{/*****************  Bit definition for FDCAN\_XIDFC register  ********************/}}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_FLESA\_Pos     (2U)}}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_FLESA\_Msk     (0x3FFFUL << FDCAN\_XIDFC\_FLESA\_Pos)          }}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_FLESA         FDCAN\_XIDFC\_FLESA\_Msk                        }}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_LSE\_Pos       (16U)}}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_LSE\_Msk       (0x7FUL << FDCAN\_XIDFC\_LSE\_Pos)              }}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define FDCAN\_XIDFC\_LSE           FDCAN\_XIDFC\_LSE\_Msk                          }}
\DoxyCodeLine{4669 \textcolor{comment}{/*****************  Bit definition for FDCAN\_XIDAM register  ********************/}}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Pos      (0U)}}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM\_Msk      (0x1FFFFFFFUL << FDCAN\_XIDAM\_EIDM\_Pos)       }}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#define FDCAN\_XIDAM\_EIDM          FDCAN\_XIDAM\_EIDM\_Msk                         }}
\DoxyCodeLine{4674 \textcolor{comment}{/*****************  Bit definition for FDCAN\_HPMS register  *********************/}}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Pos       (0U)}}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX\_Msk       (0x3FUL << FDCAN\_HPMS\_BIDX\_Pos)              }}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_BIDX           FDCAN\_HPMS\_BIDX\_Msk                          }}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Pos        (6U)}}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI\_Msk        (0x3UL << FDCAN\_HPMS\_MSI\_Pos)                }}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_MSI            FDCAN\_HPMS\_MSI\_Msk                           }}
\DoxyCodeLine{4681 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Pos       (8U)}}
\DoxyCodeLine{4682 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX\_Msk       (0x7FUL << FDCAN\_HPMS\_FIDX\_Pos)              }}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FIDX           FDCAN\_HPMS\_FIDX\_Msk                          }}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Pos       (15U)}}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST\_Msk       (0x1UL << FDCAN\_HPMS\_FLST\_Pos)               }}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define FDCAN\_HPMS\_FLST           FDCAN\_HPMS\_FLST\_Msk                          }}
\DoxyCodeLine{4688 \textcolor{comment}{/*****************  Bit definition for FDCAN\_NDAT1 register  ********************/}}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND0\_Pos       (0U)}}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND0\_Msk       (0x1UL << FDCAN\_NDAT1\_ND0\_Pos)               }}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND0           FDCAN\_NDAT1\_ND0\_Msk                          }}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND1\_Pos       (1U)}}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND1\_Msk       (0x1UL << FDCAN\_NDAT1\_ND1\_Pos)               }}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND1           FDCAN\_NDAT1\_ND1\_Msk                          }}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND2\_Pos       (2U)}}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND2\_Msk       (0x1UL << FDCAN\_NDAT1\_ND2\_Pos)               }}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND2           FDCAN\_NDAT1\_ND2\_Msk                          }}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND3\_Pos       (3U)}}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND3\_Msk       (0x1UL << FDCAN\_NDAT1\_ND3\_Pos)               }}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND3           FDCAN\_NDAT1\_ND3\_Msk                          }}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND4\_Pos       (4U)}}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND4\_Msk       (0x1UL << FDCAN\_NDAT1\_ND4\_Pos)               }}
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND4           FDCAN\_NDAT1\_ND4\_Msk                          }}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND5\_Pos       (5U)}}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND5\_Msk       (0x1UL << FDCAN\_NDAT1\_ND5\_Pos)               }}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND5           FDCAN\_NDAT1\_ND5\_Msk                          }}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND6\_Pos       (6U)}}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND6\_Msk       (0x1UL << FDCAN\_NDAT1\_ND6\_Pos)               }}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND6           FDCAN\_NDAT1\_ND6\_Msk                          }}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND7\_Pos       (7U)}}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND7\_Msk       (0x1UL << FDCAN\_NDAT1\_ND7\_Pos)               }}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND7           FDCAN\_NDAT1\_ND7\_Msk                          }}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND8\_Pos       (8U)}}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND8\_Msk       (0x1UL << FDCAN\_NDAT1\_ND8\_Pos)               }}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND8           FDCAN\_NDAT1\_ND8\_Msk                          }}
\DoxyCodeLine{4716 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND9\_Pos       (9U)}}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND9\_Msk       (0x1UL << FDCAN\_NDAT1\_ND9\_Pos)               }}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND9           FDCAN\_NDAT1\_ND9\_Msk                          }}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND10\_Pos      (10U)}}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND10\_Msk      (0x1UL << FDCAN\_NDAT1\_ND10\_Pos)              }}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND10          FDCAN\_NDAT1\_ND10\_Msk                         }}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND11\_Pos      (11U)}}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND11\_Msk      (0x1UL << FDCAN\_NDAT1\_ND11\_Pos)              }}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND11          FDCAN\_NDAT1\_ND11\_Msk                         }}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND12\_Pos      (12U)}}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND12\_Msk      (0x1UL << FDCAN\_NDAT1\_ND12\_Pos)              }}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND12          FDCAN\_NDAT1\_ND12\_Msk                         }}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND13\_Pos      (13U)}}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND13\_Msk      (0x1UL << FDCAN\_NDAT1\_ND13\_Pos)              }}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND13          FDCAN\_NDAT1\_ND13\_Msk                         }}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND14\_Pos      (14U)}}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND14\_Msk      (0x1UL << FDCAN\_NDAT1\_ND14\_Pos)              }}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND14          FDCAN\_NDAT1\_ND14\_Msk                         }}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND15\_Pos      (15U)}}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND15\_Msk      (0x1UL << FDCAN\_NDAT1\_ND15\_Pos)              }}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND15          FDCAN\_NDAT1\_ND15\_Msk                         }}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND16\_Pos      (16U)}}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND16\_Msk      (0x1UL << FDCAN\_NDAT1\_ND16\_Pos)              }}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND16          FDCAN\_NDAT1\_ND16\_Msk                         }}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND17\_Pos      (17U)}}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND17\_Msk      (0x1UL << FDCAN\_NDAT1\_ND17\_Pos)              }}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND17          FDCAN\_NDAT1\_ND17\_Msk                         }}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND18\_Pos      (18U)}}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND18\_Msk      (0x1UL << FDCAN\_NDAT1\_ND18\_Pos)              }}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND18          FDCAN\_NDAT1\_ND18\_Msk                         }}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND19\_Pos      (19U)}}
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND19\_Msk      (0x1UL << FDCAN\_NDAT1\_ND19\_Pos)              }}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND19          FDCAN\_NDAT1\_ND19\_Msk                         }}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND20\_Pos      (20U)}}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND20\_Msk      (0x1UL << FDCAN\_NDAT1\_ND20\_Pos)              }}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND20          FDCAN\_NDAT1\_ND20\_Msk                         }}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND21\_Pos      (21U)}}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND21\_Msk      (0x1UL << FDCAN\_NDAT1\_ND21\_Pos)              }}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND21          FDCAN\_NDAT1\_ND21\_Msk                         }}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND22\_Pos      (22U)}}
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND22\_Msk      (0x1UL << FDCAN\_NDAT1\_ND22\_Pos)              }}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND22          FDCAN\_NDAT1\_ND22\_Msk                         }}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND23\_Pos      (23U)}}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND23\_Msk      (0x1UL << FDCAN\_NDAT1\_ND23\_Pos)              }}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND23          FDCAN\_NDAT1\_ND23\_Msk                         }}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND24\_Pos      (24U)}}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND24\_Msk      (0x1UL << FDCAN\_NDAT1\_ND24\_Pos)              }}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND24          FDCAN\_NDAT1\_ND24\_Msk                         }}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND25\_Pos      (25U)}}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND25\_Msk      (0x1UL << FDCAN\_NDAT1\_ND25\_Pos)              }}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND25          FDCAN\_NDAT1\_ND25\_Msk                         }}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND26\_Pos      (26U)}}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND26\_Msk      (0x1UL << FDCAN\_NDAT1\_ND26\_Pos)              }}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND26          FDCAN\_NDAT1\_ND26\_Msk                         }}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND27\_Pos      (27U)}}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND27\_Msk      (0x1UL << FDCAN\_NDAT1\_ND27\_Pos)              }}
\DoxyCodeLine{4772 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND27          FDCAN\_NDAT1\_ND27\_Msk                         }}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND28\_Pos      (28U)}}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND28\_Msk      (0x1UL << FDCAN\_NDAT1\_ND28\_Pos)              }}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND28          FDCAN\_NDAT1\_ND28\_Msk                         }}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND29\_Pos      (29U)}}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND29\_Msk      (0x1UL << FDCAN\_NDAT1\_ND29\_Pos)              }}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND29          FDCAN\_NDAT1\_ND29\_Msk                         }}
\DoxyCodeLine{4779 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND30\_Pos      (30U)}}
\DoxyCodeLine{4780 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND30\_Msk      (0x1UL << FDCAN\_NDAT1\_ND30\_Pos)              }}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND30          FDCAN\_NDAT1\_ND30\_Msk                         }}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND31\_Pos      (31U)}}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND31\_Msk      (0x1UL << FDCAN\_NDAT1\_ND31\_Pos)              }}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define FDCAN\_NDAT1\_ND31          FDCAN\_NDAT1\_ND31\_Msk                         }}
\DoxyCodeLine{4786 \textcolor{comment}{/*****************  Bit definition for FDCAN\_NDAT2 register  ********************/}}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND32\_Pos      (0U)}}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND32\_Msk      (0x1UL << FDCAN\_NDAT2\_ND32\_Pos)              }}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND32          FDCAN\_NDAT2\_ND32\_Msk                         }}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND33\_Pos      (1U)}}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND33\_Msk      (0x1UL << FDCAN\_NDAT2\_ND33\_Pos)              }}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND33          FDCAN\_NDAT2\_ND33\_Msk                         }}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND34\_Pos      (2U)}}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND34\_Msk      (0x1UL << FDCAN\_NDAT2\_ND34\_Pos)              }}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND34          FDCAN\_NDAT2\_ND34\_Msk                         }}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND35\_Pos      (3U)}}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND35\_Msk      (0x1UL << FDCAN\_NDAT2\_ND35\_Pos)              }}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND35          FDCAN\_NDAT2\_ND35\_Msk                         }}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND36\_Pos      (4U)}}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND36\_Msk      (0x1UL << FDCAN\_NDAT2\_ND36\_Pos)              }}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND36          FDCAN\_NDAT2\_ND36\_Msk                         }}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND37\_Pos      (5U)}}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND37\_Msk      (0x1UL << FDCAN\_NDAT2\_ND37\_Pos)              }}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND37          FDCAN\_NDAT2\_ND37\_Msk                         }}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND38\_Pos      (6U)}}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND38\_Msk      (0x1UL << FDCAN\_NDAT2\_ND38\_Pos)              }}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND38          FDCAN\_NDAT2\_ND38\_Msk                         }}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND39\_Pos      (7U)}}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND39\_Msk      (0x1UL << FDCAN\_NDAT2\_ND39\_Pos)              }}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND39          FDCAN\_NDAT2\_ND39\_Msk                         }}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND40\_Pos      (8U)}}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND40\_Msk      (0x1UL << FDCAN\_NDAT2\_ND40\_Pos)              }}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND40          FDCAN\_NDAT2\_ND40\_Msk                         }}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND41\_Pos      (9U)}}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND41\_Msk      (0x1UL << FDCAN\_NDAT2\_ND41\_Pos)              }}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND41          FDCAN\_NDAT2\_ND41\_Msk                         }}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND42\_Pos      (10U)}}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND42\_Msk      (0x1UL << FDCAN\_NDAT2\_ND42\_Pos)              }}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND42          FDCAN\_NDAT2\_ND42\_Msk                         }}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND43\_Pos      (11U)}}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND43\_Msk      (0x1UL << FDCAN\_NDAT2\_ND43\_Pos)              }}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND43          FDCAN\_NDAT2\_ND43\_Msk                         }}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND44\_Pos      (12U)}}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND44\_Msk      (0x1UL << FDCAN\_NDAT2\_ND44\_Pos)              }}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND44          FDCAN\_NDAT2\_ND44\_Msk                         }}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND45\_Pos      (13U)}}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND45\_Msk      (0x1UL << FDCAN\_NDAT2\_ND45\_Pos)              }}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND45          FDCAN\_NDAT2\_ND45\_Msk                         }}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND46\_Pos      (14U)}}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND46\_Msk      (0x1UL << FDCAN\_NDAT2\_ND46\_Pos)              }}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND46          FDCAN\_NDAT2\_ND46\_Msk                         }}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND47\_Pos      (15U)}}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND47\_Msk      (0x1UL << FDCAN\_NDAT2\_ND47\_Pos)              }}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND47          FDCAN\_NDAT2\_ND47\_Msk                         }}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND48\_Pos      (16U)}}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND48\_Msk      (0x1UL << FDCAN\_NDAT2\_ND48\_Pos)              }}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND48          FDCAN\_NDAT2\_ND48\_Msk                         }}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND49\_Pos      (17U)}}
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND49\_Msk      (0x1UL << FDCAN\_NDAT2\_ND49\_Pos)              }}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND49          FDCAN\_NDAT2\_ND49\_Msk                         }}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND50\_Pos      (18U)}}
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND50\_Msk      (0x1UL << FDCAN\_NDAT2\_ND50\_Pos)              }}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND50          FDCAN\_NDAT2\_ND50\_Msk                         }}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND51\_Pos      (19U)}}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND51\_Msk      (0x1UL << FDCAN\_NDAT2\_ND51\_Pos)              }}
\DoxyCodeLine{4846 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND51          FDCAN\_NDAT2\_ND51\_Msk                         }}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND52\_Pos      (20U)}}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND52\_Msk      (0x1UL << FDCAN\_NDAT2\_ND52\_Pos)              }}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND52          FDCAN\_NDAT2\_ND52\_Msk                         }}
\DoxyCodeLine{4850 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND53\_Pos      (21U)}}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND53\_Msk      (0x1UL << FDCAN\_NDAT2\_ND53\_Pos)              }}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND53          FDCAN\_NDAT2\_ND53\_Msk                         }}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND54\_Pos      (22U)}}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND54\_Msk      (0x1UL << FDCAN\_NDAT2\_ND54\_Pos)              }}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND54          FDCAN\_NDAT2\_ND54\_Msk                         }}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND55\_Pos      (23U)}}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND55\_Msk      (0x1UL << FDCAN\_NDAT2\_ND55\_Pos)              }}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND55          FDCAN\_NDAT2\_ND55\_Msk                         }}
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND56\_Pos      (24U)}}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND56\_Msk      (0x1UL << FDCAN\_NDAT2\_ND56\_Pos)              }}
\DoxyCodeLine{4861 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND56          FDCAN\_NDAT2\_ND56\_Msk                         }}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND57\_Pos      (25U)}}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND57\_Msk      (0x1UL << FDCAN\_NDAT2\_ND57\_Pos)              }}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND57          FDCAN\_NDAT2\_ND57\_Msk                         }}
\DoxyCodeLine{4865 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND58\_Pos      (26U)}}
\DoxyCodeLine{4866 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND58\_Msk      (0x1UL << FDCAN\_NDAT2\_ND58\_Pos)              }}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND58          FDCAN\_NDAT2\_ND58\_Msk                         }}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND59\_Pos      (27U)}}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND59\_Msk      (0x1UL << FDCAN\_NDAT2\_ND59\_Pos)              }}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND59          FDCAN\_NDAT2\_ND59\_Msk                         }}
\DoxyCodeLine{4871 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND60\_Pos      (28U)}}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND60\_Msk      (0x1UL << FDCAN\_NDAT2\_ND60\_Pos)              }}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND60          FDCAN\_NDAT2\_ND60\_Msk                         }}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND61\_Pos      (29U)}}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND61\_Msk      (0x1UL << FDCAN\_NDAT2\_ND61\_Pos)              }}
\DoxyCodeLine{4876 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND61          FDCAN\_NDAT2\_ND61\_Msk                         }}
\DoxyCodeLine{4877 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND62\_Pos      (30U)}}
\DoxyCodeLine{4878 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND62\_Msk      (0x1UL << FDCAN\_NDAT2\_ND62\_Pos)              }}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND62          FDCAN\_NDAT2\_ND62\_Msk                         }}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND63\_Pos      (31U)}}
\DoxyCodeLine{4881 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND63\_Msk      (0x1UL << FDCAN\_NDAT2\_ND63\_Pos)              }}
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#define FDCAN\_NDAT2\_ND63          FDCAN\_NDAT2\_ND63\_Msk                         }}
\DoxyCodeLine{4884 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0C register  ********************/}}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0SA\_Pos      (2U)}}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0SA\_Msk      (0x3FFFUL << FDCAN\_RXF0C\_F0SA\_Pos)           }}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0SA          FDCAN\_RXF0C\_F0SA\_Msk                         }}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0S\_Pos       (16U)}}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0S\_Msk       (0x7FUL << FDCAN\_RXF0C\_F0S\_Pos)              }}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0S           FDCAN\_RXF0C\_F0S\_Msk                          }}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0WM\_Pos      (24U)}}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0WM\_Msk      (0x7FUL << FDCAN\_RXF0C\_F0WM\_Pos)             }}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0WM          FDCAN\_RXF0C\_F0WM\_Msk                         }}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0OM\_Pos      (31U)}}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0OM\_Msk      (0x1UL << FDCAN\_RXF0C\_F0OM\_Pos)              }}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define FDCAN\_RXF0C\_F0OM          FDCAN\_RXF0C\_F0OM\_Msk                         }}
\DoxyCodeLine{4898 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0S register  ********************/}}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Pos      (0U)}}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL\_Msk      (0x7FUL << FDCAN\_RXF0S\_F0FL\_Pos)             }}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0FL          FDCAN\_RXF0S\_F0FL\_Msk                         }}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Pos      (8U)}}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI\_Msk      (0x3FUL << FDCAN\_RXF0S\_F0GI\_Pos)             }}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0GI          FDCAN\_RXF0S\_F0GI\_Msk                         }}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Pos      (16U)}}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI\_Msk      (0x3FUL << FDCAN\_RXF0S\_F0PI\_Pos)             }}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0PI          FDCAN\_RXF0S\_F0PI\_Msk                         }}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Pos       (24U)}}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F\_Msk       (0x1UL << FDCAN\_RXF0S\_F0F\_Pos)               }}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_F0F           FDCAN\_RXF0S\_F0F\_Msk                          }}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Pos      (25U)}}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L\_Msk      (0x1UL << FDCAN\_RXF0S\_RF0L\_Pos)              }}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define FDCAN\_RXF0S\_RF0L          FDCAN\_RXF0S\_RF0L\_Msk                         }}
\DoxyCodeLine{4915 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF0A register  ********************/}}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Pos      (0U)}}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI\_Msk      (0x3FUL << FDCAN\_RXF0A\_F0AI\_Pos)             }}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define FDCAN\_RXF0A\_F0AI          FDCAN\_RXF0A\_F0AI\_Msk                         }}
\DoxyCodeLine{4920 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXBC register  ********************/}}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define FDCAN\_RXBC\_RBSA\_Pos       (2U)}}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define FDCAN\_RXBC\_RBSA\_Msk       (0x3FFFUL << FDCAN\_RXBC\_RBSA\_Pos)            }}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define FDCAN\_RXBC\_RBSA           FDCAN\_RXBC\_RBSA\_Msk                          }}
\DoxyCodeLine{4925 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1C register  ********************/}}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1SA\_Pos      (2U)}}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1SA\_Msk      (0x3FFFUL << FDCAN\_RXF1C\_F1SA\_Pos)           }}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1SA          FDCAN\_RXF1C\_F1SA\_Msk                         }}
\DoxyCodeLine{4929 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1S\_Pos       (16U)}}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1S\_Msk       (0x7FUL << FDCAN\_RXF1C\_F1S\_Pos)              }}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1S           FDCAN\_RXF1C\_F1S\_Msk                          }}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1WM\_Pos      (24U)}}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1WM\_Msk      (0x7FUL << FDCAN\_RXF1C\_F1WM\_Pos)             }}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1WM          FDCAN\_RXF1C\_F1WM\_Msk                         }}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1OM\_Pos      (31U)}}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1OM\_Msk      (0x1UL << FDCAN\_RXF1C\_F1OM\_Pos)              }}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define FDCAN\_RXF1C\_F1OM          FDCAN\_RXF1C\_F1OM\_Msk                         }}
\DoxyCodeLine{4939 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1S register  ********************/}}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Pos      (0U)}}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL\_Msk      (0x7FUL << FDCAN\_RXF1S\_F1FL\_Pos)             }}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1FL          FDCAN\_RXF1S\_F1FL\_Msk                         }}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Pos      (8U)}}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI\_Msk      (0x3FUL << FDCAN\_RXF1S\_F1GI\_Pos)             }}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1GI          FDCAN\_RXF1S\_F1GI\_Msk                         }}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Pos      (16U)}}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI\_Msk      (0x3FUL << FDCAN\_RXF1S\_F1PI\_Pos)             }}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1PI          FDCAN\_RXF1S\_F1PI\_Msk                         }}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Pos       (24U)}}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F\_Msk       (0x1UL << FDCAN\_RXF1S\_F1F\_Pos)               }}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_F1F           FDCAN\_RXF1S\_F1F\_Msk                          }}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Pos      (25U)}}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L\_Msk      (0x1UL << FDCAN\_RXF1S\_RF1L\_Pos)              }}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define FDCAN\_RXF1S\_RF1L          FDCAN\_RXF1S\_RF1L\_Msk                         }}
\DoxyCodeLine{4956 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXF1A register  ********************/}}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Pos      (0U)}}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI\_Msk      (0x3FUL << FDCAN\_RXF1A\_F1AI\_Pos)             }}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define FDCAN\_RXF1A\_F1AI          FDCAN\_RXF1A\_F1AI\_Msk                         }}
\DoxyCodeLine{4961 \textcolor{comment}{/*****************  Bit definition for FDCAN\_RXESC register  ********************/}}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F0DS\_Pos      (0U)}}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F0DS\_Msk      (0x7UL << FDCAN\_RXESC\_F0DS\_Pos)              }}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F0DS          FDCAN\_RXESC\_F0DS\_Msk                         }}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F1DS\_Pos      (4U)}}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F1DS\_Msk      (0x7UL << FDCAN\_RXESC\_F1DS\_Pos)              }}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_F1DS          FDCAN\_RXESC\_F1DS\_Msk                         }}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_RBDS\_Pos      (8U)}}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_RBDS\_Msk      (0x7UL << FDCAN\_RXESC\_RBDS\_Pos)              }}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define FDCAN\_RXESC\_RBDS          FDCAN\_RXESC\_RBDS\_Msk                         }}
\DoxyCodeLine{4972 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBC register  *********************/}}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TBSA\_Pos       (2U)}}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TBSA\_Msk       (0x3FFFUL << FDCAN\_TXBC\_TBSA\_Pos)            }}
\DoxyCodeLine{4975 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TBSA           FDCAN\_TXBC\_TBSA\_Msk                          }}
\DoxyCodeLine{4976 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_NDTB\_Pos       (16U)}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_NDTB\_Msk       (0x3FUL << FDCAN\_TXBC\_NDTB\_Pos)              }}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_NDTB           FDCAN\_TXBC\_NDTB\_Msk                          }}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQS\_Pos       (24U)}}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQS\_Msk       (0x3FUL << FDCAN\_TXBC\_TFQS\_Pos)              }}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQS           FDCAN\_TXBC\_TFQS\_Msk                          }}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Pos       (30U)}}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM\_Msk       (0x1UL << FDCAN\_TXBC\_TFQM\_Pos)               }}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define FDCAN\_TXBC\_TFQM           FDCAN\_TXBC\_TFQM\_Msk                          }}
\DoxyCodeLine{4986 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXFQS register  *********************/}}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Pos      (0U)}}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL\_Msk      (0x3FUL << FDCAN\_TXFQS\_TFFL\_Pos)             }}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFFL          FDCAN\_TXFQS\_TFFL\_Msk                         }}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Pos      (8U)}}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI\_Msk      (0x1FUL << FDCAN\_TXFQS\_TFGI\_Pos)             }}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFGI          FDCAN\_TXFQS\_TFGI\_Msk                         }}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Pos     (16U)}}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI\_Msk     (0x1FUL << FDCAN\_TXFQS\_TFQPI\_Pos)            }}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQPI         FDCAN\_TXFQS\_TFQPI\_Msk                        }}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Pos      (21U)}}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF\_Msk      (0x1UL << FDCAN\_TXFQS\_TFQF\_Pos)              }}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define FDCAN\_TXFQS\_TFQF          FDCAN\_TXFQS\_TFQF\_Msk                         }}
\DoxyCodeLine{5000 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXESC register  *********************/}}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define FDCAN\_TXESC\_TBDS\_Pos      (0U)}}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define FDCAN\_TXESC\_TBDS\_Msk      (0x7UL << FDCAN\_TXESC\_TBDS\_Pos)              }}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define FDCAN\_TXESC\_TBDS          FDCAN\_TXESC\_TBDS\_Msk                         }}
\DoxyCodeLine{5005 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBRP register  *********************/}}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Pos       (0U)}}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP\_Msk       (0xFFFFFFFFUL << FDCAN\_TXBRP\_TRP\_Pos)        }}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define FDCAN\_TXBRP\_TRP           FDCAN\_TXBRP\_TRP\_Msk                          }}
\DoxyCodeLine{5010 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBAR register  *********************/}}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Pos        (0U)}}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR\_Msk        (0xFFFFFFFFUL << FDCAN\_TXBAR\_AR\_Pos)         }}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define FDCAN\_TXBAR\_AR            FDCAN\_TXBAR\_AR\_Msk                           }}
\DoxyCodeLine{5015 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCR register  *********************/}}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Pos        (0U)}}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR\_Msk        (0xFFFFFFFFUL << FDCAN\_TXBCR\_CR\_Pos)         }}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#define FDCAN\_TXBCR\_CR            FDCAN\_TXBCR\_CR\_Msk                           }}
\DoxyCodeLine{5020 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTO register  *********************/}}
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Pos        (0U)}}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO\_Msk        (0xFFFFFFFFUL << FDCAN\_TXBTO\_TO\_Pos)         }}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define FDCAN\_TXBTO\_TO            FDCAN\_TXBTO\_TO\_Msk                           }}
\DoxyCodeLine{5025 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBCF register  *********************/}}
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Pos        (0U)}}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF\_Msk        (0xFFFFFFFFUL << FDCAN\_TXBCF\_CF\_Pos)         }}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define FDCAN\_TXBCF\_CF            FDCAN\_TXBCF\_CF\_Msk                           }}
\DoxyCodeLine{5030 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXBTIE register  ********************/}}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Pos      (0U)}}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE\_Msk      (0xFFFFFFFFUL << FDCAN\_TXBTIE\_TIE\_Pos)       }}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define FDCAN\_TXBTIE\_TIE          FDCAN\_TXBTIE\_TIE\_Msk                         }}
\DoxyCodeLine{5035 \textcolor{comment}{/*****************  Bit definition for FDCAN\_ TXBCIE register  *******************/}}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Pos     (0U)}}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE\_Msk     (0xFFFFFFFFUL << FDCAN\_TXBCIE\_CFIE\_Pos)      }}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define FDCAN\_TXBCIE\_CFIE         FDCAN\_TXBCIE\_CFIE\_Msk                        }}
\DoxyCodeLine{5040 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFC register  *********************/}}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFSA\_Pos      (2U)}}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFSA\_Msk      (0x3FFFUL << FDCAN\_TXEFC\_EFSA\_Pos)           }}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFSA          FDCAN\_TXEFC\_EFSA\_Msk                         }}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFS\_Pos       (16U)}}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFS\_Msk       (0x3FUL << FDCAN\_TXEFC\_EFS\_Pos)              }}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFS           FDCAN\_TXEFC\_EFS\_Msk                          }}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFWM\_Pos      (24U)}}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFWM\_Msk      (0x3FUL << FDCAN\_TXEFC\_EFWM\_Pos)             }}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define FDCAN\_TXEFC\_EFWM          FDCAN\_TXEFC\_EFWM\_Msk                         }}
\DoxyCodeLine{5051 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFS register  *********************/}}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Pos      (0U)}}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL\_Msk      (0x3FUL << FDCAN\_TXEFS\_EFFL\_Pos)             }}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFFL          FDCAN\_TXEFS\_EFFL\_Msk                         }}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Pos      (8U)}}
\DoxyCodeLine{5056 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI\_Msk      (0x1FUL << FDCAN\_TXEFS\_EFGI\_Pos)             }}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFGI          FDCAN\_TXEFS\_EFGI\_Msk                         }}
\DoxyCodeLine{5058 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Pos      (16U)}}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI\_Msk      (0x1FUL << FDCAN\_TXEFS\_EFPI\_Pos)             }}
\DoxyCodeLine{5060 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFPI          FDCAN\_TXEFS\_EFPI\_Msk                         }}
\DoxyCodeLine{5061 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Pos       (24U)}}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF\_Msk       (0x1UL << FDCAN\_TXEFS\_EFF\_Pos)               }}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_EFF           FDCAN\_TXEFS\_EFF\_Msk                          }}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Pos      (25U)}}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL\_Msk      (0x1UL << FDCAN\_TXEFS\_TEFL\_Pos)              }}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define FDCAN\_TXEFS\_TEFL          FDCAN\_TXEFS\_TEFL\_Msk                         }}
\DoxyCodeLine{5068 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TXEFA register  *********************/}}
\DoxyCodeLine{5069 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Pos      (0U)}}
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI\_Msk      (0x1FUL << FDCAN\_TXEFA\_EFAI\_Pos)             }}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define FDCAN\_TXEFA\_EFAI          FDCAN\_TXEFA\_EFAI\_Msk                         }}
\DoxyCodeLine{5073 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTTMC register  *********************/}}
\DoxyCodeLine{5074 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TMSA\_Pos      (2U)}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TMSA\_Msk      (0x3FFFUL << FDCAN\_TTTMC\_TMSA\_Pos)           }}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TMSA          FDCAN\_TTTMC\_TMSA\_Msk                         }}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TME\_Pos       (16U)}}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TME\_Msk       (0x7FUL << FDCAN\_TTTMC\_TME\_Pos)              }}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define FDCAN\_TTTMC\_TME           FDCAN\_TTTMC\_TME\_Msk                          }}
\DoxyCodeLine{5081 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTRMC register  *********************/}}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RID\_Pos       (0U)}}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RID\_Msk       (0x1FFFFFFFUL << FDCAN\_TTRMC\_RID\_Pos)        }}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RID           FDCAN\_TTRMC\_RID\_Msk                          }}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_XTD\_Pos       (30U)}}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_XTD\_Msk       (0x1UL << FDCAN\_TTRMC\_XTD\_Pos)               }}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_XTD           FDCAN\_TTRMC\_XTD\_Msk                          }}
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RMPS\_Pos      (31U)}}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RMPS\_Msk      (0x1UL << FDCAN\_TTRMC\_RMPS\_Pos)              }}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define FDCAN\_TTRMC\_RMPS          FDCAN\_TTRMC\_RMPS\_Msk                         }}
\DoxyCodeLine{5092 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTOCF register  *********************/}}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_OM\_Pos        (0U)}}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_OM\_Msk        (0x3UL << FDCAN\_TTOCF\_OM\_Pos)                }}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_OM            FDCAN\_TTOCF\_OM\_Msk                           }}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_GEN\_Pos       (3U)}}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_GEN\_Msk       (0x1UL << FDCAN\_TTOCF\_GEN\_Pos)               }}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_GEN           FDCAN\_TTOCF\_GEN\_Msk                          }}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_TM\_Pos        (4U)}}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_TM\_Msk        (0x1UL << FDCAN\_TTOCF\_TM\_Pos)                }}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_TM            FDCAN\_TTOCF\_TM\_Msk                           }}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_LDSDL\_Pos     (5U)}}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_LDSDL\_Msk     (0x7UL << FDCAN\_TTOCF\_LDSDL\_Pos)             }}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_LDSDL         FDCAN\_TTOCF\_LDSDL\_Msk                        }}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_IRTO\_Pos      (8U)}}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_IRTO\_Msk      (0x7FUL << FDCAN\_TTOCF\_IRTO\_Pos)             }}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_IRTO          FDCAN\_TTOCF\_IRTO\_Msk                         }}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EECS\_Pos      (15U)}}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EECS\_Msk      (0x1UL << FDCAN\_TTOCF\_EECS\_Pos)              }}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EECS          FDCAN\_TTOCF\_EECS\_Msk                         }}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_AWL\_Pos       (16U)}}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_AWL\_Msk       (0xFFUL << FDCAN\_TTOCF\_AWL\_Pos)              }}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_AWL           FDCAN\_TTOCF\_AWL\_Msk                          }}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EGTF\_Pos      (24U)}}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EGTF\_Msk      (0x1UL << FDCAN\_TTOCF\_EGTF\_Pos)              }}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EGTF          FDCAN\_TTOCF\_EGTF\_Msk                         }}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_ECC\_Pos       (25U)}}
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_ECC\_Msk       (0x1UL << FDCAN\_TTOCF\_ECC\_Pos)               }}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_ECC           FDCAN\_TTOCF\_ECC\_Msk                          }}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EVTP\_Pos      (26U)}}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EVTP\_Msk      (0x1UL << FDCAN\_TTOCF\_EVTP\_Pos)              }}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define FDCAN\_TTOCF\_EVTP          FDCAN\_TTOCF\_EVTP\_Msk                         }}
\DoxyCodeLine{5124 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTMLM register  *********************/}}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CCM\_Pos       (0U)}}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CCM\_Msk       (0x3FUL << FDCAN\_TTMLM\_CCM\_Pos)              }}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CCM           FDCAN\_TTMLM\_CCM\_Msk                          }}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CSS\_Pos       (6U)}}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CSS\_Msk       (0x3UL << FDCAN\_TTMLM\_CSS\_Pos)               }}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_CSS           FDCAN\_TTMLM\_CSS\_Msk                          }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_TXEW\_Pos      (8U)}}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_TXEW\_Msk      (0xFUL << FDCAN\_TTMLM\_TXEW\_Pos)              }}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_TXEW          FDCAN\_TTMLM\_TXEW\_Msk                         }}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_ENTT\_Pos      (16U)}}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_ENTT\_Msk      (0xFFFUL << FDCAN\_TTMLM\_ENTT\_Pos)            }}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define FDCAN\_TTMLM\_ENTT          FDCAN\_TTMLM\_ENTT\_Msk                         }}
\DoxyCodeLine{5138 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TURCF register  *********************/}}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_NCL\_Pos       (0U)}}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_NCL\_Msk       (0xFFFFUL << FDCAN\_TURCF\_NCL\_Pos)            }}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_NCL           FDCAN\_TURCF\_NCL\_Msk                          }}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_DC\_Pos        (16U)}}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_DC\_Msk        (0x3FFFUL << FDCAN\_TURCF\_DC\_Pos)             }}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_DC            FDCAN\_TURCF\_DC\_Msk                           }}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_ELT\_Pos       (31U)}}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_ELT\_Msk       (0x1UL << FDCAN\_TURCF\_ELT\_Pos)               }}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define FDCAN\_TURCF\_ELT           FDCAN\_TURCF\_ELT\_Msk                          }}
\DoxyCodeLine{5149 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTOCN register  ********************/}}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SGT\_Pos       (0U)}}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SGT\_Msk       (0x1UL << FDCAN\_TTOCN\_SGT\_Pos)               }}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SGT           FDCAN\_TTOCN\_SGT\_Msk                          }}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ECS\_Pos       (1U)}}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ECS\_Msk       (0x1UL << FDCAN\_TTOCN\_ECS\_Pos)               }}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ECS           FDCAN\_TTOCN\_ECS\_Msk                          }}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWP\_Pos       (2U)}}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWP\_Msk       (0x1UL << FDCAN\_TTOCN\_SWP\_Pos)               }}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWP           FDCAN\_TTOCN\_SWP\_Msk                          }}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWS\_Pos       (3U)}}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWS\_Msk       (0x3UL << FDCAN\_TTOCN\_SWS\_Pos)               }}
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_SWS           FDCAN\_TTOCN\_SWS\_Msk                          }}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_RTIE\_Pos      (5U)}}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_RTIE\_Msk      (0x1UL << FDCAN\_TTOCN\_RTIE\_Pos)              }}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_RTIE          FDCAN\_TTOCN\_RTIE\_Msk                         }}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMC\_Pos       (6U)}}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMC\_Msk       (0x3UL << FDCAN\_TTOCN\_TMC\_Pos)               }}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMC           FDCAN\_TTOCN\_TMC\_Msk                          }}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TTIE\_Pos      (8U)}}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TTIE\_Msk      (0x1UL << FDCAN\_TTOCN\_TTIE\_Pos)              }}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TTIE          FDCAN\_TTOCN\_TTIE\_Msk                         }}
\DoxyCodeLine{5171 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_GCS\_Pos       (9U)}}
\DoxyCodeLine{5172 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_GCS\_Msk       (0x1UL << FDCAN\_TTOCN\_GCS\_Pos)               }}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_GCS           FDCAN\_TTOCN\_GCS\_Msk                          }}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_FGP\_Pos       (10U)}}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_FGP\_Msk       (0x1UL << FDCAN\_TTOCN\_FGP\_Pos)               }}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_FGP           FDCAN\_TTOCN\_FGP\_Msk                          }}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMG\_Pos       (11U)}}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMG\_Msk       (0x1UL << FDCAN\_TTOCN\_TMG\_Pos)               }}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_TMG           FDCAN\_TTOCN\_TMG\_Msk                          }}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_NIG\_Pos       (12U)}}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_NIG\_Msk       (0x1UL << FDCAN\_TTOCN\_NIG\_Pos)               }}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_NIG           FDCAN\_TTOCN\_NIG\_Msk                          }}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ESCN\_Pos      (13U)}}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ESCN\_Msk      (0x1UL << FDCAN\_TTOCN\_ESCN\_Pos)              }}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_ESCN          FDCAN\_TTOCN\_ESCN\_Msk                         }}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_LCKC\_Pos      (15U)}}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_LCKC\_Msk      (0x1UL << FDCAN\_TTOCN\_LCKC\_Pos)              }}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define FDCAN\_TTOCN\_LCKC          FDCAN\_TTOCN\_LCKC\_Msk                         }}
\DoxyCodeLine{5190 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTGTP register  ********************/}}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_TP\_Pos        (0U)}}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_TP\_Msk        (0xFFFFUL << FDCAN\_TTGTP\_TP\_Pos)             }}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_TP            FDCAN\_TTGTP\_TP\_Msk                           }}
\DoxyCodeLine{5194 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_CTP\_Pos       (16U)}}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_CTP\_Msk       (0xFFFFUL << FDCAN\_TTGTP\_CTP\_Pos)            }}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define FDCAN\_TTGTP\_CTP           FDCAN\_TTGTP\_CTP\_Msk                          }}
\DoxyCodeLine{5198 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTTMK register  ********************/}}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TM\_Pos        (0U)}}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TM\_Msk        (0xFFFFUL << FDCAN\_TTTMK\_TM\_Pos)             }}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TM            FDCAN\_TTTMK\_TM\_Msk                           }}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TICC\_Pos      (16U)}}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TICC\_Msk      (0x7FUL << FDCAN\_TTTMK\_TICC\_Pos)             }}
\DoxyCodeLine{5204 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_TICC          FDCAN\_TTTMK\_TICC\_Msk                         }}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_LCKM\_Pos      (31U)}}
\DoxyCodeLine{5206 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_LCKM\_Msk      (0x1UL << FDCAN\_TTTMK\_LCKM\_Pos)              }}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define FDCAN\_TTTMK\_LCKM          FDCAN\_TTTMK\_LCKM\_Msk                         }}
\DoxyCodeLine{5209 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTIR register  ********************/}}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SBC\_Pos        (0U)}}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SBC\_Msk        (0x1UL << FDCAN\_TTIR\_SBC\_Pos)                }}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SBC            FDCAN\_TTIR\_SBC\_Msk                           }}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SMC\_Pos        (1U)}}
\DoxyCodeLine{5214 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SMC\_Msk        (0x1UL << FDCAN\_TTIR\_SMC\_Pos)                }}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SMC            FDCAN\_TTIR\_SMC\_Msk                           }}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CSM\_Pos        (2U)}}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CSM\_Msk        (0x1UL << FDCAN\_TTIR\_CSM\_Pos)                }}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CSM            FDCAN\_TTIR\_CSM\_Msk                           }}
\DoxyCodeLine{5219 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SOG\_Pos        (3U)}}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SOG\_Msk        (0x1UL << FDCAN\_TTIR\_SOG\_Pos)                }}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SOG            FDCAN\_TTIR\_SOG\_Msk                           }}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_RTMI\_Pos       (4U)}}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_RTMI\_Msk       (0x1UL << FDCAN\_TTIR\_RTMI\_Pos)               }}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_RTMI           FDCAN\_TTIR\_RTMI\_Msk                          }}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TTMI\_Pos       (5U)}}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TTMI\_Msk       (0x1UL << FDCAN\_TTIR\_TTMI\_Pos)               }}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TTMI           FDCAN\_TTIR\_TTMI\_Msk                          }}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SWE\_Pos        (6U)}}
\DoxyCodeLine{5229 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SWE\_Msk        (0x1UL << FDCAN\_TTIR\_SWE\_Pos)                }}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SWE            FDCAN\_TTIR\_SWE\_Msk                           }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTW\_Pos        (7U)}}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTW\_Msk        (0x1UL << FDCAN\_TTIR\_GTW\_Pos)                }}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTW            FDCAN\_TTIR\_GTW\_Msk                           }}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTD\_Pos        (8U)}}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTD\_Msk        (0x1UL << FDCAN\_TTIR\_GTD\_Pos)                }}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTD            FDCAN\_TTIR\_GTD\_Msk                           }}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTE\_Pos        (9U)}}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTE\_Msk        (0x1UL << FDCAN\_TTIR\_GTE\_Pos)                }}
\DoxyCodeLine{5239 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_GTE            FDCAN\_TTIR\_GTE\_Msk                           }}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXU\_Pos        (10U)}}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXU\_Msk        (0x1UL << FDCAN\_TTIR\_TXU\_Pos)                }}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXU            FDCAN\_TTIR\_TXU\_Msk                           }}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXO\_Pos        (11U)}}
\DoxyCodeLine{5244 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXO\_Msk        (0x1UL << FDCAN\_TTIR\_TXO\_Pos)                }}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_TXO            FDCAN\_TTIR\_TXO\_Msk                           }}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE1\_Pos        (12U)}}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE1\_Msk        (0x1UL << FDCAN\_TTIR\_SE1\_Pos)                }}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE1            FDCAN\_TTIR\_SE1\_Msk                           }}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE2\_Pos        (13U)}}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE2\_Msk        (0x1UL << FDCAN\_TTIR\_SE2\_Pos)                }}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_SE2            FDCAN\_TTIR\_SE2\_Msk                           }}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_ELC\_Pos        (14U)}}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_ELC\_Msk        (0x1UL << FDCAN\_TTIR\_ELC\_Pos)                }}
\DoxyCodeLine{5254 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_ELC            FDCAN\_TTIR\_ELC\_Msk                           }}
\DoxyCodeLine{5255 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_IWT\_Pos        (15U)}}
\DoxyCodeLine{5256 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_IWT\_Msk        (0x1UL << FDCAN\_TTIR\_IWT\_Pos)                }}
\DoxyCodeLine{5257 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_IWT            FDCAN\_TTIR\_IWT\_Msk                           }}
\DoxyCodeLine{5258 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_WT\_Pos         (16U)}}
\DoxyCodeLine{5259 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_WT\_Msk         (0x1UL << FDCAN\_TTIR\_WT\_Pos)                 }}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_WT             FDCAN\_TTIR\_WT\_Msk                            }}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_AW\_Pos         (17U)}}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_AW\_Msk         (0x1UL << FDCAN\_TTIR\_AW\_Pos)                 }}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_AW             FDCAN\_TTIR\_AW\_Msk                            }}
\DoxyCodeLine{5264 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CER\_Pos        (18U)}}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CER\_Msk        (0x1UL << FDCAN\_TTIR\_CER\_Pos)                }}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define FDCAN\_TTIR\_CER            FDCAN\_TTIR\_CER\_Msk                           }}
\DoxyCodeLine{5268 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTIE register  ********************/}}
\DoxyCodeLine{5269 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SBCE\_Pos       (0U)}}
\DoxyCodeLine{5270 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SBCE\_Msk       (0x1UL << FDCAN\_TTIE\_SBCE\_Pos)               }}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SBCE           FDCAN\_TTIE\_SBCE\_Msk                          }}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SMCE\_Pos       (1U)}}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SMCE\_Msk       (0x1UL << FDCAN\_TTIE\_SMCE\_Pos)               }}
\DoxyCodeLine{5274 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SMCE           FDCAN\_TTIE\_SMCE\_Msk                          }}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CSME\_Pos       (2U)}}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CSME\_Msk       (0x1UL << FDCAN\_TTIE\_CSME\_Pos)               }}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CSME           FDCAN\_TTIE\_CSME\_Msk                          }}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SOGE\_Pos       (3U)}}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SOGE\_Msk       (0x1UL << FDCAN\_TTIE\_SOGE\_Pos)               }}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SOGE           FDCAN\_TTIE\_SOGE\_Msk                          }}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_RTMIE\_Pos      (4U)}}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_RTMIE\_Msk      (0x1UL << FDCAN\_TTIE\_RTMIE\_Pos)              }}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_RTMIE          FDCAN\_TTIE\_RTMIE\_Msk                         }}
\DoxyCodeLine{5284 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TTMIE\_Pos      (5U)}}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TTMIE\_Msk      (0x1UL << FDCAN\_TTIE\_TTMIE\_Pos)              }}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TTMIE          FDCAN\_TTIE\_TTMIE\_Msk                         }}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SWEE\_Pos       (6U)}}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SWEE\_Msk       (0x1UL << FDCAN\_TTIE\_SWEE\_Pos)               }}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SWEE           FDCAN\_TTIE\_SWEE\_Msk                          }}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTWE\_Pos       (7U)}}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTWE\_Msk       (0x1UL << FDCAN\_TTIE\_GTWE\_Pos)               }}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTWE           FDCAN\_TTIE\_GTWE\_Msk                          }}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTDE\_Pos       (8U)}}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTDE\_Msk       (0x1UL << FDCAN\_TTIE\_GTDE\_Pos)               }}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTDE           FDCAN\_TTIE\_GTDE\_Msk                          }}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTEE\_Pos       (9U)}}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTEE\_Msk       (0x1UL << FDCAN\_TTIE\_GTEE\_Pos)               }}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_GTEE           FDCAN\_TTIE\_GTEE\_Msk                          }}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXUE\_Pos       (10U)}}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXUE\_Msk       (0x1UL << FDCAN\_TTIE\_TXUE\_Pos)               }}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXUE           FDCAN\_TTIE\_TXUE\_Msk                          }}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXOE\_Pos       (11U)}}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXOE\_Msk       (0x1UL << FDCAN\_TTIE\_TXOE\_Pos)               }}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_TXOE           FDCAN\_TTIE\_TXOE\_Msk                          }}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE1E\_Pos       (12U)}}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE1E\_Msk       (0x1UL << FDCAN\_TTIE\_SE1E\_Pos)               }}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE1E           FDCAN\_TTIE\_SE1E\_Msk                          }}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE2E\_Pos       (13U)}}
\DoxyCodeLine{5309 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE2E\_Msk       (0x1UL << FDCAN\_TTIE\_SE2E\_Pos)               }}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_SE2E           FDCAN\_TTIE\_SE2E\_Msk                          }}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_ELCE\_Pos       (14U)}}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_ELCE\_Msk       (0x1UL << FDCAN\_TTIE\_ELCE\_Pos)               }}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_ELCE           FDCAN\_TTIE\_ELCE\_Msk                          }}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_IWTE\_Pos       (15U)}}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_IWTE\_Msk       (0x1UL << FDCAN\_TTIE\_IWTE\_Pos)               }}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_IWTE           FDCAN\_TTIE\_IWTE\_Msk                          }}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_WTE\_Pos        (16U)}}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_WTE\_Msk        (0x1UL << FDCAN\_TTIE\_WTE\_Pos)                }}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_WTE            FDCAN\_TTIE\_WTE\_Msk                           }}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_AWE\_Pos        (17U)}}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_AWE\_Msk        (0x1UL << FDCAN\_TTIE\_AWE\_Pos)                }}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_AWE            FDCAN\_TTIE\_AWE\_Msk                           }}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CERE\_Pos       (18U)}}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CERE\_Msk       (0x1UL << FDCAN\_TTIE\_CERE\_Pos)               }}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define FDCAN\_TTIE\_CERE           FDCAN\_TTIE\_CERE\_Msk                          }}
\DoxyCodeLine{5327 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTILS register  ********************/}}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SBCS\_Pos      (0U)}}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SBCS\_Msk      (0x1UL << FDCAN\_TTILS\_SBCS\_Pos)              }}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SBCS          FDCAN\_TTILS\_SBCS\_Msk                         }}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SMCS\_Pos      (1U)}}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SMCS\_Msk      (0x1UL << FDCAN\_TTILS\_SMCS\_Pos)              }}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SMCS          FDCAN\_TTILS\_SMCS\_Msk                         }}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CSMS\_Pos      (2U)}}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CSMS\_Msk      (0x1UL << FDCAN\_TTILS\_CSMS\_Pos)              }}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CSMS          FDCAN\_TTILS\_CSMS\_Msk                         }}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SOGS\_Pos      (3U)}}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SOGS\_Msk      (0x1UL << FDCAN\_TTILS\_SOGS\_Pos)              }}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SOGS          FDCAN\_TTILS\_SOGS\_Msk                         }}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_RTMIS\_Pos     (4U)}}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_RTMIS\_Msk     (0x1UL << FDCAN\_TTILS\_RTMIS\_Pos)             }}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_RTMIS         FDCAN\_TTILS\_RTMIS\_Msk                        }}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TTMIS\_Pos     (5U)}}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TTMIS\_Msk     (0x1UL << FDCAN\_TTILS\_TTMIS\_Pos)             }}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TTMIS         FDCAN\_TTILS\_TTMIS\_Msk                        }}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SWES\_Pos      (6U)}}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SWES\_Msk      (0x1UL << FDCAN\_TTILS\_SWES\_Pos)              }}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SWES          FDCAN\_TTILS\_SWES\_Msk                         }}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTWS\_Pos      (7U)}}
\DoxyCodeLine{5350 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTWS\_Msk      (0x1UL << FDCAN\_TTILS\_GTWS\_Pos)              }}
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTWS          FDCAN\_TTILS\_GTWS\_Msk                         }}
\DoxyCodeLine{5352 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTDS\_Pos      (8U)}}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTDS\_Msk      (0x1UL << FDCAN\_TTILS\_GTDS\_Pos)              }}
\DoxyCodeLine{5354 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTDS          FDCAN\_TTILS\_GTDS\_Msk                         }}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTES\_Pos      (9U)}}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTES\_Msk      (0x1UL << FDCAN\_TTILS\_GTES\_Pos)              }}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_GTES          FDCAN\_TTILS\_GTES\_Msk                         }}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXUS\_Pos      (10U)}}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXUS\_Msk      (0x1UL << FDCAN\_TTILS\_TXUS\_Pos)              }}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXUS          FDCAN\_TTILS\_TXUS\_Msk                         }}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXOS\_Pos      (11U)}}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXOS\_Msk      (0x1UL << FDCAN\_TTILS\_TXOS\_Pos)              }}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_TXOS          FDCAN\_TTILS\_TXOS\_Msk                         }}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE1S\_Pos      (12U)}}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE1S\_Msk      (0x1UL << FDCAN\_TTILS\_SE1S\_Pos)              }}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE1S          FDCAN\_TTILS\_SE1S\_Msk                         }}
\DoxyCodeLine{5367 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE2S\_Pos      (13U)}}
\DoxyCodeLine{5368 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE2S\_Msk      (0x1UL << FDCAN\_TTILS\_SE2S\_Pos)              }}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_SE2S          FDCAN\_TTILS\_SE2S\_Msk                         }}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_ELCS\_Pos      (14U)}}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_ELCS\_Msk      (0x1UL << FDCAN\_TTILS\_ELCS\_Pos)              }}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_ELCS          FDCAN\_TTILS\_ELCS\_Msk                         }}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_IWTS\_Pos      (15U)}}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_IWTS\_Msk      (0x1UL << FDCAN\_TTILS\_IWTS\_Pos)              }}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_IWTS          FDCAN\_TTILS\_IWTS\_Msk                         }}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_WTS\_Pos       (16U)}}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_WTS\_Msk       (0x1UL << FDCAN\_TTILS\_WTS\_Pos)               }}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_WTS           FDCAN\_TTILS\_WTS\_Msk                          }}
\DoxyCodeLine{5379 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_AWS\_Pos       (17U)}}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_AWS\_Msk       (0x1UL << FDCAN\_TTILS\_AWS\_Pos)               }}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_AWS           FDCAN\_TTILS\_AWS\_Msk                          }}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CERS\_Pos      (18U)}}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CERS\_Msk      (0x1UL << FDCAN\_TTILS\_CERS\_Pos)              }}
\DoxyCodeLine{5384 \textcolor{preprocessor}{\#define FDCAN\_TTILS\_CERS          FDCAN\_TTILS\_CERS\_Msk                         }}
\DoxyCodeLine{5386 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTOST register  ********************/}}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_EL\_Pos        (0U)}}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_EL\_Msk        (0x3UL << FDCAN\_TTOST\_EL\_Pos)                }}
\DoxyCodeLine{5389 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_EL            FDCAN\_TTOST\_EL\_Msk                           }}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_MS\_Pos        (2U)}}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_MS\_Msk        (0x3UL << FDCAN\_TTOST\_MS\_Pos)                }}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_MS            FDCAN\_TTOST\_MS\_Msk                           }}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SYS\_Pos       (4U)}}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SYS\_Msk       (0x3UL << FDCAN\_TTOST\_SYS\_Pos)               }}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SYS           FDCAN\_TTOST\_SYS\_Msk                          }}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QGTP\_Pos      (6U)}}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QGTP\_Msk      (0x1UL << FDCAN\_TTOST\_QGTP\_Pos)              }}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QGTP          FDCAN\_TTOST\_QGTP\_Msk                         }}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QCS\_Pos       (7U)}}
\DoxyCodeLine{5400 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QCS\_Msk       (0x1UL << FDCAN\_TTOST\_QCS\_Pos)               }}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_QCS           FDCAN\_TTOST\_QCS\_Msk                          }}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_RTO\_Pos       (8U)}}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_RTO\_Msk       (0xFFUL << FDCAN\_TTOST\_RTO\_Pos)              }}
\DoxyCodeLine{5404 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_RTO           FDCAN\_TTOST\_RTO\_Msk                          }}
\DoxyCodeLine{5405 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WGTD\_Pos      (22U)}}
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WGTD\_Msk      (0x1UL << FDCAN\_TTOST\_WGTD\_Pos)              }}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WGTD          FDCAN\_TTOST\_WGTD\_Msk                         }}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GFI\_Pos       (23U)}}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GFI\_Msk       (0x1UL << FDCAN\_TTOST\_GFI\_Pos)               }}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GFI           FDCAN\_TTOST\_GFI\_Msk                          }}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_TMP\_Pos       (24U)}}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_TMP\_Msk       (0x7UL << FDCAN\_TTOST\_TMP\_Pos)               }}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_TMP           FDCAN\_TTOST\_TMP\_Msk                          }}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GSI\_Pos       (27U)}}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GSI\_Msk       (0x1UL << FDCAN\_TTOST\_GSI\_Pos)               }}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_GSI           FDCAN\_TTOST\_GSI\_Msk                          }}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WFE\_Pos       (28U)}}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WFE\_Msk       (0x1UL << FDCAN\_TTOST\_WFE\_Pos)               }}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WFE           FDCAN\_TTOST\_WFE\_Msk                          }}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_AWE\_Pos       (29U)}}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_AWE\_Msk       (0x1UL << FDCAN\_TTOST\_AWE\_Pos)               }}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_AWE           FDCAN\_TTOST\_AWE\_Msk                          }}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WECS\_Pos      (30U)}}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WECS\_Msk      (0x1UL << FDCAN\_TTOST\_WECS\_Pos)              }}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_WECS          FDCAN\_TTOST\_WECS\_Msk                         }}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SPL\_Pos       (31U)}}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SPL\_Msk       (0x1UL << FDCAN\_TTOST\_SPL\_Pos)               }}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define FDCAN\_TTOST\_SPL           FDCAN\_TTOST\_SPL\_Msk                          }}
\DoxyCodeLine{5430 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TURNA register  ********************/}}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define FDCAN\_TURNA\_NAV\_Pos       (0U)}}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define FDCAN\_TURNA\_NAV\_Msk       (0x3FFFFUL << FDCAN\_TURNA\_NAV\_Pos)           }}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define FDCAN\_TURNA\_NAV           FDCAN\_TURNA\_NAV\_Msk                          }}
\DoxyCodeLine{5435 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTLGT register  ********************/}}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_LT\_Pos        (0U)}}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_LT\_Msk        (0xFFFFUL << FDCAN\_TTLGT\_LT\_Pos)             }}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_LT            FDCAN\_TTLGT\_LT\_Msk                           }}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_GT\_Pos        (16U)}}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_GT\_Msk        (0xFFFFUL << FDCAN\_TTLGT\_GT\_Pos)             }}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define FDCAN\_TTLGT\_GT            FDCAN\_TTLGT\_GT\_Msk                           }}
\DoxyCodeLine{5443 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTCTC register  ********************/}}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CT\_Pos        (0U)}}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CT\_Msk        (0xFFFFUL << FDCAN\_TTCTC\_CT\_Pos)             }}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CT            FDCAN\_TTCTC\_CT\_Msk                           }}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CC\_Pos        (16U)}}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CC\_Msk        (0x3FUL << FDCAN\_TTCTC\_CC\_Pos)               }}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define FDCAN\_TTCTC\_CC            FDCAN\_TTCTC\_CC\_Msk                           }}
\DoxyCodeLine{5451 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTCPT register  ********************/}}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_CCV\_Pos       (0U)}}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_CCV\_Msk       (0x3FUL << FDCAN\_TTCPT\_CCV\_Pos)              }}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_CCV           FDCAN\_TTCPT\_CCV\_Msk                          }}
\DoxyCodeLine{5455 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_SWV\_Pos       (16U)}}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_SWV\_Msk       (0xFFFFUL << FDCAN\_TTCPT\_SWV\_Pos)            }}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define FDCAN\_TTCPT\_SWV           FDCAN\_TTCPT\_SWV\_Msk                          }}
\DoxyCodeLine{5459 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTCSM register  ********************/}}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define FDCAN\_TTCSM\_CSM\_Pos       (0U)}}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define FDCAN\_TTCSM\_CSM\_Msk       (0xFFFFUL << FDCAN\_TTCSM\_CSM\_Pos)            }}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define FDCAN\_TTCSM\_CSM           FDCAN\_TTCSM\_CSM\_Msk                          }}
\DoxyCodeLine{5464 \textcolor{comment}{/*****************  Bit definition for FDCAN\_TTTS register  *********************/}}
\DoxyCodeLine{5465 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_SWTSEL\_Pos     (0U)}}
\DoxyCodeLine{5466 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_SWTSEL\_Msk     (0x3UL << FDCAN\_TTTS\_SWTSEL\_Pos)             }}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_SWTSEL         FDCAN\_TTTS\_SWTSEL\_Msk                        }}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_EVTSEL\_Pos     (4U)}}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_EVTSEL\_Msk     (0x3UL << FDCAN\_TTTS\_EVTSEL\_Pos)             }}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define FDCAN\_TTTS\_EVTSEL         FDCAN\_TTTS\_EVTSEL\_Msk                        }}
\DoxyCodeLine{5472 \textcolor{comment}{/********************************************************************************/}}
\DoxyCodeLine{5473 \textcolor{comment}{/*                                                                              */}}
\DoxyCodeLine{5474 \textcolor{comment}{/*                      FDCANCCU (Clock Calibration unit)                       */}}
\DoxyCodeLine{5475 \textcolor{comment}{/*                                                                              */}}
\DoxyCodeLine{5476 \textcolor{comment}{/********************************************************************************/}}
\DoxyCodeLine{5477 }
\DoxyCodeLine{5478 \textcolor{comment}{/*****************  Bit definition for FDCANCCU\_CREL register  ******************/}}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_DAY\_Pos        (0U)}}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_DAY\_Msk        (0xFFUL << FDCANCCU\_CREL\_DAY\_Pos)         }}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_DAY            FDCANCCU\_CREL\_DAY\_Msk                     }}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_MON\_Pos        (8U)}}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_MON\_Msk        (0xFFUL << FDCANCCU\_CREL\_MON\_Pos)         }}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_MON            FDCANCCU\_CREL\_MON\_Msk                     }}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_YEAR\_Pos       (16U)}}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_YEAR\_Msk       (0xFUL << FDCANCCU\_CREL\_YEAR\_Pos)         }}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_YEAR           FDCANCCU\_CREL\_YEAR\_Msk                    }}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_SUBSTEP\_Pos    (20U)}}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_SUBSTEP\_Msk    (0xFUL << FDCANCCU\_CREL\_SUBSTEP\_Pos)      }}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_SUBSTEP        FDCANCCU\_CREL\_SUBSTEP\_Msk                 }}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_STEP\_Pos       (24U)}}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_STEP\_Msk       (0xFUL << FDCANCCU\_CREL\_STEP\_Pos)         }}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_STEP           FDCANCCU\_CREL\_STEP\_Msk                    }}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_REL\_Pos        (28U)}}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_REL\_Msk        (0xFUL << FDCANCCU\_CREL\_REL\_Pos)          }}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define FDCANCCU\_CREL\_REL            FDCANCCU\_CREL\_REL\_Msk                     }}
\DoxyCodeLine{5498 \textcolor{comment}{/*****************  Bit definition for FDCANCCU\_CCFG register  ******************/}}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_TQBT\_Pos       (0U)}}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_TQBT\_Msk       (0x1FUL << FDCANCCU\_CCFG\_TQBT\_Pos)        }}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_TQBT           FDCANCCU\_CCFG\_TQBT\_Msk                    }}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_BCC\_Pos        (6U)}}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_BCC\_Msk        (0x1UL << FDCANCCU\_CCFG\_BCC\_Pos)          }}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_BCC            FDCANCCU\_CCFG\_BCC\_Msk                     }}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CFL\_Pos        (7U)}}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CFL\_Msk        (0x1UL << FDCANCCU\_CCFG\_CFL\_Pos)          }}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CFL            FDCANCCU\_CCFG\_CFL\_Msk                     }}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_OCPM\_Pos       (8U)}}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_OCPM\_Msk       (0xFFUL << FDCANCCU\_CCFG\_OCPM\_Pos)        }}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_OCPM           FDCANCCU\_CCFG\_OCPM\_Msk                    }}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CDIV\_Pos       (16U)}}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CDIV\_Msk       (0xFUL << FDCANCCU\_CCFG\_CDIV\_Pos)         }}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_CDIV           FDCANCCU\_CCFG\_CDIV\_Msk                    }}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_SWR\_Pos        (31U)}}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_SWR\_Msk        (0x1UL << FDCANCCU\_CCFG\_SWR\_Pos)          }}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define FDCANCCU\_CCFG\_SWR            FDCANCCU\_CCFG\_SWR\_Msk                     }}
\DoxyCodeLine{5518 \textcolor{comment}{/*****************  Bit definition for FDCANCCU\_CSTAT register  *****************/}}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_OCPC\_Pos      (0U)}}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_OCPC\_Msk      (0x3FFFFUL << FDCANCCU\_CSTAT\_OCPC\_Pos)    }}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_OCPC          FDCANCCU\_CSTAT\_OCPC\_Msk                   }}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_TQC\_Pos       (18U)}}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_TQC\_Msk       (0x7FFUL << FDCANCCU\_CSTAT\_TQC\_Pos)       }}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_TQC           FDCANCCU\_CSTAT\_TQC\_Msk                    }}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_CALS\_Pos      (30U)}}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_CALS\_Msk      (0x3UL << FDCANCCU\_CSTAT\_CALS\_Pos)        }}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define FDCANCCU\_CSTAT\_CALS          FDCANCCU\_CSTAT\_CALS\_Msk                   }}
\DoxyCodeLine{5529 \textcolor{comment}{/******************  Bit definition for FDCANCCU\_CWD register  ******************/}}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDC\_Pos         (0U)}}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDC\_Msk         (0xFFFFUL << FDCANCCU\_CWD\_WDC\_Pos)        }}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDC             FDCANCCU\_CWD\_WDC\_Msk                      }}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDV\_Pos         (16U)}}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDV\_Msk         (0xFFFFUL << FDCANCCU\_CWD\_WDV\_Pos)        }}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#define FDCANCCU\_CWD\_WDV             FDCANCCU\_CWD\_WDV\_Msk                      }}
\DoxyCodeLine{5537 \textcolor{comment}{/******************  Bit definition for FDCANCCU\_IR register  *******************/}}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CWE\_Pos          (0U)}}
\DoxyCodeLine{5539 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CWE\_Msk          (0x1UL << FDCANCCU\_IR\_CWE\_Pos)            }}
\DoxyCodeLine{5540 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CWE              FDCANCCU\_IR\_CWE\_Msk                       }}
\DoxyCodeLine{5541 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CSC\_Pos          (1U)}}
\DoxyCodeLine{5542 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CSC\_Msk          (0x1UL << FDCANCCU\_IR\_CSC\_Pos)            }}
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#define FDCANCCU\_IR\_CSC              FDCANCCU\_IR\_CSC\_Msk                       }}
\DoxyCodeLine{5545 \textcolor{comment}{/******************  Bit definition for FDCANCCU\_IE register  *******************/}}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CWEE\_Pos         (0U)}}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CWEE\_Msk         (0x1UL << FDCANCCU\_IE\_CWEE\_Pos)           }}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CWEE             FDCANCCU\_IE\_CWEE\_Msk                      }}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CSCE\_Pos         (1U)}}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CSCE\_Msk         (0x1UL << FDCANCCU\_IE\_CSCE\_Pos)           }}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define FDCANCCU\_IE\_CSCE             FDCANCCU\_IE\_CSCE\_Msk                      }}
\DoxyCodeLine{5553 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5554 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5555 \textcolor{comment}{/*                          HDMI-\/CEC (CEC)                                    */}}
\DoxyCodeLine{5556 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5557 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5558 }
\DoxyCodeLine{5559 \textcolor{comment}{/*******************  Bit definition for CEC\_CR register  *********************/}}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define CEC\_CR\_CECEN\_Pos         (0U)}}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define CEC\_CR\_CECEN\_Msk         (0x1UL << CEC\_CR\_CECEN\_Pos)                   }}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define CEC\_CR\_CECEN             CEC\_CR\_CECEN\_Msk                              }}
\DoxyCodeLine{5563 \textcolor{preprocessor}{\#define CEC\_CR\_TXSOM\_Pos         (1U)}}
\DoxyCodeLine{5564 \textcolor{preprocessor}{\#define CEC\_CR\_TXSOM\_Msk         (0x1UL << CEC\_CR\_TXSOM\_Pos)                   }}
\DoxyCodeLine{5565 \textcolor{preprocessor}{\#define CEC\_CR\_TXSOM             CEC\_CR\_TXSOM\_Msk                              }}
\DoxyCodeLine{5566 \textcolor{preprocessor}{\#define CEC\_CR\_TXEOM\_Pos         (2U)}}
\DoxyCodeLine{5567 \textcolor{preprocessor}{\#define CEC\_CR\_TXEOM\_Msk         (0x1UL << CEC\_CR\_TXEOM\_Pos)                   }}
\DoxyCodeLine{5568 \textcolor{preprocessor}{\#define CEC\_CR\_TXEOM             CEC\_CR\_TXEOM\_Msk                              }}
\DoxyCodeLine{5570 \textcolor{comment}{/*******************  Bit definition for CEC\_CFGR register  *******************/}}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFT\_Pos         (0U)}}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFT\_Msk         (0x7UL << CEC\_CFGR\_SFT\_Pos)                   }}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFT             CEC\_CFGR\_SFT\_Msk                              }}
\DoxyCodeLine{5574 \textcolor{preprocessor}{\#define CEC\_CFGR\_RXTOL\_Pos       (3U)}}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#define CEC\_CFGR\_RXTOL\_Msk       (0x1UL << CEC\_CFGR\_RXTOL\_Pos)                 }}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#define CEC\_CFGR\_RXTOL           CEC\_CFGR\_RXTOL\_Msk                            }}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRESTP\_Pos      (4U)}}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRESTP\_Msk      (0x1UL << CEC\_CFGR\_BRESTP\_Pos)                }}
\DoxyCodeLine{5579 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRESTP          CEC\_CFGR\_BRESTP\_Msk                           }}
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#define CEC\_CFGR\_BREGEN\_Pos      (5U)}}
\DoxyCodeLine{5581 \textcolor{preprocessor}{\#define CEC\_CFGR\_BREGEN\_Msk      (0x1UL << CEC\_CFGR\_BREGEN\_Pos)                }}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define CEC\_CFGR\_BREGEN          CEC\_CFGR\_BREGEN\_Msk                           }}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define CEC\_CFGR\_LBPEGEN\_Pos     (6U)}}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define CEC\_CFGR\_LBPEGEN\_Msk     (0x1UL << CEC\_CFGR\_LBPEGEN\_Pos)               }}
\DoxyCodeLine{5585 \textcolor{preprocessor}{\#define CEC\_CFGR\_LBPEGEN         CEC\_CFGR\_LBPEGEN\_Msk                          }}
\DoxyCodeLine{5586 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFTOPT\_Pos      (8U)}}
\DoxyCodeLine{5587 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFTOPT\_Msk      (0x1UL << CEC\_CFGR\_SFTOPT\_Pos)                }}
\DoxyCodeLine{5588 \textcolor{preprocessor}{\#define CEC\_CFGR\_SFTOPT          CEC\_CFGR\_SFTOPT\_Msk                           }}
\DoxyCodeLine{5589 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRDNOGEN\_Pos    (7U)}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRDNOGEN\_Msk    (0x1UL << CEC\_CFGR\_BRDNOGEN\_Pos)              }}
\DoxyCodeLine{5591 \textcolor{preprocessor}{\#define CEC\_CFGR\_BRDNOGEN        CEC\_CFGR\_BRDNOGEN\_Msk                         }}
\DoxyCodeLine{5592 \textcolor{preprocessor}{\#define CEC\_CFGR\_OAR\_Pos         (16U)}}
\DoxyCodeLine{5593 \textcolor{preprocessor}{\#define CEC\_CFGR\_OAR\_Msk         (0x7FFFUL << CEC\_CFGR\_OAR\_Pos)                }}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define CEC\_CFGR\_OAR             CEC\_CFGR\_OAR\_Msk                              }}
\DoxyCodeLine{5595 \textcolor{preprocessor}{\#define CEC\_CFGR\_LSTN\_Pos        (31U)}}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define CEC\_CFGR\_LSTN\_Msk        (0x1UL << CEC\_CFGR\_LSTN\_Pos)                  }}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define CEC\_CFGR\_LSTN            CEC\_CFGR\_LSTN\_Msk                             }}
\DoxyCodeLine{5599 \textcolor{comment}{/*******************  Bit definition for CEC\_TXDR register  *******************/}}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define CEC\_TXDR\_TXD\_Pos         (0U)}}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define CEC\_TXDR\_TXD\_Msk         (0xFFUL << CEC\_TXDR\_TXD\_Pos)                  }}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define CEC\_TXDR\_TXD             CEC\_TXDR\_TXD\_Msk                              }}
\DoxyCodeLine{5604 \textcolor{comment}{/*******************  Bit definition for CEC\_RXDR register  *******************/}}
\DoxyCodeLine{5605 \textcolor{preprocessor}{\#define CEC\_RXDR\_RXD\_Pos         (0U)}}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define CEC\_RXDR\_RXD\_Msk         (0xFFUL << CEC\_RXDR\_RXD\_Pos)                  }}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define CEC\_RXDR\_RXD             CEC\_RXDR\_RXD\_Msk                              }}
\DoxyCodeLine{5609 \textcolor{comment}{/*******************  Bit definition for CEC\_ISR register  ********************/}}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#define CEC\_ISR\_RXBR\_Pos         (0U)}}
\DoxyCodeLine{5611 \textcolor{preprocessor}{\#define CEC\_ISR\_RXBR\_Msk         (0x1UL << CEC\_ISR\_RXBR\_Pos)                   }}
\DoxyCodeLine{5612 \textcolor{preprocessor}{\#define CEC\_ISR\_RXBR             CEC\_ISR\_RXBR\_Msk                              }}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define CEC\_ISR\_RXEND\_Pos        (1U)}}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define CEC\_ISR\_RXEND\_Msk        (0x1UL << CEC\_ISR\_RXEND\_Pos)                  }}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define CEC\_ISR\_RXEND            CEC\_ISR\_RXEND\_Msk                             }}
\DoxyCodeLine{5616 \textcolor{preprocessor}{\#define CEC\_ISR\_RXOVR\_Pos        (2U)}}
\DoxyCodeLine{5617 \textcolor{preprocessor}{\#define CEC\_ISR\_RXOVR\_Msk        (0x1UL << CEC\_ISR\_RXOVR\_Pos)                  }}
\DoxyCodeLine{5618 \textcolor{preprocessor}{\#define CEC\_ISR\_RXOVR            CEC\_ISR\_RXOVR\_Msk                             }}
\DoxyCodeLine{5619 \textcolor{preprocessor}{\#define CEC\_ISR\_BRE\_Pos          (3U)}}
\DoxyCodeLine{5620 \textcolor{preprocessor}{\#define CEC\_ISR\_BRE\_Msk          (0x1UL << CEC\_ISR\_BRE\_Pos)                    }}
\DoxyCodeLine{5621 \textcolor{preprocessor}{\#define CEC\_ISR\_BRE              CEC\_ISR\_BRE\_Msk                               }}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define CEC\_ISR\_SBPE\_Pos         (4U)}}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define CEC\_ISR\_SBPE\_Msk         (0x1UL << CEC\_ISR\_SBPE\_Pos)                   }}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define CEC\_ISR\_SBPE             CEC\_ISR\_SBPE\_Msk                              }}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define CEC\_ISR\_LBPE\_Pos         (5U)}}
\DoxyCodeLine{5626 \textcolor{preprocessor}{\#define CEC\_ISR\_LBPE\_Msk         (0x1UL << CEC\_ISR\_LBPE\_Pos)                   }}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define CEC\_ISR\_LBPE             CEC\_ISR\_LBPE\_Msk                              }}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define CEC\_ISR\_RXACKE\_Pos       (6U)}}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define CEC\_ISR\_RXACKE\_Msk       (0x1UL << CEC\_ISR\_RXACKE\_Pos)                 }}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define CEC\_ISR\_RXACKE           CEC\_ISR\_RXACKE\_Msk                            }}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define CEC\_ISR\_ARBLST\_Pos       (7U)}}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define CEC\_ISR\_ARBLST\_Msk       (0x1UL << CEC\_ISR\_ARBLST\_Pos)                 }}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define CEC\_ISR\_ARBLST           CEC\_ISR\_ARBLST\_Msk                            }}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define CEC\_ISR\_TXBR\_Pos         (8U)}}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define CEC\_ISR\_TXBR\_Msk         (0x1UL << CEC\_ISR\_TXBR\_Pos)                   }}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define CEC\_ISR\_TXBR             CEC\_ISR\_TXBR\_Msk                              }}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define CEC\_ISR\_TXEND\_Pos        (9U)}}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define CEC\_ISR\_TXEND\_Msk        (0x1UL << CEC\_ISR\_TXEND\_Pos)                  }}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define CEC\_ISR\_TXEND            CEC\_ISR\_TXEND\_Msk                             }}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define CEC\_ISR\_TXUDR\_Pos        (10U)}}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define CEC\_ISR\_TXUDR\_Msk        (0x1UL << CEC\_ISR\_TXUDR\_Pos)                  }}
\DoxyCodeLine{5642 \textcolor{preprocessor}{\#define CEC\_ISR\_TXUDR            CEC\_ISR\_TXUDR\_Msk                             }}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define CEC\_ISR\_TXERR\_Pos        (11U)}}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#define CEC\_ISR\_TXERR\_Msk        (0x1UL << CEC\_ISR\_TXERR\_Pos)                  }}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define CEC\_ISR\_TXERR            CEC\_ISR\_TXERR\_Msk                             }}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define CEC\_ISR\_TXACKE\_Pos       (12U)}}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define CEC\_ISR\_TXACKE\_Msk       (0x1UL << CEC\_ISR\_TXACKE\_Pos)                 }}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define CEC\_ISR\_TXACKE           CEC\_ISR\_TXACKE\_Msk                            }}
\DoxyCodeLine{5650 \textcolor{comment}{/*******************  Bit definition for CEC\_IER register  ********************/}}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define CEC\_IER\_RXBRIE\_Pos       (0U)}}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define CEC\_IER\_RXBRIE\_Msk       (0x1UL << CEC\_IER\_RXBRIE\_Pos)                 }}
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define CEC\_IER\_RXBRIE           CEC\_IER\_RXBRIE\_Msk                            }}
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#define CEC\_IER\_RXENDIE\_Pos      (1U)}}
\DoxyCodeLine{5655 \textcolor{preprocessor}{\#define CEC\_IER\_RXENDIE\_Msk      (0x1UL << CEC\_IER\_RXENDIE\_Pos)                }}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define CEC\_IER\_RXENDIE          CEC\_IER\_RXENDIE\_Msk                           }}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define CEC\_IER\_RXOVRIE\_Pos      (2U)}}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define CEC\_IER\_RXOVRIE\_Msk      (0x1UL << CEC\_IER\_RXOVRIE\_Pos)                }}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define CEC\_IER\_RXOVRIE          CEC\_IER\_RXOVRIE\_Msk                           }}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define CEC\_IER\_BREIE\_Pos        (3U)}}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define CEC\_IER\_BREIE\_Msk        (0x1UL << CEC\_IER\_BREIE\_Pos)                  }}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define CEC\_IER\_BREIE            CEC\_IER\_BREIE\_Msk                             }}
\DoxyCodeLine{5663 \textcolor{preprocessor}{\#define CEC\_IER\_SBPEIE\_Pos       (4U)}}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define CEC\_IER\_SBPEIE\_Msk       (0x1UL << CEC\_IER\_SBPEIE\_Pos)                 }}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define CEC\_IER\_SBPEIE           CEC\_IER\_SBPEIE\_Msk                            }}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define CEC\_IER\_LBPEIE\_Pos       (5U)}}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define CEC\_IER\_LBPEIE\_Msk       (0x1UL << CEC\_IER\_LBPEIE\_Pos)                 }}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define CEC\_IER\_LBPEIE           CEC\_IER\_LBPEIE\_Msk                            }}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define CEC\_IER\_RXACKEIE\_Pos     (6U)}}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#define CEC\_IER\_RXACKEIE\_Msk     (0x1UL << CEC\_IER\_RXACKEIE\_Pos)               }}
\DoxyCodeLine{5671 \textcolor{preprocessor}{\#define CEC\_IER\_RXACKEIE         CEC\_IER\_RXACKEIE\_Msk                          }}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define CEC\_IER\_ARBLSTIE\_Pos     (7U)}}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#define CEC\_IER\_ARBLSTIE\_Msk     (0x1UL << CEC\_IER\_ARBLSTIE\_Pos)               }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define CEC\_IER\_ARBLSTIE         CEC\_IER\_ARBLSTIE\_Msk                          }}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define CEC\_IER\_TXBRIE\_Pos       (8U)}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define CEC\_IER\_TXBRIE\_Msk       (0x1UL << CEC\_IER\_TXBRIE\_Pos)                 }}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define CEC\_IER\_TXBRIE           CEC\_IER\_TXBRIE\_Msk                            }}
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#define CEC\_IER\_TXENDIE\_Pos      (9U)}}
\DoxyCodeLine{5679 \textcolor{preprocessor}{\#define CEC\_IER\_TXENDIE\_Msk      (0x1UL << CEC\_IER\_TXENDIE\_Pos)                }}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define CEC\_IER\_TXENDIE          CEC\_IER\_TXENDIE\_Msk                           }}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define CEC\_IER\_TXUDRIE\_Pos      (10U)}}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define CEC\_IER\_TXUDRIE\_Msk      (0x1UL << CEC\_IER\_TXUDRIE\_Pos)                }}
\DoxyCodeLine{5683 \textcolor{preprocessor}{\#define CEC\_IER\_TXUDRIE          CEC\_IER\_TXUDRIE\_Msk                           }}
\DoxyCodeLine{5684 \textcolor{preprocessor}{\#define CEC\_IER\_TXERRIE\_Pos      (11U)}}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define CEC\_IER\_TXERRIE\_Msk      (0x1UL << CEC\_IER\_TXERRIE\_Pos)                }}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define CEC\_IER\_TXERRIE          CEC\_IER\_TXERRIE\_Msk                           }}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define CEC\_IER\_TXACKEIE\_Pos     (12U)}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#define CEC\_IER\_TXACKEIE\_Msk     (0x1UL << CEC\_IER\_TXACKEIE\_Pos)               }}
\DoxyCodeLine{5689 \textcolor{preprocessor}{\#define CEC\_IER\_TXACKEIE         CEC\_IER\_TXACKEIE\_Msk                          }}
\DoxyCodeLine{5691 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5692 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5693 \textcolor{comment}{/*                          CORDIC calculation unit                           */}}
\DoxyCodeLine{5694 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5695 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5696 \textcolor{comment}{/*******************  Bit definition for CORDIC\_CSR register  *****************/}}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Pos      (0U)}}
\DoxyCodeLine{5698 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_Msk      (0xFUL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{5699 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC          CORDIC\_CSR\_FUNC\_Msk                           }}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_0        (0x1UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_1        (0x2UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_2        (0x4UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{5703 \textcolor{preprocessor}{\#define CORDIC\_CSR\_FUNC\_3        (0x8UL << CORDIC\_CSR\_FUNC\_Pos)                }}
\DoxyCodeLine{5704 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Pos (4U)}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_Msk (0xFUL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION     CORDIC\_CSR\_PRECISION\_Msk                      }}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_0   (0x1UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{5708 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_1   (0x2UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{5709 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_2   (0x4UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{5710 \textcolor{preprocessor}{\#define CORDIC\_CSR\_PRECISION\_3   (0x8UL << CORDIC\_CSR\_PRECISION\_Pos)           }}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Pos     (8U)}}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_Msk     (0x7UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE         CORDIC\_CSR\_SCALE\_Msk                          }}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_0       (0x1UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_1       (0x2UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{5716 \textcolor{preprocessor}{\#define CORDIC\_CSR\_SCALE\_2       (0x4UL << CORDIC\_CSR\_SCALE\_Pos)               }}
\DoxyCodeLine{5717 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Pos       (16U)}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN\_Msk       (0x1UL << CORDIC\_CSR\_IEN\_Pos)                 }}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define CORDIC\_CSR\_IEN           CORDIC\_CSR\_IEN\_Msk                            }}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Pos    (17U)}}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN\_Msk    (0x1UL << CORDIC\_CSR\_DMAREN\_Pos)              }}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAREN        CORDIC\_CSR\_DMAREN\_Msk                         }}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Pos    (18U)}}
\DoxyCodeLine{5724 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN\_Msk    (0x1UL << CORDIC\_CSR\_DMAWEN\_Pos)              }}
\DoxyCodeLine{5725 \textcolor{preprocessor}{\#define CORDIC\_CSR\_DMAWEN        CORDIC\_CSR\_DMAWEN\_Msk                         }}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Pos      (19U)}}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES\_Msk      (0x1UL << CORDIC\_CSR\_NRES\_Pos)                }}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NRES          CORDIC\_CSR\_NRES\_Msk                           }}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Pos     (20U)}}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS\_Msk     (0x1UL << CORDIC\_CSR\_NARGS\_Pos)               }}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define CORDIC\_CSR\_NARGS         CORDIC\_CSR\_NARGS\_Msk                          }}
\DoxyCodeLine{5732 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Pos   (21U)}}
\DoxyCodeLine{5733 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE\_Msk   (0x1UL << CORDIC\_CSR\_RESSIZE\_Pos)             }}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RESSIZE       CORDIC\_CSR\_RESSIZE\_Msk                        }}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Pos   (22U)}}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE\_Msk   (0x1UL << CORDIC\_CSR\_ARGSIZE\_Pos)             }}
\DoxyCodeLine{5737 \textcolor{preprocessor}{\#define CORDIC\_CSR\_ARGSIZE       CORDIC\_CSR\_ARGSIZE\_Msk                        }}
\DoxyCodeLine{5738 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Pos      (31U)}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY\_Msk      (0x1UL << CORDIC\_CSR\_RRDY\_Pos)                }}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define CORDIC\_CSR\_RRDY          CORDIC\_CSR\_RRDY\_Msk                           }}
\DoxyCodeLine{5742 \textcolor{comment}{/*******************  Bit definition for CORDIC\_WDATA register  ***************/}}
\DoxyCodeLine{5743 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Pos     (0U)}}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG\_Msk     (0xFFFFFFFFUL << CORDIC\_WDATA\_ARG\_Pos)        }}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#define CORDIC\_WDATA\_ARG         CORDIC\_WDATA\_ARG\_Msk                          }}
\DoxyCodeLine{5747 \textcolor{comment}{/*******************  Bit definition for CORDIC\_RDATA register  ***************/}}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Pos     (0U)}}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES\_Msk     (0xFFFFFFFFUL << CORDIC\_RDATA\_RES\_Pos)        }}
\DoxyCodeLine{5750 \textcolor{preprocessor}{\#define CORDIC\_RDATA\_RES         CORDIC\_RDATA\_RES\_Msk                          }}
\DoxyCodeLine{5752 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5753 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5754 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{5755 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5756 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5757 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos            (0U)}}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk            (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)               }}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define CRC\_DR\_DR                CRC\_DR\_DR\_Msk                                 }}
\DoxyCodeLine{5762 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos          (0U)}}
\DoxyCodeLine{5764 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk          (0xFFFFFFFFUL << CRC\_IDR\_IDR\_Pos)             }}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR              CRC\_IDR\_IDR\_Msk                               }}
\DoxyCodeLine{5767 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{5768 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos         (0U)}}
\DoxyCodeLine{5769 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk         (0x1UL << CRC\_CR\_RESET\_Pos)                   }}
\DoxyCodeLine{5770 \textcolor{preprocessor}{\#define CRC\_CR\_RESET             CRC\_CR\_RESET\_Msk                              }}
\DoxyCodeLine{5771 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Pos      (3U)}}
\DoxyCodeLine{5772 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_Msk      (0x3UL << CRC\_CR\_POLYSIZE\_Pos)                }}
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE          CRC\_CR\_POLYSIZE\_Msk                           }}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_0        (0x1UL << CRC\_CR\_POLYSIZE\_Pos)                 }}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define CRC\_CR\_POLYSIZE\_1        (0x2UL << CRC\_CR\_POLYSIZE\_Pos)                 }}
\DoxyCodeLine{5776 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Pos        (5U)}}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_Msk        (0x3UL << CRC\_CR\_REV\_IN\_Pos)                  }}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN            CRC\_CR\_REV\_IN\_Msk                             }}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_0          (0x1UL << CRC\_CR\_REV\_IN\_Pos)                   }}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_IN\_1          (0x2UL << CRC\_CR\_REV\_IN\_Pos)                   }}
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Pos       (7U)}}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT\_Msk       (0x1UL << CRC\_CR\_REV\_OUT\_Pos)                 }}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define CRC\_CR\_REV\_OUT           CRC\_CR\_REV\_OUT\_Msk                            }}
\DoxyCodeLine{5785 \textcolor{comment}{/*******************  Bit definition for CRC\_INIT register  *******************/}}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Pos        (0U)}}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT\_Msk        (0xFFFFFFFFUL << CRC\_INIT\_INIT\_Pos)           }}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define CRC\_INIT\_INIT            CRC\_INIT\_INIT\_Msk                             }}
\DoxyCodeLine{5790 \textcolor{comment}{/*******************  Bit definition for CRC\_POL register  ********************/}}
\DoxyCodeLine{5791 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Pos          (0U)}}
\DoxyCodeLine{5792 \textcolor{preprocessor}{\#define CRC\_POL\_POL\_Msk          (0xFFFFFFFFUL << CRC\_POL\_POL\_Pos)             }}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define CRC\_POL\_POL              CRC\_POL\_POL\_Msk                               }}
\DoxyCodeLine{5795 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5796 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5797 \textcolor{comment}{/*                          CRS Clock Recovery System                         */}}
\DoxyCodeLine{5798 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5799 }
\DoxyCodeLine{5800 \textcolor{comment}{/*******************  Bit definition for CRS\_CR register  *********************/}}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Pos       (0U)}}
\DoxyCodeLine{5802 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE\_Msk       (0x1UL << CRS\_CR\_SYNCOKIE\_Pos)               }}
\DoxyCodeLine{5803 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCOKIE           CRS\_CR\_SYNCOKIE\_Msk                          }}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Pos     (1U)}}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE\_Msk     (0x1UL << CRS\_CR\_SYNCWARNIE\_Pos)             }}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define CRS\_CR\_SYNCWARNIE         CRS\_CR\_SYNCWARNIE\_Msk                        }}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Pos          (2U)}}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE\_Msk          (0x1UL << CRS\_CR\_ERRIE\_Pos)                  }}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define CRS\_CR\_ERRIE              CRS\_CR\_ERRIE\_Msk                             }}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Pos        (3U)}}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE\_Msk        (0x1UL << CRS\_CR\_ESYNCIE\_Pos)                }}
\DoxyCodeLine{5812 \textcolor{preprocessor}{\#define CRS\_CR\_ESYNCIE            CRS\_CR\_ESYNCIE\_Msk                           }}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Pos            (5U)}}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define CRS\_CR\_CEN\_Msk            (0x1UL << CRS\_CR\_CEN\_Pos)                    }}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define CRS\_CR\_CEN                CRS\_CR\_CEN\_Msk                               }}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Pos     (6U)}}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN\_Msk     (0x1UL << CRS\_CR\_AUTOTRIMEN\_Pos)             }}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define CRS\_CR\_AUTOTRIMEN         CRS\_CR\_AUTOTRIMEN\_Msk                        }}
\DoxyCodeLine{5819 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Pos         (7U)}}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC\_Msk         (0x1UL << CRS\_CR\_SWSYNC\_Pos)                 }}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define CRS\_CR\_SWSYNC             CRS\_CR\_SWSYNC\_Msk                            }}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Pos           (8U)}}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM\_Msk           (0x3FUL << CRS\_CR\_TRIM\_Pos)                  }}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define CRS\_CR\_TRIM               CRS\_CR\_TRIM\_Msk                              }}
\DoxyCodeLine{5826 \textcolor{comment}{/*******************  Bit definition for CRS\_CFGR register  *********************/}}
\DoxyCodeLine{5827 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Pos       (0U)}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD\_Msk       (0xFFFFUL << CRS\_CFGR\_RELOAD\_Pos)            }}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define CRS\_CFGR\_RELOAD           CRS\_CFGR\_RELOAD\_Msk                          }}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Pos        (16U)}}
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM\_Msk        (0xFFUL << CRS\_CFGR\_FELIM\_Pos)               }}
\DoxyCodeLine{5832 \textcolor{preprocessor}{\#define CRS\_CFGR\_FELIM            CRS\_CFGR\_FELIM\_Msk                           }}
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Pos      (24U)}}
\DoxyCodeLine{5835 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_Msk      (0x7UL << CRS\_CFGR\_SYNCDIV\_Pos)              }}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV          CRS\_CFGR\_SYNCDIV\_Msk                         }}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_0        (0x1UL << CRS\_CFGR\_SYNCDIV\_Pos)               }}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_1        (0x2UL << CRS\_CFGR\_SYNCDIV\_Pos)               }}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCDIV\_2        (0x4UL << CRS\_CFGR\_SYNCDIV\_Pos)               }}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Pos      (28U)}}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_Msk      (0x3UL << CRS\_CFGR\_SYNCSRC\_Pos)              }}
\DoxyCodeLine{5843 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC          CRS\_CFGR\_SYNCSRC\_Msk                         }}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_0        (0x1UL << CRS\_CFGR\_SYNCSRC\_Pos)               }}
\DoxyCodeLine{5845 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCSRC\_1        (0x2UL << CRS\_CFGR\_SYNCSRC\_Pos)               }}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Pos      (31U)}}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL\_Msk      (0x1UL << CRS\_CFGR\_SYNCPOL\_Pos)              }}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define CRS\_CFGR\_SYNCPOL          CRS\_CFGR\_SYNCPOL\_Msk                         }}
\DoxyCodeLine{5851 \textcolor{comment}{/*******************  Bit definition for CRS\_ISR register  *********************/}}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Pos       (0U)}}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF\_Msk       (0x1UL << CRS\_ISR\_SYNCOKF\_Pos)               }}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCOKF           CRS\_ISR\_SYNCOKF\_Msk                          }}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Pos     (1U)}}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF\_Msk     (0x1UL << CRS\_ISR\_SYNCWARNF\_Pos)             }}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCWARNF         CRS\_ISR\_SYNCWARNF\_Msk                        }}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Pos          (2U)}}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF\_Msk          (0x1UL << CRS\_ISR\_ERRF\_Pos)                  }}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#define CRS\_ISR\_ERRF              CRS\_ISR\_ERRF\_Msk                             }}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Pos        (3U)}}
\DoxyCodeLine{5862 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF\_Msk        (0x1UL << CRS\_ISR\_ESYNCF\_Pos)                }}
\DoxyCodeLine{5863 \textcolor{preprocessor}{\#define CRS\_ISR\_ESYNCF            CRS\_ISR\_ESYNCF\_Msk                           }}
\DoxyCodeLine{5864 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Pos       (8U)}}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR\_Msk       (0x1UL << CRS\_ISR\_SYNCERR\_Pos)               }}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCERR           CRS\_ISR\_SYNCERR\_Msk                          }}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Pos      (9U)}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS\_Msk      (0x1UL << CRS\_ISR\_SYNCMISS\_Pos)              }}
\DoxyCodeLine{5869 \textcolor{preprocessor}{\#define CRS\_ISR\_SYNCMISS          CRS\_ISR\_SYNCMISS\_Msk                         }}
\DoxyCodeLine{5870 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Pos       (10U)}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF\_Msk       (0x1UL << CRS\_ISR\_TRIMOVF\_Pos)               }}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define CRS\_ISR\_TRIMOVF           CRS\_ISR\_TRIMOVF\_Msk                          }}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Pos         (15U)}}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR\_Msk         (0x1UL << CRS\_ISR\_FEDIR\_Pos)                 }}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define CRS\_ISR\_FEDIR             CRS\_ISR\_FEDIR\_Msk                            }}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Pos         (16U)}}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP\_Msk         (0xFFFFUL << CRS\_ISR\_FECAP\_Pos)              }}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define CRS\_ISR\_FECAP             CRS\_ISR\_FECAP\_Msk                            }}
\DoxyCodeLine{5880 \textcolor{comment}{/*******************  Bit definition for CRS\_ICR register  *********************/}}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Pos       (0U)}}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC\_Msk       (0x1UL << CRS\_ICR\_SYNCOKC\_Pos)               }}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCOKC           CRS\_ICR\_SYNCOKC\_Msk                          }}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Pos     (1U)}}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC\_Msk     (0x1UL << CRS\_ICR\_SYNCWARNC\_Pos)             }}
\DoxyCodeLine{5886 \textcolor{preprocessor}{\#define CRS\_ICR\_SYNCWARNC         CRS\_ICR\_SYNCWARNC\_Msk                        }}
\DoxyCodeLine{5887 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Pos          (2U)}}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC\_Msk          (0x1UL << CRS\_ICR\_ERRC\_Pos)                  }}
\DoxyCodeLine{5889 \textcolor{preprocessor}{\#define CRS\_ICR\_ERRC              CRS\_ICR\_ERRC\_Msk                             }}
\DoxyCodeLine{5890 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Pos        (3U)}}
\DoxyCodeLine{5891 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC\_Msk        (0x1UL << CRS\_ICR\_ESYNCC\_Pos)                }}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define CRS\_ICR\_ESYNCC            CRS\_ICR\_ESYNCC\_Msk                           }}
\DoxyCodeLine{5894 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5895 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5896 \textcolor{comment}{/*                      Digital to Analog Converter                           */}}
\DoxyCodeLine{5897 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5898 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5899 \textcolor{comment}{/********************  Bit definition for DAC\_CR register  ********************/}}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Pos              (0U)}}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Msk              (0x1UL << DAC\_CR\_EN1\_Pos)                  }}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define DAC\_CR\_EN1                  DAC\_CR\_EN1\_Msk                             }}
\DoxyCodeLine{5903 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Pos             (1U)}}
\DoxyCodeLine{5904 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Msk             (0x1UL << DAC\_CR\_TEN1\_Pos)                 }}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1                 DAC\_CR\_TEN1\_Msk                            }}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Pos            (2U)}}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Msk            (0xFUL << DAC\_CR\_TSEL1\_Pos)                }}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1                DAC\_CR\_TSEL1\_Msk                           }}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_0              (0x1UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_1              (0x2UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5912 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_2              (0x4UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5913 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_3              (0x8UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5916 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Pos            (6U)}}
\DoxyCodeLine{5917 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Msk            (0x3UL << DAC\_CR\_WAVE1\_Pos)                }}
\DoxyCodeLine{5918 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1                DAC\_CR\_WAVE1\_Msk                           }}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_0              (0x1UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_1              (0x2UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Pos            (8U)}}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Msk            (0xFUL << DAC\_CR\_MAMP1\_Pos)                }}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1                DAC\_CR\_MAMP1\_Msk                           }}
\DoxyCodeLine{5925 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_0              (0x1UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5926 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_1              (0x2UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_2              (0x4UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_3              (0x8UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Pos           (12U)}}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Msk           (0x1UL << DAC\_CR\_DMAEN1\_Pos)               }}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1               DAC\_CR\_DMAEN1\_Msk                          }}
\DoxyCodeLine{5933 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Pos        (13U)}}
\DoxyCodeLine{5934 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE1\_Pos)            }}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1            DAC\_CR\_DMAUDRIE1\_Msk                       }}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Pos             (14U)}}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1\_Msk             (0x1UL << DAC\_CR\_CEN1\_Pos)                 }}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define DAC\_CR\_CEN1                 DAC\_CR\_CEN1\_Msk                            }}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Pos              (16U)}}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Msk              (0x1UL << DAC\_CR\_EN2\_Pos)                  }}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define DAC\_CR\_EN2                  DAC\_CR\_EN2\_Msk                             }}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Pos             (17U)}}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Msk             (0x1UL << DAC\_CR\_TEN2\_Pos)                 }}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2                 DAC\_CR\_TEN2\_Msk                            }}
\DoxyCodeLine{5947 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Pos            (18U)}}
\DoxyCodeLine{5948 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Msk            (0xFUL << DAC\_CR\_TSEL2\_Pos)                }}
\DoxyCodeLine{5949 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2                DAC\_CR\_TSEL2\_Msk                           }}
\DoxyCodeLine{5950 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_0              (0x1UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5951 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_1              (0x2UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5952 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_2              (0x4UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5953 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_3              (0x8UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Pos            (22U)}}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Msk            (0x3UL << DAC\_CR\_WAVE2\_Pos)                }}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2                DAC\_CR\_WAVE2\_Msk                           }}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_0              (0x1UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_1              (0x2UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Pos            (24U)}}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Msk            (0xFUL << DAC\_CR\_MAMP2\_Pos)                }}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2                DAC\_CR\_MAMP2\_Msk                           }}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_0              (0x1UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_1              (0x2UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_2              (0x4UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5968 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_3              (0x8UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Pos           (28U)}}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Msk           (0x1UL << DAC\_CR\_DMAEN2\_Pos)               }}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2               DAC\_CR\_DMAEN2\_Msk                          }}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Pos        (29U)}}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE2\_Pos)            }}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2            DAC\_CR\_DMAUDRIE2\_Msk                       }}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Pos             (30U)}}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2\_Msk             (0x1UL << DAC\_CR\_CEN2\_Pos)                 }}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define DAC\_CR\_CEN2                 DAC\_CR\_CEN2\_Msk                            }}
\DoxyCodeLine{5980 \textcolor{comment}{/*****************  Bit definition for DAC\_SWTRIGR register  ******************/}}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Pos     (0U)}}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG1\_Pos)         }}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1         DAC\_SWTRIGR\_SWTRIG1\_Msk                    }}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Pos     (1U)}}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG2\_Pos)         }}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2         DAC\_SWTRIGR\_SWTRIG2\_Msk                    }}
\DoxyCodeLine{5988 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R1 register  ******************/}}
\DoxyCodeLine{5989 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{5990 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12R1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR        DAC\_DHR12R1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5993 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L1 register  ******************/}}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12L1\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR        DAC\_DHR12L1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5998 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R1 register  ******************/}}
\DoxyCodeLine{5999 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{6000 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8R1\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR         DAC\_DHR8R1\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{6003 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R2 register  ******************/}}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Pos    (0U)}}
\DoxyCodeLine{6005 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12R2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{6006 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR        DAC\_DHR12R2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{6008 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L2 register  ******************/}}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Pos    (4U)}}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12L2\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR        DAC\_DHR12L2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{6013 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R2 register  ******************/}}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Pos     (0U)}}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8R2\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR         DAC\_DHR8R2\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{6018 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12RD register  ******************/}}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Pos    (0U)}}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{6021 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR        DAC\_DHR12RD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Pos    (16U)}}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR        DAC\_DHR12RD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{6026 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12LD register  ******************/}}
\DoxyCodeLine{6027 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Pos    (4U)}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC1DHR\_Pos)      }}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR        DAC\_DHR12LD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Pos    (20U)}}
\DoxyCodeLine{6031 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC2DHR\_Pos)      }}
\DoxyCodeLine{6032 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR        DAC\_DHR12LD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{6034 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8RD register  ******************/}}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Pos     (0U)}}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC1DHR\_Pos)        }}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR         DAC\_DHR8RD\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Pos     (8U)}}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC2DHR\_Pos)        }}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR         DAC\_DHR8RD\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{6042 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR1 register  *******************/}}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Pos       (0U)}}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Msk       (0xFFFUL << DAC\_DOR1\_DACC1DOR\_Pos)         }}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR           DAC\_DOR1\_DACC1DOR\_Msk                      }}
\DoxyCodeLine{6047 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR2 register  *******************/}}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Pos       (0U)}}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Msk       (0xFFFUL << DAC\_DOR2\_DACC2DOR\_Pos)         }}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR           DAC\_DOR2\_DACC2DOR\_Msk                      }}
\DoxyCodeLine{6052 \textcolor{comment}{/********************  Bit definition for DAC\_SR register  ********************/}}
\DoxyCodeLine{6053 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Pos          (13U)}}
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Msk          (0x1UL << DAC\_SR\_DMAUDR1\_Pos)              }}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1              DAC\_SR\_DMAUDR1\_Msk                         }}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Pos        (14U)}}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG1\_Pos)            }}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG1            DAC\_SR\_CAL\_FLAG1\_Msk                       }}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Pos            (15U)}}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1\_Msk            (0x4001UL << DAC\_SR\_BWST1\_Pos)             }}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define DAC\_SR\_BWST1                DAC\_SR\_BWST1\_Msk                           }}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Pos          (29U)}}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Msk          (0x1UL << DAC\_SR\_DMAUDR2\_Pos)              }}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2              DAC\_SR\_DMAUDR2\_Msk                         }}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Pos        (30U)}}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2\_Msk        (0x1UL << DAC\_SR\_CAL\_FLAG2\_Pos)            }}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define DAC\_SR\_CAL\_FLAG2            DAC\_SR\_CAL\_FLAG2\_Msk                       }}
\DoxyCodeLine{6069 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Pos            (31U)}}
\DoxyCodeLine{6070 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2\_Msk            (0x1UL << DAC\_SR\_BWST2\_Pos)                }}
\DoxyCodeLine{6071 \textcolor{preprocessor}{\#define DAC\_SR\_BWST2                DAC\_SR\_BWST2\_Msk                           }}
\DoxyCodeLine{6073 \textcolor{comment}{/*******************  Bit definition for DAC\_CCR register  ********************/}}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Pos          (0U)}}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1\_Msk          (0x1FUL << DAC\_CCR\_OTRIM1\_Pos)             }}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM1              DAC\_CCR\_OTRIM1\_Msk                         }}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Pos          (16U)}}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2\_Msk          (0x1FUL << DAC\_CCR\_OTRIM2\_Pos)             }}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define DAC\_CCR\_OTRIM2              DAC\_CCR\_OTRIM2\_Msk                         }}
\DoxyCodeLine{6081 \textcolor{comment}{/*******************  Bit definition for DAC\_MCR register  *******************/}}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Pos           (0U)}}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_Msk           (0x7UL << DAC\_MCR\_MODE1\_Pos)               }}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1               DAC\_MCR\_MODE1\_Msk                          }}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_0             (0x1UL << DAC\_MCR\_MODE1\_Pos)                }}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_1             (0x2UL << DAC\_MCR\_MODE1\_Pos)                }}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE1\_2             (0x4UL << DAC\_MCR\_MODE1\_Pos)                }}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Pos           (16U)}}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_Msk           (0x7UL << DAC\_MCR\_MODE2\_Pos)               }}
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2               DAC\_MCR\_MODE2\_Msk                          }}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_0             (0x1UL << DAC\_MCR\_MODE2\_Pos)                }}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_1             (0x2UL << DAC\_MCR\_MODE2\_Pos)                }}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define DAC\_MCR\_MODE2\_2             (0x4UL << DAC\_MCR\_MODE2\_Pos)                }}
\DoxyCodeLine{6096 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR1 register  ******************/}}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Pos      (0U)}}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1\_Msk      (0x3FFUL << DAC\_SHSR1\_TSAMPLE1\_Pos)        }}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define DAC\_SHSR1\_TSAMPLE1          DAC\_SHSR1\_TSAMPLE1\_Msk                     }}
\DoxyCodeLine{6101 \textcolor{comment}{/******************  Bit definition for DAC\_SHSR2 register  ******************/}}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Pos      (0U)}}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2\_Msk      (0x3FFUL << DAC\_SHSR2\_TSAMPLE2\_Pos)        }}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define DAC\_SHSR2\_TSAMPLE2          DAC\_SHSR2\_TSAMPLE2\_Msk                     }}
\DoxyCodeLine{6106 \textcolor{comment}{/******************  Bit definition for DAC\_SHHR register  ******************/}}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Pos         (0U)}}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD1\_Pos)           }}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD1             DAC\_SHHR\_THOLD1\_Msk                        }}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Pos         (16U)}}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2\_Msk         (0x3FFUL << DAC\_SHHR\_THOLD2\_Pos)           }}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define DAC\_SHHR\_THOLD2             DAC\_SHHR\_THOLD2\_Msk                        }}
\DoxyCodeLine{6114 \textcolor{comment}{/******************  Bit definition for DAC\_SHRR register  ******************/}}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Pos      (0U)}}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH1\_Pos)         }}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH1          DAC\_SHRR\_TREFRESH1\_Msk                     }}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Pos      (16U)}}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2\_Msk      (0xFFUL << DAC\_SHRR\_TREFRESH2\_Pos)         }}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define DAC\_SHRR\_TREFRESH2          DAC\_SHRR\_TREFRESH2\_Msk                     }}
\DoxyCodeLine{6122 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6123 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6124 \textcolor{comment}{/*                                    DCMI                                    */}}
\DoxyCodeLine{6125 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6126 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6127 \textcolor{comment}{/********************  Bits definition for DCMI\_CR register  ******************/}}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE\_Pos        (0U)}}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE\_Msk        (0x1UL << DCMI\_CR\_CAPTURE\_Pos)              }}
\DoxyCodeLine{6130 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE            DCMI\_CR\_CAPTURE\_Msk}}
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define DCMI\_CR\_CM\_Pos             (1U)}}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define DCMI\_CR\_CM\_Msk             (0x1UL << DCMI\_CR\_CM\_Pos)                   }}
\DoxyCodeLine{6133 \textcolor{preprocessor}{\#define DCMI\_CR\_CM                 DCMI\_CR\_CM\_Msk}}
\DoxyCodeLine{6134 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP\_Pos           (2U)}}
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP\_Msk           (0x1UL << DCMI\_CR\_CROP\_Pos)                 }}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP               DCMI\_CR\_CROP\_Msk}}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG\_Pos           (3U)}}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG\_Msk           (0x1UL << DCMI\_CR\_JPEG\_Pos)                 }}
\DoxyCodeLine{6139 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG               DCMI\_CR\_JPEG\_Msk}}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS\_Pos            (4U)}}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS\_Msk            (0x1UL << DCMI\_CR\_ESS\_Pos)                  }}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS                DCMI\_CR\_ESS\_Msk}}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL\_Pos         (5U)}}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL\_Msk         (0x1UL << DCMI\_CR\_PCKPOL\_Pos)               }}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL             DCMI\_CR\_PCKPOL\_Msk}}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL\_Pos          (6U)}}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL\_Msk          (0x1UL << DCMI\_CR\_HSPOL\_Pos)                }}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL              DCMI\_CR\_HSPOL\_Msk}}
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL\_Pos          (7U)}}
\DoxyCodeLine{6150 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL\_Msk          (0x1UL << DCMI\_CR\_VSPOL\_Pos)                }}
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL              DCMI\_CR\_VSPOL\_Msk}}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define DCMI\_CR\_FCRC\_0             ((uint32\_t)0x00000100U)}}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define DCMI\_CR\_FCRC\_1             ((uint32\_t)0x00000200U)}}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define DCMI\_CR\_EDM\_0              ((uint32\_t)0x00000400U)}}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define DCMI\_CR\_EDM\_1              ((uint32\_t)0x00000800U)}}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE\_Pos            (12U)}}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE\_Msk            (0x1UL << DCMI\_CR\_CRE\_Pos)                  }}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE                DCMI\_CR\_CRE\_Msk}}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE\_Pos         (14U)}}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE\_Msk         (0x1UL << DCMI\_CR\_ENABLE\_Pos)               }}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE             DCMI\_CR\_ENABLE\_Msk}}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define DCMI\_CR\_BSM\_Pos            (16U)}}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define DCMI\_CR\_BSM\_Msk            (0x3UL << DCMI\_CR\_BSM\_Pos)                  }}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define DCMI\_CR\_BSM                DCMI\_CR\_BSM\_Msk}}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define DCMI\_CR\_BSM\_0              (0x1UL << DCMI\_CR\_BSM\_Pos)                   }}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define DCMI\_CR\_BSM\_1              (0x2UL << DCMI\_CR\_BSM\_Pos)                   }}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define DCMI\_CR\_OEBS\_Pos           (18U)}}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define DCMI\_CR\_OEBS\_Msk           (0x1UL << DCMI\_CR\_OEBS\_Pos)                 }}
\DoxyCodeLine{6169 \textcolor{preprocessor}{\#define DCMI\_CR\_OEBS               DCMI\_CR\_OEBS\_Msk}}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define DCMI\_CR\_LSM\_Pos            (19U)}}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define DCMI\_CR\_LSM\_Msk            (0x1UL << DCMI\_CR\_LSM\_Pos)                  }}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define DCMI\_CR\_LSM                DCMI\_CR\_LSM\_Msk}}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define DCMI\_CR\_OELS\_Pos           (20U)}}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define DCMI\_CR\_OELS\_Msk           (0x1UL << DCMI\_CR\_OELS\_Pos)                 }}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define DCMI\_CR\_OELS               DCMI\_CR\_OELS\_Msk}}
\DoxyCodeLine{6176 }
\DoxyCodeLine{6177 \textcolor{comment}{/********************  Bits definition for DCMI\_SR register  ******************/}}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC\_Pos          (0U)}}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC\_Msk          (0x1UL << DCMI\_SR\_HSYNC\_Pos)                }}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC              DCMI\_SR\_HSYNC\_Msk}}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC\_Pos          (1U)}}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC\_Msk          (0x1UL << DCMI\_SR\_VSYNC\_Pos)                }}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC              DCMI\_SR\_VSYNC\_Msk}}
\DoxyCodeLine{6184 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE\_Pos            (2U)}}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE\_Msk            (0x1UL << DCMI\_SR\_FNE\_Pos)                  }}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE                DCMI\_SR\_FNE\_Msk}}
\DoxyCodeLine{6187 }
\DoxyCodeLine{6188 \textcolor{comment}{/********************  Bits definition for DCMI\_RIS register   ****************/}}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS\_Pos     (0U)}}
\DoxyCodeLine{6190 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS\_Msk     (0x1UL << DCMI\_RIS\_FRAME\_RIS\_Pos)           }}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS         DCMI\_RIS\_FRAME\_RIS\_Msk}}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS\_Pos       (1U)}}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS\_Msk       (0x1UL << DCMI\_RIS\_OVR\_RIS\_Pos)             }}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS           DCMI\_RIS\_OVR\_RIS\_Msk}}
\DoxyCodeLine{6195 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS\_Pos       (2U)}}
\DoxyCodeLine{6196 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS\_Msk       (0x1UL << DCMI\_RIS\_ERR\_RIS\_Pos)             }}
\DoxyCodeLine{6197 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS           DCMI\_RIS\_ERR\_RIS\_Msk}}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS\_Pos     (3U)}}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS\_Msk     (0x1UL << DCMI\_RIS\_VSYNC\_RIS\_Pos)           }}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS         DCMI\_RIS\_VSYNC\_RIS\_Msk}}
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS\_Pos      (4U)}}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS\_Msk      (0x1UL << DCMI\_RIS\_LINE\_RIS\_Pos)            }}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS          DCMI\_RIS\_LINE\_RIS\_Msk}}
\DoxyCodeLine{6204 }
\DoxyCodeLine{6205 \textcolor{comment}{/********************  Bits definition for DCMI\_IER register  *****************/}}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE\_Pos      (0U)}}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE\_Msk      (0x1UL << DCMI\_IER\_FRAME\_IE\_Pos)            }}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE          DCMI\_IER\_FRAME\_IE\_Msk}}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE\_Pos        (1U)}}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE\_Msk        (0x1UL << DCMI\_IER\_OVR\_IE\_Pos)              }}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE            DCMI\_IER\_OVR\_IE\_Msk}}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE\_Pos        (2U)}}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE\_Msk        (0x1UL << DCMI\_IER\_ERR\_IE\_Pos)              }}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE            DCMI\_IER\_ERR\_IE\_Msk}}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE\_Pos      (3U)}}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE\_Msk      (0x1UL << DCMI\_IER\_VSYNC\_IE\_Pos)            }}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE          DCMI\_IER\_VSYNC\_IE\_Msk}}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE\_Pos       (4U)}}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE\_Msk       (0x1UL << DCMI\_IER\_LINE\_IE\_Pos)             }}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE           DCMI\_IER\_LINE\_IE\_Msk}}
\DoxyCodeLine{6221 }
\DoxyCodeLine{6222 }
\DoxyCodeLine{6223 \textcolor{comment}{/********************  Bits definition for DCMI\_MIS register  *****************/}}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS\_Pos     (0U)}}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS\_Msk     (0x1UL << DCMI\_MIS\_FRAME\_MIS\_Pos)           }}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS         DCMI\_MIS\_FRAME\_MIS\_Msk}}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS\_Pos       (1U)}}
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS\_Msk       (0x1UL << DCMI\_MIS\_OVR\_MIS\_Pos)             }}
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS           DCMI\_MIS\_OVR\_MIS\_Msk}}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS\_Pos       (2U)}}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS\_Msk       (0x1UL << DCMI\_MIS\_ERR\_MIS\_Pos)             }}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS           DCMI\_MIS\_ERR\_MIS\_Msk}}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS\_Pos     (3U)}}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS\_Msk     (0x1UL << DCMI\_MIS\_VSYNC\_MIS\_Pos)           }}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS         DCMI\_MIS\_VSYNC\_MIS\_Msk}}
\DoxyCodeLine{6236 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS\_Pos      (4U)}}
\DoxyCodeLine{6237 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS\_Msk      (0x1UL << DCMI\_MIS\_LINE\_MIS\_Pos)            }}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS          DCMI\_MIS\_LINE\_MIS\_Msk}}
\DoxyCodeLine{6239 }
\DoxyCodeLine{6240 }
\DoxyCodeLine{6241 \textcolor{comment}{/********************  Bits definition for DCMI\_ICR register  *****************/}}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC\_Pos     (0U)}}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC\_Msk     (0x1UL << DCMI\_ICR\_FRAME\_ISC\_Pos)           }}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC         DCMI\_ICR\_FRAME\_ISC\_Msk}}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC\_Pos       (1U)}}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC\_Msk       (0x1UL << DCMI\_ICR\_OVR\_ISC\_Pos)             }}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC           DCMI\_ICR\_OVR\_ISC\_Msk}}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC\_Pos       (2U)}}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC\_Msk       (0x1UL << DCMI\_ICR\_ERR\_ISC\_Pos)             }}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC           DCMI\_ICR\_ERR\_ISC\_Msk}}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC\_Pos     (3U)}}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC\_Msk     (0x1UL << DCMI\_ICR\_VSYNC\_ISC\_Pos)           }}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC         DCMI\_ICR\_VSYNC\_ISC\_Msk}}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC\_Pos      (4U)}}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC\_Msk      (0x1UL << DCMI\_ICR\_LINE\_ISC\_Pos)            }}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC          DCMI\_ICR\_LINE\_ISC\_Msk}}
\DoxyCodeLine{6257 }
\DoxyCodeLine{6258 }
\DoxyCodeLine{6259 \textcolor{comment}{/********************  Bits definition for DCMI\_ESCR register  ******************/}}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC\_Pos          (0U)}}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC\_Msk          (0xFFUL << DCMI\_ESCR\_FSC\_Pos)               }}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC              DCMI\_ESCR\_FSC\_Msk}}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC\_Pos          (8U)}}
\DoxyCodeLine{6264 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC\_Msk          (0xFFUL << DCMI\_ESCR\_LSC\_Pos)               }}
\DoxyCodeLine{6265 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC              DCMI\_ESCR\_LSC\_Msk}}
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC\_Pos          (16U)}}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC\_Msk          (0xFFUL << DCMI\_ESCR\_LEC\_Pos)               }}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC              DCMI\_ESCR\_LEC\_Msk}}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC\_Pos          (24U)}}
\DoxyCodeLine{6270 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC\_Msk          (0xFFUL << DCMI\_ESCR\_FEC\_Pos)               }}
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC              DCMI\_ESCR\_FEC\_Msk}}
\DoxyCodeLine{6272 }
\DoxyCodeLine{6273 \textcolor{comment}{/********************  Bits definition for DCMI\_ESUR register  ******************/}}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU\_Pos          (0U)}}
\DoxyCodeLine{6275 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU\_Msk          (0xFFUL << DCMI\_ESUR\_FSU\_Pos)               }}
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU              DCMI\_ESUR\_FSU\_Msk}}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU\_Pos          (8U)}}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU\_Msk          (0xFFUL << DCMI\_ESUR\_LSU\_Pos)               }}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU              DCMI\_ESUR\_LSU\_Msk}}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU\_Pos          (16U)}}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU\_Msk          (0xFFUL << DCMI\_ESUR\_LEU\_Pos)               }}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU              DCMI\_ESUR\_LEU\_Msk}}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU\_Pos          (24U)}}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU\_Msk          (0xFFUL << DCMI\_ESUR\_FEU\_Pos)               }}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU              DCMI\_ESUR\_FEU\_Msk}}
\DoxyCodeLine{6286 }
\DoxyCodeLine{6287 \textcolor{comment}{/********************  Bits definition for DCMI\_CWSTRT register  ******************/}}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT\_Pos    (0U)}}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT\_Msk    (0x3FFFUL << DCMI\_CWSTRT\_HOFFCNT\_Pos)       }}
\DoxyCodeLine{6290 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT        DCMI\_CWSTRT\_HOFFCNT\_Msk}}
\DoxyCodeLine{6291 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST\_Pos        (16U)}}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST\_Msk        (0x1FFFUL << DCMI\_CWSTRT\_VST\_Pos)           }}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST            DCMI\_CWSTRT\_VST\_Msk}}
\DoxyCodeLine{6294 }
\DoxyCodeLine{6295 \textcolor{comment}{/********************  Bits definition for DCMI\_CWSIZE register  ******************/}}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT\_Pos     (0U)}}
\DoxyCodeLine{6297 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT\_Msk     (0x3FFFUL << DCMI\_CWSIZE\_CAPCNT\_Pos)        }}
\DoxyCodeLine{6298 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT         DCMI\_CWSIZE\_CAPCNT\_Msk}}
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE\_Pos      (16U)}}
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE\_Msk      (0x3FFFUL << DCMI\_CWSIZE\_VLINE\_Pos)         }}
\DoxyCodeLine{6301 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE          DCMI\_CWSIZE\_VLINE\_Msk}}
\DoxyCodeLine{6302 }
\DoxyCodeLine{6303 \textcolor{comment}{/********************  Bits definition for DCMI\_DR register  ******************/}}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0\_Pos          (0U)}}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0\_Msk          (0xFFUL << DCMI\_DR\_BYTE0\_Pos)               }}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0              DCMI\_DR\_BYTE0\_Msk}}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1\_Pos          (8U)}}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1\_Msk          (0xFFUL << DCMI\_DR\_BYTE1\_Pos)               }}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1              DCMI\_DR\_BYTE1\_Msk}}
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2\_Pos          (16U)}}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2\_Msk          (0xFFUL << DCMI\_DR\_BYTE2\_Pos)               }}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2              DCMI\_DR\_BYTE2\_Msk}}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3\_Pos          (24U)}}
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3\_Msk          (0xFFUL << DCMI\_DR\_BYTE3\_Pos)               }}
\DoxyCodeLine{6315 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3              DCMI\_DR\_BYTE3\_Msk}}
\DoxyCodeLine{6316 }
\DoxyCodeLine{6317 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6318 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6319 \textcolor{comment}{/*                 Digital Filter for Sigma Delta Modulators                  */}}
\DoxyCodeLine{6320 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6321 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6322 }
\DoxyCodeLine{6323 \textcolor{comment}{/****************   DFSDM channel configuration registers  ********************/}}
\DoxyCodeLine{6324 }
\DoxyCodeLine{6325 \textcolor{comment}{/***************  Bit definition for DFSDM\_CHCFGR1 register  ******************/}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DFSDMEN\_Pos       (31U)}}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DFSDMEN\_Msk       (0x1UL << DFSDM\_CHCFGR1\_DFSDMEN\_Pos)   }}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DFSDMEN           DFSDM\_CHCFGR1\_DFSDMEN\_Msk              }}
\DoxyCodeLine{6329 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTSRC\_Pos      (30U)}}
\DoxyCodeLine{6330 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTSRC\_Msk      (0x1UL << DFSDM\_CHCFGR1\_CKOUTSRC\_Pos)  }}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTSRC          DFSDM\_CHCFGR1\_CKOUTSRC\_Msk             }}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTDIV\_Pos      (16U)}}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTDIV\_Msk      (0xFFUL << DFSDM\_CHCFGR1\_CKOUTDIV\_Pos) }}
\DoxyCodeLine{6334 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKOUTDIV          DFSDM\_CHCFGR1\_CKOUTDIV\_Msk             }}
\DoxyCodeLine{6335 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATPACK\_Pos       (14U)}}
\DoxyCodeLine{6336 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATPACK\_Msk       (0x3UL << DFSDM\_CHCFGR1\_DATPACK\_Pos)   }}
\DoxyCodeLine{6337 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATPACK           DFSDM\_CHCFGR1\_DATPACK\_Msk              }}
\DoxyCodeLine{6338 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATPACK\_1         (0x2UL << DFSDM\_CHCFGR1\_DATPACK\_Pos)    }}
\DoxyCodeLine{6339 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATPACK\_0         (0x1UL << DFSDM\_CHCFGR1\_DATPACK\_Pos)    }}
\DoxyCodeLine{6340 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATMPX\_Pos        (12U)}}
\DoxyCodeLine{6341 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATMPX\_Msk        (0x3UL << DFSDM\_CHCFGR1\_DATMPX\_Pos)    }}
\DoxyCodeLine{6342 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATMPX            DFSDM\_CHCFGR1\_DATMPX\_Msk               }}
\DoxyCodeLine{6343 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATMPX\_1          (0x2UL << DFSDM\_CHCFGR1\_DATMPX\_Pos)     }}
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_DATMPX\_0          (0x1UL << DFSDM\_CHCFGR1\_DATMPX\_Pos)     }}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHINSEL\_Pos       (8U)}}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHINSEL\_Msk       (0x1UL << DFSDM\_CHCFGR1\_CHINSEL\_Pos)   }}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHINSEL           DFSDM\_CHCFGR1\_CHINSEL\_Msk              }}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHEN\_Pos          (7U)}}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHEN\_Msk          (0x1UL << DFSDM\_CHCFGR1\_CHEN\_Pos)      }}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CHEN              DFSDM\_CHCFGR1\_CHEN\_Msk                 }}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKABEN\_Pos        (6U)}}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKABEN\_Msk        (0x1UL << DFSDM\_CHCFGR1\_CKABEN\_Pos)    }}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_CKABEN            DFSDM\_CHCFGR1\_CKABEN\_Msk               }}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SCDEN\_Pos         (5U)}}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SCDEN\_Msk         (0x1UL << DFSDM\_CHCFGR1\_SCDEN\_Pos)     }}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SCDEN             DFSDM\_CHCFGR1\_SCDEN\_Msk                }}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SPICKSEL\_Pos      (2U)}}
\DoxyCodeLine{6358 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SPICKSEL\_Msk      (0x3UL << DFSDM\_CHCFGR1\_SPICKSEL\_Pos)  }}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SPICKSEL          DFSDM\_CHCFGR1\_SPICKSEL\_Msk             }}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SPICKSEL\_1        (0x2UL << DFSDM\_CHCFGR1\_SPICKSEL\_Pos)   }}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SPICKSEL\_0        (0x1UL << DFSDM\_CHCFGR1\_SPICKSEL\_Pos)   }}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SITP\_Pos          (0U)}}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SITP\_Msk          (0x3UL << DFSDM\_CHCFGR1\_SITP\_Pos)      }}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SITP              DFSDM\_CHCFGR1\_SITP\_Msk                 }}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SITP\_1            (0x2UL << DFSDM\_CHCFGR1\_SITP\_Pos)       }}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR1\_SITP\_0            (0x1UL << DFSDM\_CHCFGR1\_SITP\_Pos)       }}
\DoxyCodeLine{6368 \textcolor{comment}{/***************  Bit definition for DFSDM\_CHCFGR2 register  ******************/}}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_OFFSET\_Pos        (8U)}}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_OFFSET\_Msk        (0xFFFFFFUL << DFSDM\_CHCFGR2\_OFFSET\_Pos) }}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_OFFSET            DFSDM\_CHCFGR2\_OFFSET\_Msk               }}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_DTRBS\_Pos         (3U)}}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_DTRBS\_Msk         (0x1FUL << DFSDM\_CHCFGR2\_DTRBS\_Pos)    }}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define DFSDM\_CHCFGR2\_DTRBS             DFSDM\_CHCFGR2\_DTRBS\_Msk                }}
\DoxyCodeLine{6376 \textcolor{comment}{/******************  Bit definition for DFSDM\_CHAWSCDR register *****************/}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFORD\_Pos       (22U)}}
\DoxyCodeLine{6378 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFORD\_Msk       (0x3UL << DFSDM\_CHAWSCDR\_AWFORD\_Pos)   }}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFORD           DFSDM\_CHAWSCDR\_AWFORD\_Msk              }}
\DoxyCodeLine{6380 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFORD\_1         (0x2UL << DFSDM\_CHAWSCDR\_AWFORD\_Pos)    }}
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFORD\_0         (0x1UL << DFSDM\_CHAWSCDR\_AWFORD\_Pos)    }}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFOSR\_Pos       (16U)}}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFOSR\_Msk       (0x1FUL << DFSDM\_CHAWSCDR\_AWFOSR\_Pos)  }}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_AWFOSR           DFSDM\_CHAWSCDR\_AWFOSR\_Msk              }}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_BKSCD\_Pos        (12U)}}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_BKSCD\_Msk        (0xFUL << DFSDM\_CHAWSCDR\_BKSCD\_Pos)    }}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_BKSCD            DFSDM\_CHAWSCDR\_BKSCD\_Msk               }}
\DoxyCodeLine{6388 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_SCDT\_Pos         (0U)}}
\DoxyCodeLine{6389 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_SCDT\_Msk         (0xFFUL << DFSDM\_CHAWSCDR\_SCDT\_Pos)    }}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define DFSDM\_CHAWSCDR\_SCDT             DFSDM\_CHAWSCDR\_SCDT\_Msk                }}
\DoxyCodeLine{6392 \textcolor{comment}{/****************  Bit definition for DFSDM\_CHWDATR register *******************/}}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define DFSDM\_CHWDATR\_WDATA\_Pos         (0U)}}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define DFSDM\_CHWDATR\_WDATA\_Msk         (0xFFFFUL << DFSDM\_CHWDATR\_WDATA\_Pos)  }}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define DFSDM\_CHWDATR\_WDATA             DFSDM\_CHWDATR\_WDATA\_Msk                }}
\DoxyCodeLine{6397 \textcolor{comment}{/****************  Bit definition for DFSDM\_CHDATINR register *****************/}}
\DoxyCodeLine{6398 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT0\_Pos       (0U)}}
\DoxyCodeLine{6399 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT0\_Msk       (0xFFFFUL << DFSDM\_CHDATINR\_INDAT0\_Pos) }}
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT0           DFSDM\_CHDATINR\_INDAT0\_Msk              }}
\DoxyCodeLine{6401 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT1\_Pos       (16U)}}
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT1\_Msk       (0xFFFFUL << DFSDM\_CHDATINR\_INDAT1\_Pos) }}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define DFSDM\_CHDATINR\_INDAT1           DFSDM\_CHDATINR\_INDAT1\_Msk              }}
\DoxyCodeLine{6405 \textcolor{comment}{/************************   DFSDM module registers  ****************************/}}
\DoxyCodeLine{6406 }
\DoxyCodeLine{6407 \textcolor{comment}{/********************  Bit definition for DFSDM\_FLTCR1 register *******************/}}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_AWFSEL\_Pos         (30U)}}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_AWFSEL\_Msk         (0x1UL << DFSDM\_FLTCR1\_AWFSEL\_Pos)     }}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_AWFSEL             DFSDM\_FLTCR1\_AWFSEL\_Msk                }}
\DoxyCodeLine{6411 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_FAST\_Pos           (29U)}}
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_FAST\_Msk           (0x1UL << DFSDM\_FLTCR1\_FAST\_Pos)       }}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_FAST               DFSDM\_FLTCR1\_FAST\_Msk                  }}
\DoxyCodeLine{6414 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCH\_Pos            (24U)}}
\DoxyCodeLine{6415 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCH\_Msk            (0x7UL << DFSDM\_FLTCR1\_RCH\_Pos)        }}
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCH                DFSDM\_FLTCR1\_RCH\_Msk                   }}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RDMAEN\_Pos         (21U)}}
\DoxyCodeLine{6418 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RDMAEN\_Msk         (0x1UL << DFSDM\_FLTCR1\_RDMAEN\_Pos)     }}
\DoxyCodeLine{6419 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RDMAEN             DFSDM\_FLTCR1\_RDMAEN\_Msk                }}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSYNC\_Pos          (19U)}}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSYNC\_Msk          (0x1UL << DFSDM\_FLTCR1\_RSYNC\_Pos)      }}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSYNC              DFSDM\_FLTCR1\_RSYNC\_Msk                 }}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCONT\_Pos          (18U)}}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCONT\_Msk          (0x1UL << DFSDM\_FLTCR1\_RCONT\_Pos)      }}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RCONT              DFSDM\_FLTCR1\_RCONT\_Msk                 }}
\DoxyCodeLine{6426 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSWSTART\_Pos       (17U)}}
\DoxyCodeLine{6427 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSWSTART\_Msk       (0x1UL << DFSDM\_FLTCR1\_RSWSTART\_Pos)   }}
\DoxyCodeLine{6428 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_RSWSTART           DFSDM\_FLTCR1\_RSWSTART\_Msk              }}
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTEN\_Pos         (13U)}}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTEN\_Msk         (0x3UL << DFSDM\_FLTCR1\_JEXTEN\_Pos)     }}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTEN             DFSDM\_FLTCR1\_JEXTEN\_Msk                }}
\DoxyCodeLine{6432 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTEN\_1           (0x2UL << DFSDM\_FLTCR1\_JEXTEN\_Pos)      }}
\DoxyCodeLine{6433 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTEN\_0           (0x1UL << DFSDM\_FLTCR1\_JEXTEN\_Pos)      }}
\DoxyCodeLine{6434 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_Pos        (8U)}}
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_Msk        (0x1FUL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)   }}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL            DFSDM\_FLTCR1\_JEXTSEL\_Msk               }}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_0          (0x01UL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)    }}
\DoxyCodeLine{6438 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_1          (0x02UL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)    }}
\DoxyCodeLine{6439 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_2          (0x04UL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)    }}
\DoxyCodeLine{6440 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_3          (0x08UL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)    }}
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JEXTSEL\_4          (0x10UL << DFSDM\_FLTCR1\_JEXTSEL\_Pos)    }}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JDMAEN\_Pos         (5U)}}
\DoxyCodeLine{6444 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JDMAEN\_Msk         (0x1UL << DFSDM\_FLTCR1\_JDMAEN\_Pos)     }}
\DoxyCodeLine{6445 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JDMAEN             DFSDM\_FLTCR1\_JDMAEN\_Msk                }}
\DoxyCodeLine{6446 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSCAN\_Pos          (4U)}}
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSCAN\_Msk          (0x1UL << DFSDM\_FLTCR1\_JSCAN\_Pos)      }}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSCAN              DFSDM\_FLTCR1\_JSCAN\_Msk                 }}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSYNC\_Pos          (3U)}}
\DoxyCodeLine{6450 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSYNC\_Msk          (0x1UL << DFSDM\_FLTCR1\_JSYNC\_Pos)      }}
\DoxyCodeLine{6451 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSYNC              DFSDM\_FLTCR1\_JSYNC\_Msk                 }}
\DoxyCodeLine{6452 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSWSTART\_Pos       (1U)}}
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSWSTART\_Msk       (0x1UL << DFSDM\_FLTCR1\_JSWSTART\_Pos)   }}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_JSWSTART           DFSDM\_FLTCR1\_JSWSTART\_Msk              }}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_DFEN\_Pos           (0U)}}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_DFEN\_Msk           (0x1UL << DFSDM\_FLTCR1\_DFEN\_Pos)       }}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define DFSDM\_FLTCR1\_DFEN               DFSDM\_FLTCR1\_DFEN\_Msk                  }}
\DoxyCodeLine{6459 \textcolor{comment}{/********************  Bit definition for DFSDM\_FLTCR2 register *******************/}}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDCH\_Pos          (16U)}}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDCH\_Msk          (0xFFUL << DFSDM\_FLTCR2\_AWDCH\_Pos)     }}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDCH              DFSDM\_FLTCR2\_AWDCH\_Msk                 }}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_EXCH\_Pos           (8U)}}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_EXCH\_Msk           (0xFFUL << DFSDM\_FLTCR2\_EXCH\_Pos)      }}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_EXCH               DFSDM\_FLTCR2\_EXCH\_Msk                  }}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_CKABIE\_Pos         (6U)}}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_CKABIE\_Msk         (0x1UL << DFSDM\_FLTCR2\_CKABIE\_Pos)     }}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_CKABIE             DFSDM\_FLTCR2\_CKABIE\_Msk                }}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_SCDIE\_Pos          (5U)}}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_SCDIE\_Msk          (0x1UL << DFSDM\_FLTCR2\_SCDIE\_Pos)      }}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_SCDIE              DFSDM\_FLTCR2\_SCDIE\_Msk                 }}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDIE\_Pos          (4U)}}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDIE\_Msk          (0x1UL << DFSDM\_FLTCR2\_AWDIE\_Pos)      }}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_AWDIE              DFSDM\_FLTCR2\_AWDIE\_Msk                 }}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_ROVRIE\_Pos         (3U)}}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_ROVRIE\_Msk         (0x1UL << DFSDM\_FLTCR2\_ROVRIE\_Pos)     }}
\DoxyCodeLine{6477 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_ROVRIE             DFSDM\_FLTCR2\_ROVRIE\_Msk                }}
\DoxyCodeLine{6478 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JOVRIE\_Pos         (2U)}}
\DoxyCodeLine{6479 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JOVRIE\_Msk         (0x1UL << DFSDM\_FLTCR2\_JOVRIE\_Pos)     }}
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JOVRIE             DFSDM\_FLTCR2\_JOVRIE\_Msk                }}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_REOCIE\_Pos         (1U)}}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_REOCIE\_Msk         (0x1UL << DFSDM\_FLTCR2\_REOCIE\_Pos)     }}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_REOCIE             DFSDM\_FLTCR2\_REOCIE\_Msk                }}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JEOCIE\_Pos         (0U)}}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JEOCIE\_Msk         (0x1UL << DFSDM\_FLTCR2\_JEOCIE\_Pos)     }}
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define DFSDM\_FLTCR2\_JEOCIE             DFSDM\_FLTCR2\_JEOCIE\_Msk                }}
\DoxyCodeLine{6488 \textcolor{comment}{/********************  Bit definition for DFSDM\_FLTISR register *******************/}}
\DoxyCodeLine{6489 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_SCDF\_Pos           (24U)}}
\DoxyCodeLine{6490 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_SCDF\_Msk           (0xFFUL << DFSDM\_FLTISR\_SCDF\_Pos)      }}
\DoxyCodeLine{6491 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_SCDF               DFSDM\_FLTISR\_SCDF\_Msk                  }}
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_CKABF\_Pos          (16U)}}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_CKABF\_Msk          (0xFFUL << DFSDM\_FLTISR\_CKABF\_Pos)     }}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_CKABF              DFSDM\_FLTISR\_CKABF\_Msk                 }}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_RCIP\_Pos           (14U)}}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_RCIP\_Msk           (0x1UL << DFSDM\_FLTISR\_RCIP\_Pos)       }}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_RCIP               DFSDM\_FLTISR\_RCIP\_Msk                  }}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JCIP\_Pos           (13U)}}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JCIP\_Msk           (0x1UL << DFSDM\_FLTISR\_JCIP\_Pos)       }}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JCIP               DFSDM\_FLTISR\_JCIP\_Msk                  }}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_AWDF\_Pos           (4U)}}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_AWDF\_Msk           (0x1UL << DFSDM\_FLTISR\_AWDF\_Pos)       }}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_AWDF               DFSDM\_FLTISR\_AWDF\_Msk                  }}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_ROVRF\_Pos          (3U)}}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_ROVRF\_Msk          (0x1UL << DFSDM\_FLTISR\_ROVRF\_Pos)      }}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_ROVRF              DFSDM\_FLTISR\_ROVRF\_Msk                 }}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JOVRF\_Pos          (2U)}}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JOVRF\_Msk          (0x1UL << DFSDM\_FLTISR\_JOVRF\_Pos)      }}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JOVRF              DFSDM\_FLTISR\_JOVRF\_Msk                 }}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_REOCF\_Pos          (1U)}}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_REOCF\_Msk          (0x1UL << DFSDM\_FLTISR\_REOCF\_Pos)      }}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_REOCF              DFSDM\_FLTISR\_REOCF\_Msk                 }}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JEOCF\_Pos          (0U)}}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JEOCF\_Msk          (0x1UL << DFSDM\_FLTISR\_JEOCF\_Pos)      }}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define DFSDM\_FLTISR\_JEOCF              DFSDM\_FLTISR\_JEOCF\_Msk                 }}
\DoxyCodeLine{6517 \textcolor{comment}{/********************  Bit definition for DFSDM\_FLTICR register *******************/}}
\DoxyCodeLine{6518 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRSCDF\_Pos        (24U)}}
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRSCDF\_Msk        (0xFFUL << DFSDM\_FLTICR\_CLRSCDF\_Pos)   }}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRSCDF            DFSDM\_FLTICR\_CLRSCDF\_Msk               }}
\DoxyCodeLine{6521 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRCKABF\_Pos       (16U)}}
\DoxyCodeLine{6522 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRCKABF\_Msk       (0xFFUL << DFSDM\_FLTICR\_CLRCKABF\_Pos)  }}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRCKABF           DFSDM\_FLTICR\_CLRCKABF\_Msk              }}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRROVRF\_Pos       (3U)}}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRROVRF\_Msk       (0x1UL << DFSDM\_FLTICR\_CLRROVRF\_Pos)   }}
\DoxyCodeLine{6526 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRROVRF           DFSDM\_FLTICR\_CLRROVRF\_Msk              }}
\DoxyCodeLine{6527 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRJOVRF\_Pos       (2U)}}
\DoxyCodeLine{6528 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRJOVRF\_Msk       (0x1UL << DFSDM\_FLTICR\_CLRJOVRF\_Pos)   }}
\DoxyCodeLine{6529 \textcolor{preprocessor}{\#define DFSDM\_FLTICR\_CLRJOVRF           DFSDM\_FLTICR\_CLRJOVRF\_Msk              }}
\DoxyCodeLine{6531 \textcolor{comment}{/*******************  Bit definition for DFSDM\_FLTJCHGR register ******************/}}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define DFSDM\_FLTJCHGR\_JCHG\_Pos         (0U)}}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define DFSDM\_FLTJCHGR\_JCHG\_Msk         (0xFFUL << DFSDM\_FLTJCHGR\_JCHG\_Pos)    }}
\DoxyCodeLine{6534 \textcolor{preprocessor}{\#define DFSDM\_FLTJCHGR\_JCHG             DFSDM\_FLTJCHGR\_JCHG\_Msk                }}
\DoxyCodeLine{6536 \textcolor{comment}{/********************  Bit definition for DFSDM\_FLTFCR register *******************/}}
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD\_Pos           (29U)}}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD\_Msk           (0x7UL << DFSDM\_FLTFCR\_FORD\_Pos)       }}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD               DFSDM\_FLTFCR\_FORD\_Msk                  }}
\DoxyCodeLine{6540 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD\_2             (0x4UL << DFSDM\_FLTFCR\_FORD\_Pos)        }}
\DoxyCodeLine{6541 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD\_1             (0x2UL << DFSDM\_FLTFCR\_FORD\_Pos)        }}
\DoxyCodeLine{6542 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FORD\_0             (0x1UL << DFSDM\_FLTFCR\_FORD\_Pos)        }}
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FOSR\_Pos           (16U)}}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FOSR\_Msk           (0x3FFUL << DFSDM\_FLTFCR\_FOSR\_Pos)     }}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_FOSR               DFSDM\_FLTFCR\_FOSR\_Msk                  }}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_IOSR\_Pos           (0U)}}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_IOSR\_Msk           (0xFFUL << DFSDM\_FLTFCR\_IOSR\_Pos)      }}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define DFSDM\_FLTFCR\_IOSR               DFSDM\_FLTFCR\_IOSR\_Msk                  }}
\DoxyCodeLine{6550 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTJDATAR register *****************/}}
\DoxyCodeLine{6551 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATA\_Pos       (8U)}}
\DoxyCodeLine{6552 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATA\_Msk       (0xFFFFFFUL << DFSDM\_FLTJDATAR\_JDATA\_Pos) }}
\DoxyCodeLine{6553 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATA           DFSDM\_FLTJDATAR\_JDATA\_Msk              }}
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATACH\_Pos     (0U)}}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATACH\_Msk     (0x7UL << DFSDM\_FLTJDATAR\_JDATACH\_Pos) }}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define DFSDM\_FLTJDATAR\_JDATACH         DFSDM\_FLTJDATAR\_JDATACH\_Msk            }}
\DoxyCodeLine{6558 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTRDATAR register *****************/}}
\DoxyCodeLine{6559 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATA\_Pos       (8U)}}
\DoxyCodeLine{6560 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATA\_Msk       (0xFFFFFFUL << DFSDM\_FLTRDATAR\_RDATA\_Pos) }}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATA           DFSDM\_FLTRDATAR\_RDATA\_Msk              }}
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RPEND\_Pos       (4U)}}
\DoxyCodeLine{6563 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RPEND\_Msk       (0x1UL << DFSDM\_FLTRDATAR\_RPEND\_Pos)   }}
\DoxyCodeLine{6564 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RPEND           DFSDM\_FLTRDATAR\_RPEND\_Msk              }}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATACH\_Pos     (0U)}}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATACH\_Msk     (0x7UL << DFSDM\_FLTRDATAR\_RDATACH\_Pos) }}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define DFSDM\_FLTRDATAR\_RDATACH         DFSDM\_FLTRDATAR\_RDATACH\_Msk            }}
\DoxyCodeLine{6569 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTAWHTR register ******************/}}
\DoxyCodeLine{6570 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_AWHT\_Pos         (8U)}}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_AWHT\_Msk         (0xFFFFFFUL << DFSDM\_FLTAWHTR\_AWHT\_Pos) }}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_AWHT             DFSDM\_FLTAWHTR\_AWHT\_Msk                }}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_BKAWH\_Pos        (0U)}}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_BKAWH\_Msk        (0xFUL << DFSDM\_FLTAWHTR\_BKAWH\_Pos)    }}
\DoxyCodeLine{6575 \textcolor{preprocessor}{\#define DFSDM\_FLTAWHTR\_BKAWH            DFSDM\_FLTAWHTR\_BKAWH\_Msk               }}
\DoxyCodeLine{6577 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTAWLTR register ******************/}}
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_AWLT\_Pos         (8U)}}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_AWLT\_Msk         (0xFFFFFFUL << DFSDM\_FLTAWLTR\_AWLT\_Pos) }}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_AWLT             DFSDM\_FLTAWLTR\_AWLT\_Msk                }}
\DoxyCodeLine{6581 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_BKAWL\_Pos        (0U)}}
\DoxyCodeLine{6582 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_BKAWL\_Msk        (0xFUL << DFSDM\_FLTAWLTR\_BKAWL\_Pos)    }}
\DoxyCodeLine{6583 \textcolor{preprocessor}{\#define DFSDM\_FLTAWLTR\_BKAWL            DFSDM\_FLTAWLTR\_BKAWL\_Msk               }}
\DoxyCodeLine{6585 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTAWSR register ******************/}}
\DoxyCodeLine{6586 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWHTF\_Pos         (8U)}}
\DoxyCodeLine{6587 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWHTF\_Msk         (0xFFUL << DFSDM\_FLTAWSR\_AWHTF\_Pos)    }}
\DoxyCodeLine{6588 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWHTF             DFSDM\_FLTAWSR\_AWHTF\_Msk                }}
\DoxyCodeLine{6589 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWLTF\_Pos         (0U)}}
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWLTF\_Msk         (0xFFUL << DFSDM\_FLTAWSR\_AWLTF\_Pos)    }}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define DFSDM\_FLTAWSR\_AWLTF             DFSDM\_FLTAWSR\_AWLTF\_Msk                }}
\DoxyCodeLine{6593 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTAWCFR) register *****************/}}
\DoxyCodeLine{6594 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWHTF\_Pos     (8U)}}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWHTF\_Msk     (0xFFUL << DFSDM\_FLTAWCFR\_CLRAWHTF\_Pos) }}
\DoxyCodeLine{6596 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWHTF         DFSDM\_FLTAWCFR\_CLRAWHTF\_Msk            }}
\DoxyCodeLine{6597 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWLTF\_Pos     (0U)}}
\DoxyCodeLine{6598 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWLTF\_Msk     (0xFFUL << DFSDM\_FLTAWCFR\_CLRAWLTF\_Pos) }}
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define DFSDM\_FLTAWCFR\_CLRAWLTF         DFSDM\_FLTAWCFR\_CLRAWLTF\_Msk            }}
\DoxyCodeLine{6601 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTEXMAX register ******************/}}
\DoxyCodeLine{6602 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAX\_Pos        (8U)}}
\DoxyCodeLine{6603 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAX\_Msk        (0xFFFFFFUL << DFSDM\_FLTEXMAX\_EXMAX\_Pos) }}
\DoxyCodeLine{6604 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAX            DFSDM\_FLTEXMAX\_EXMAX\_Msk               }}
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAXCH\_Pos      (0U)}}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAXCH\_Msk      (0x7UL << DFSDM\_FLTEXMAX\_EXMAXCH\_Pos)  }}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMAX\_EXMAXCH          DFSDM\_FLTEXMAX\_EXMAXCH\_Msk             }}
\DoxyCodeLine{6609 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTEXMIN register ******************/}}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMIN\_Pos        (8U)}}
\DoxyCodeLine{6611 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMIN\_Msk        (0xFFFFFFUL << DFSDM\_FLTEXMIN\_EXMIN\_Pos) }}
\DoxyCodeLine{6612 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMIN            DFSDM\_FLTEXMIN\_EXMIN\_Msk               }}
\DoxyCodeLine{6613 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMINCH\_Pos      (0U)}}
\DoxyCodeLine{6614 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMINCH\_Msk      (0x7UL << DFSDM\_FLTEXMIN\_EXMINCH\_Pos)  }}
\DoxyCodeLine{6615 \textcolor{preprocessor}{\#define DFSDM\_FLTEXMIN\_EXMINCH          DFSDM\_FLTEXMIN\_EXMINCH\_Msk             }}
\DoxyCodeLine{6617 \textcolor{comment}{/******************  Bit definition for DFSDM\_FLTCNVTIMR register ******************/}}
\DoxyCodeLine{6618 \textcolor{preprocessor}{\#define DFSDM\_FLTCNVTIMR\_CNVCNT\_Pos     (4U)}}
\DoxyCodeLine{6619 \textcolor{preprocessor}{\#define DFSDM\_FLTCNVTIMR\_CNVCNT\_Msk     (0xFFFFFFFUL << DFSDM\_FLTCNVTIMR\_CNVCNT\_Pos) }}
\DoxyCodeLine{6620 \textcolor{preprocessor}{\#define DFSDM\_FLTCNVTIMR\_CNVCNT         DFSDM\_FLTCNVTIMR\_CNVCNT\_Msk            }}
\DoxyCodeLine{6622 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6623 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6624 \textcolor{comment}{/*                           BDMA Controller                                  */}}
\DoxyCodeLine{6625 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6626 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6627 }
\DoxyCodeLine{6628 \textcolor{comment}{/*******************  Bit definition for BDMA\_ISR register  ********************/}}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF0\_Pos       (0U)}}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF0\_Msk       (0x1UL << BDMA\_ISR\_GIF0\_Pos)                   }}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF0           BDMA\_ISR\_GIF0\_Msk                              }}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF0\_Pos      (1U)}}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF0\_Msk      (0x1UL << BDMA\_ISR\_TCIF0\_Pos)                  }}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF0          BDMA\_ISR\_TCIF0\_Msk                             }}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF0\_Pos      (2U)}}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF0\_Msk      (0x1UL << BDMA\_ISR\_HTIF0\_Pos)                  }}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF0          BDMA\_ISR\_HTIF0\_Msk                             }}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF0\_Pos      (3U)}}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF0\_Msk      (0x1UL << BDMA\_ISR\_TEIF0\_Pos)                  }}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF0          BDMA\_ISR\_TEIF0\_Msk                             }}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF1\_Pos       (4U)}}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF1\_Msk       (0x1UL << BDMA\_ISR\_GIF1\_Pos)                   }}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF1           BDMA\_ISR\_GIF1\_Msk                              }}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF1\_Pos      (5U)}}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF1\_Msk      (0x1UL << BDMA\_ISR\_TCIF1\_Pos)                  }}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF1          BDMA\_ISR\_TCIF1\_Msk                             }}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF1\_Pos      (6U)}}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF1\_Msk      (0x1UL << BDMA\_ISR\_HTIF1\_Pos)                  }}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF1          BDMA\_ISR\_HTIF1\_Msk                             }}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF1\_Pos      (7U)}}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF1\_Msk      (0x1UL << BDMA\_ISR\_TEIF1\_Pos)                  }}
\DoxyCodeLine{6652 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF1          BDMA\_ISR\_TEIF1\_Msk                             }}
\DoxyCodeLine{6653 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF2\_Pos       (8U)}}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF2\_Msk       (0x1UL << BDMA\_ISR\_GIF2\_Pos)                   }}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF2           BDMA\_ISR\_GIF2\_Msk                              }}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF2\_Pos      (9U)}}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF2\_Msk      (0x1UL << BDMA\_ISR\_TCIF2\_Pos)                  }}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF2          BDMA\_ISR\_TCIF2\_Msk                             }}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF2\_Pos      (10U)}}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF2\_Msk      (0x1UL << BDMA\_ISR\_HTIF2\_Pos)                  }}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF2          BDMA\_ISR\_HTIF2\_Msk                             }}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF2\_Pos      (11U)}}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF2\_Msk      (0x1UL << BDMA\_ISR\_TEIF2\_Pos)                  }}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF2          BDMA\_ISR\_TEIF2\_Msk                             }}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF3\_Pos       (12U)}}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF3\_Msk       (0x1UL << BDMA\_ISR\_GIF3\_Pos)                   }}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF3           BDMA\_ISR\_GIF3\_Msk                              }}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF3\_Pos      (13U)}}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF3\_Msk      (0x1UL << BDMA\_ISR\_TCIF3\_Pos)                  }}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF3          BDMA\_ISR\_TCIF3\_Msk                             }}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF3\_Pos      (14U)}}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF3\_Msk      (0x1UL << BDMA\_ISR\_HTIF3\_Pos)                  }}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF3          BDMA\_ISR\_HTIF3\_Msk                             }}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF3\_Pos      (15U)}}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF3\_Msk      (0x1UL << BDMA\_ISR\_TEIF3\_Pos)                  }}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF3          BDMA\_ISR\_TEIF3\_Msk                             }}
\DoxyCodeLine{6677 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF4\_Pos       (16U)}}
\DoxyCodeLine{6678 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF4\_Msk       (0x1UL << BDMA\_ISR\_GIF4\_Pos)                   }}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF4           BDMA\_ISR\_GIF4\_Msk                              }}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF4\_Pos      (17U)}}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF4\_Msk      (0x1UL << BDMA\_ISR\_TCIF4\_Pos)                  }}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF4          BDMA\_ISR\_TCIF4\_Msk                             }}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF4\_Pos      (18U)}}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF4\_Msk      (0x1UL << BDMA\_ISR\_HTIF4\_Pos)                  }}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF4          BDMA\_ISR\_HTIF4\_Msk                             }}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF4\_Pos      (19U)}}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF4\_Msk      (0x1UL << BDMA\_ISR\_TEIF4\_Pos)                  }}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF4          BDMA\_ISR\_TEIF4\_Msk                             }}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF5\_Pos       (20U)}}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF5\_Msk       (0x1UL << BDMA\_ISR\_GIF5\_Pos)                   }}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF5           BDMA\_ISR\_GIF5\_Msk                              }}
\DoxyCodeLine{6692 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF5\_Pos      (21U)}}
\DoxyCodeLine{6693 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF5\_Msk      (0x1UL << BDMA\_ISR\_TCIF5\_Pos)                  }}
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF5          BDMA\_ISR\_TCIF5\_Msk                             }}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF5\_Pos      (22U)}}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF5\_Msk      (0x1UL << BDMA\_ISR\_HTIF5\_Pos)                  }}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF5          BDMA\_ISR\_HTIF5\_Msk                             }}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF5\_Pos      (23U)}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF5\_Msk      (0x1UL << BDMA\_ISR\_TEIF5\_Pos)                  }}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF5          BDMA\_ISR\_TEIF5\_Msk                             }}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF6\_Pos       (24U)}}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF6\_Msk       (0x1UL << BDMA\_ISR\_GIF6\_Pos)                   }}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF6           BDMA\_ISR\_GIF6\_Msk                              }}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF6\_Pos      (25U)}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF6\_Msk      (0x1UL << BDMA\_ISR\_TCIF6\_Pos)                  }}
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF6          BDMA\_ISR\_TCIF6\_Msk                             }}
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF6\_Pos      (26U)}}
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF6\_Msk      (0x1UL << BDMA\_ISR\_HTIF6\_Pos)                  }}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF6          BDMA\_ISR\_HTIF6\_Msk                             }}
\DoxyCodeLine{6710 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF6\_Pos      (27U)}}
\DoxyCodeLine{6711 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF6\_Msk      (0x1UL << BDMA\_ISR\_TEIF6\_Pos)                  }}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF6          BDMA\_ISR\_TEIF6\_Msk                             }}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF7\_Pos       (28U)}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF7\_Msk       (0x1UL << BDMA\_ISR\_GIF7\_Pos)                   }}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define BDMA\_ISR\_GIF7           BDMA\_ISR\_GIF7\_Msk                              }}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF7\_Pos      (29U)}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF7\_Msk      (0x1UL << BDMA\_ISR\_TCIF7\_Pos)                  }}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define BDMA\_ISR\_TCIF7          BDMA\_ISR\_TCIF7\_Msk                             }}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF7\_Pos      (30U)}}
\DoxyCodeLine{6720 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF7\_Msk      (0x1UL << BDMA\_ISR\_HTIF7\_Pos)                  }}
\DoxyCodeLine{6721 \textcolor{preprocessor}{\#define BDMA\_ISR\_HTIF7          BDMA\_ISR\_HTIF7\_Msk                             }}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF7\_Pos      (31U)}}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF7\_Msk      (0x1UL << BDMA\_ISR\_TEIF7\_Pos)                  }}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define BDMA\_ISR\_TEIF7          BDMA\_ISR\_TEIF7\_Msk                             }}
\DoxyCodeLine{6726 \textcolor{comment}{/*******************  Bit definition for BDMA\_IFCR register  *******************/}}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF0\_Pos     (0U)}}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF0\_Msk     (0x1UL << BDMA\_IFCR\_CGIF0\_Pos)                 }}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF0         BDMA\_IFCR\_CGIF0\_Msk                            }}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF0\_Pos    (1U)}}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF0\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF0\_Pos)                }}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF0        BDMA\_IFCR\_CTCIF0\_Msk                           }}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF0\_Pos    (2U)}}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF0\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF0\_Pos)                }}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF0        BDMA\_IFCR\_CHTIF0\_Msk                           }}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF0\_Pos    (3U)}}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF0\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF0\_Pos)                }}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF0        BDMA\_IFCR\_CTEIF0\_Msk                           }}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF1\_Pos     (4U)}}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF1\_Msk     (0x1UL << BDMA\_IFCR\_CGIF1\_Pos)                 }}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF1         BDMA\_IFCR\_CGIF1\_Msk                            }}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF1\_Pos    (5U)}}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF1\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF1\_Pos)                }}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF1        BDMA\_IFCR\_CTCIF1\_Msk                           }}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF1\_Pos    (6U)}}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF1\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF1\_Pos)                }}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF1        BDMA\_IFCR\_CHTIF1\_Msk                           }}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF1\_Pos    (7U)}}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF1\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF1\_Pos)                }}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF1        BDMA\_IFCR\_CTEIF1\_Msk                           }}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF2\_Pos     (8U)}}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF2\_Msk     (0x1UL << BDMA\_IFCR\_CGIF2\_Pos)                 }}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF2         BDMA\_IFCR\_CGIF2\_Msk                            }}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF2\_Pos    (9U)}}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF2\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF2\_Pos)                }}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF2        BDMA\_IFCR\_CTCIF2\_Msk                           }}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF2\_Pos    (10U)}}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF2\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF2\_Pos)                }}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF2        BDMA\_IFCR\_CHTIF2\_Msk                           }}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF2\_Pos    (11U)}}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF2\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF2\_Pos)                }}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF2        BDMA\_IFCR\_CTEIF2\_Msk                           }}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF3\_Pos     (12U)}}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF3\_Msk     (0x1UL << BDMA\_IFCR\_CGIF3\_Pos)                 }}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF3         BDMA\_IFCR\_CGIF3\_Msk                            }}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF3\_Pos    (13U)}}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF3\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF3\_Pos)                }}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF3        BDMA\_IFCR\_CTCIF3\_Msk                           }}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF3\_Pos    (14U)}}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF3\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF3\_Pos)                }}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF3        BDMA\_IFCR\_CHTIF3\_Msk                           }}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF3\_Pos    (15U)}}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF3\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF3\_Pos)                }}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF3        BDMA\_IFCR\_CTEIF3\_Msk                           }}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF4\_Pos     (16U)}}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF4\_Msk     (0x1UL << BDMA\_IFCR\_CGIF4\_Pos)                 }}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF4         BDMA\_IFCR\_CGIF4\_Msk                            }}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF4\_Pos    (17U)}}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF4\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF4\_Pos)                }}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF4        BDMA\_IFCR\_CTCIF4\_Msk                           }}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF4\_Pos    (18U)}}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF4\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF4\_Pos)                }}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF4        BDMA\_IFCR\_CHTIF4\_Msk                           }}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF4\_Pos    (19U)}}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF4\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF4\_Pos)                }}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF4        BDMA\_IFCR\_CTEIF4\_Msk                           }}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF5\_Pos     (20U)}}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF5\_Msk     (0x1UL << BDMA\_IFCR\_CGIF5\_Pos)                 }}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF5         BDMA\_IFCR\_CGIF5\_Msk                            }}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF5\_Pos    (21U)}}
\DoxyCodeLine{6791 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF5\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF5\_Pos)                }}
\DoxyCodeLine{6792 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF5        BDMA\_IFCR\_CTCIF5\_Msk                           }}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF5\_Pos    (22U)}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF5\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF5\_Pos)                }}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF5        BDMA\_IFCR\_CHTIF5\_Msk                           }}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF5\_Pos    (23U)}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF5\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF5\_Pos)                }}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF5        BDMA\_IFCR\_CTEIF5\_Msk                           }}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF6\_Pos     (24U)}}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF6\_Msk     (0x1UL << BDMA\_IFCR\_CGIF6\_Pos)                 }}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF6         BDMA\_IFCR\_CGIF6\_Msk                            }}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF6\_Pos    (25U)}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF6\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF6\_Pos)                }}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF6        BDMA\_IFCR\_CTCIF6\_Msk                           }}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF6\_Pos    (26U)}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF6\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF6\_Pos)                }}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF6        BDMA\_IFCR\_CHTIF6\_Msk                           }}
\DoxyCodeLine{6808 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF6\_Pos    (27U)}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF6\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF6\_Pos)                }}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF6        BDMA\_IFCR\_CTEIF6\_Msk                           }}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF7\_Pos     (28U)}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF7\_Msk     (0x1UL << BDMA\_IFCR\_CGIF7\_Pos)                 }}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CGIF7         BDMA\_IFCR\_CGIF7\_Msk                            }}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF7\_Pos    (29U)}}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF7\_Msk    (0x1UL << BDMA\_IFCR\_CTCIF7\_Pos)                }}
\DoxyCodeLine{6816 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTCIF7        BDMA\_IFCR\_CTCIF7\_Msk                           }}
\DoxyCodeLine{6817 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF7\_Pos    (30U)}}
\DoxyCodeLine{6818 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF7\_Msk    (0x1UL << BDMA\_IFCR\_CHTIF7\_Pos)                }}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CHTIF7        BDMA\_IFCR\_CHTIF7\_Msk                           }}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF7\_Pos    (31U)}}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF7\_Msk    (0x1UL << BDMA\_IFCR\_CTEIF7\_Pos)                }}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define BDMA\_IFCR\_CTEIF7        BDMA\_IFCR\_CTEIF7\_Msk                           }}
\DoxyCodeLine{6824 \textcolor{comment}{/*******************  Bit definition for BDMA\_CCR register  ********************/}}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define BDMA\_CCR\_EN\_Pos         (0U)}}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define BDMA\_CCR\_EN\_Msk         (0x1UL << BDMA\_CCR\_EN\_Pos)                     }}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define BDMA\_CCR\_EN             BDMA\_CCR\_EN\_Msk                                }}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define BDMA\_CCR\_TCIE\_Pos       (1U)}}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define BDMA\_CCR\_TCIE\_Msk       (0x1UL << BDMA\_CCR\_TCIE\_Pos)                   }}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define BDMA\_CCR\_TCIE           BDMA\_CCR\_TCIE\_Msk                              }}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define BDMA\_CCR\_HTIE\_Pos       (2U)}}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define BDMA\_CCR\_HTIE\_Msk       (0x1UL << BDMA\_CCR\_HTIE\_Pos)                   }}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define BDMA\_CCR\_HTIE           BDMA\_CCR\_HTIE\_Msk                              }}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define BDMA\_CCR\_TEIE\_Pos       (3U)}}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define BDMA\_CCR\_TEIE\_Msk       (0x1UL << BDMA\_CCR\_TEIE\_Pos)                   }}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define BDMA\_CCR\_TEIE           BDMA\_CCR\_TEIE\_Msk                              }}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define BDMA\_CCR\_DIR\_Pos        (4U)}}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define BDMA\_CCR\_DIR\_Msk        (0x1UL << BDMA\_CCR\_DIR\_Pos)                    }}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define BDMA\_CCR\_DIR            BDMA\_CCR\_DIR\_Msk                               }}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define BDMA\_CCR\_CIRC\_Pos       (5U)}}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define BDMA\_CCR\_CIRC\_Msk       (0x1UL << BDMA\_CCR\_CIRC\_Pos)                   }}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define BDMA\_CCR\_CIRC           BDMA\_CCR\_CIRC\_Msk                              }}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define BDMA\_CCR\_PINC\_Pos       (6U)}}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define BDMA\_CCR\_PINC\_Msk       (0x1UL << BDMA\_CCR\_PINC\_Pos)                   }}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define BDMA\_CCR\_PINC           BDMA\_CCR\_PINC\_Msk                              }}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define BDMA\_CCR\_MINC\_Pos       (7U)}}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define BDMA\_CCR\_MINC\_Msk       (0x1UL << BDMA\_CCR\_MINC\_Pos)                   }}
\DoxyCodeLine{6848 \textcolor{preprocessor}{\#define BDMA\_CCR\_MINC           BDMA\_CCR\_MINC\_Msk                              }}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define BDMA\_CCR\_PSIZE\_Pos      (8U)}}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define BDMA\_CCR\_PSIZE\_Msk      (0x3UL << BDMA\_CCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#define BDMA\_CCR\_PSIZE          BDMA\_CCR\_PSIZE\_Msk                             }}
\DoxyCodeLine{6853 \textcolor{preprocessor}{\#define BDMA\_CCR\_PSIZE\_0        (0x1UL << BDMA\_CCR\_PSIZE\_Pos)                   }}
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define BDMA\_CCR\_PSIZE\_1        (0x2UL << BDMA\_CCR\_PSIZE\_Pos)                   }}
\DoxyCodeLine{6856 \textcolor{preprocessor}{\#define BDMA\_CCR\_MSIZE\_Pos      (10U)}}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define BDMA\_CCR\_MSIZE\_Msk      (0x3UL << BDMA\_CCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{6858 \textcolor{preprocessor}{\#define BDMA\_CCR\_MSIZE          BDMA\_CCR\_MSIZE\_Msk                             }}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define BDMA\_CCR\_MSIZE\_0        (0x1UL << BDMA\_CCR\_MSIZE\_Pos)                   }}
\DoxyCodeLine{6860 \textcolor{preprocessor}{\#define BDMA\_CCR\_MSIZE\_1        (0x2UL << BDMA\_CCR\_MSIZE\_Pos)                   }}
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define BDMA\_CCR\_PL\_Pos         (12U)}}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#define BDMA\_CCR\_PL\_Msk         (0x3UL << BDMA\_CCR\_PL\_Pos)                     }}
\DoxyCodeLine{6864 \textcolor{preprocessor}{\#define BDMA\_CCR\_PL             BDMA\_CCR\_PL\_Msk                                }}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define BDMA\_CCR\_PL\_0           (0x1UL << BDMA\_CCR\_PL\_Pos)                      }}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define BDMA\_CCR\_PL\_1           (0x2UL << BDMA\_CCR\_PL\_Pos)                      }}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define BDMA\_CCR\_MEM2MEM\_Pos    (14U)}}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define BDMA\_CCR\_MEM2MEM\_Msk    (0x1UL << BDMA\_CCR\_MEM2MEM\_Pos)                }}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#define BDMA\_CCR\_MEM2MEM        BDMA\_CCR\_MEM2MEM\_Msk                           }}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define BDMA\_CCR\_DBM\_Pos        (15U)}}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define BDMA\_CCR\_DBM\_Msk        (0x1UL << BDMA\_CCR\_DBM\_Pos)                    }}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define BDMA\_CCR\_DBM            BDMA\_CCR\_DBM\_Msk                               }}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define BDMA\_CCR\_CT\_Pos         (16U)}}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define BDMA\_CCR\_CT\_Msk         (0x1UL << BDMA\_CCR\_CT\_Pos)                     }}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define BDMA\_CCR\_CT             BDMA\_CCR\_CT\_Msk                                }}
\DoxyCodeLine{6878 \textcolor{comment}{/******************  Bit definition for BDMA\_CNDTR register  *******************/}}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#define BDMA\_CNDTR\_NDT\_Pos      (0U)}}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define BDMA\_CNDTR\_NDT\_Msk      (0xFFFFUL << BDMA\_CNDTR\_NDT\_Pos)               }}
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#define BDMA\_CNDTR\_NDT          BDMA\_CNDTR\_NDT\_Msk                             }}
\DoxyCodeLine{6883 \textcolor{comment}{/******************  Bit definition for BDMA\_CPAR register  ********************/}}
\DoxyCodeLine{6884 \textcolor{preprocessor}{\#define BDMA\_CPAR\_PA\_Pos        (0U)}}
\DoxyCodeLine{6885 \textcolor{preprocessor}{\#define BDMA\_CPAR\_PA\_Msk        (0xFFFFFFFFUL << BDMA\_CPAR\_PA\_Pos)             }}
\DoxyCodeLine{6886 \textcolor{preprocessor}{\#define BDMA\_CPAR\_PA            BDMA\_CPAR\_PA\_Msk                               }}
\DoxyCodeLine{6888 \textcolor{comment}{/******************  Bit definition for BDMA\_CM0AR register  ********************/}}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define BDMA\_CM0AR\_MA\_Pos        (0U)}}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define BDMA\_CM0AR\_MA\_Msk        (0xFFFFFFFFUL << BDMA\_CM0AR\_MA\_Pos)             }}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define BDMA\_CM0AR\_MA            BDMA\_CM0AR\_MA\_Msk                               }}
\DoxyCodeLine{6893 \textcolor{comment}{/******************  Bit definition for BDMA\_CM1AR register  ********************/}}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define BDMA\_CM1AR\_MA\_Pos        (0U)}}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define BDMA\_CM1AR\_MA\_Msk        (0xFFFFFFFFUL << BDMA\_CM1AR\_MA\_Pos)             }}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define BDMA\_CM1AR\_MA            BDMA\_CM1AR\_MA\_Msk                               }}
\DoxyCodeLine{6898 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6899 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6900 \textcolor{comment}{/*                Ethernet MAC Registers bits definitions                     */}}
\DoxyCodeLine{6901 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6902 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6903 \textcolor{comment}{/* Bit definition for Ethernet MAC Configuration Register register */}}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define ETH\_MACCR\_ARP\_Pos                             (31U)}}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#define ETH\_MACCR\_ARP\_Msk                             (0x1UL << ETH\_MACCR\_ARP\_Pos) }}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define ETH\_MACCR\_ARP                                 ETH\_MACCR\_ARP\_Msk        }\textcolor{comment}{/* ARP Offload Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_Pos                            (28U)}}
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_Msk                            (0x7UL << ETH\_MACCR\_SARC\_Pos) }}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC                                ETH\_MACCR\_SARC\_Msk       }\textcolor{comment}{/* Source Address Insertion or Replacement Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_MTIATI                         ((uint32\_t)0x00000000)   }\textcolor{comment}{/* The mti\_sa\_ctrl\_i and ati\_sa\_ctrl\_i input signals control the SA field generation. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR0\_Pos                   (29U)}}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR0\_Msk                   (0x1UL << ETH\_MACCR\_SARC\_INSADDR0\_Pos) }}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR0                       ETH\_MACCR\_SARC\_INSADDR0\_Msk }\textcolor{comment}{/* Insert MAC Address0 in the SA field of all transmitted packets. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR1\_Pos                   (29U)}}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR1\_Msk                   (0x3UL << ETH\_MACCR\_SARC\_INSADDR1\_Pos) }}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_INSADDR1                       ETH\_MACCR\_SARC\_INSADDR1\_Msk }\textcolor{comment}{/* Insert MAC Address1 in the SA field of all transmitted packets. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR0\_Pos                   (28U)}}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR0\_Msk                   (0x3UL << ETH\_MACCR\_SARC\_REPADDR0\_Pos) }}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR0                       ETH\_MACCR\_SARC\_REPADDR0\_Msk }\textcolor{comment}{/* Replace MAC Address0 in the SA field of all transmitted packets. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR1\_Pos                   (28U)}}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR1\_Msk                   (0x7UL << ETH\_MACCR\_SARC\_REPADDR1\_Pos) }}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define ETH\_MACCR\_SARC\_REPADDR1                       ETH\_MACCR\_SARC\_REPADDR1\_Msk }\textcolor{comment}{/* Replace MAC Address1 in the SA field of all transmitted packets. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPC\_Pos                             (27U)}}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPC\_Msk                             (0x1UL << ETH\_MACCR\_IPC\_Pos) }}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPC                                 ETH\_MACCR\_IPC\_Msk        }\textcolor{comment}{/* Checksum Offload */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_Pos                             (24U)}}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_Msk                             (0x7UL << ETH\_MACCR\_IPG\_Pos) }}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG                                 ETH\_MACCR\_IPG\_Msk        }\textcolor{comment}{/* Inter-\/Packet Gap */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_96BIT                           ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 96Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_88BIT                           ((uint32\_t)0x01000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 88Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_80BIT                           ((uint32\_t)0x02000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 80Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_72BIT                           ((uint32\_t)0x03000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 72Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_64BIT                           ((uint32\_t)0x04000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 64Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_56BIT                           ((uint32\_t)0x05000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 56Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_48BIT                           ((uint32\_t)0x06000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 48Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPG\_40BIT                           ((uint32\_t)0x07000000)   }\textcolor{comment}{/* Minimum IFG between Packets during transmission is 40Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define ETH\_MACCR\_GPSLCE\_Pos                          (23U)}}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define ETH\_MACCR\_GPSLCE\_Msk                          (0x1UL << ETH\_MACCR\_GPSLCE\_Pos) }}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define ETH\_MACCR\_GPSLCE                              ETH\_MACCR\_GPSLCE\_Msk     }\textcolor{comment}{/* Giant Packet Size Limit Control Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#define ETH\_MACCR\_S2KP\_Pos                            (22U)}}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define ETH\_MACCR\_S2KP\_Msk                            (0x1UL << ETH\_MACCR\_S2KP\_Pos) }}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#define ETH\_MACCR\_S2KP                                ETH\_MACCR\_S2KP\_Msk       }\textcolor{comment}{/* IEEE 802.3as Support for 2K Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define ETH\_MACCR\_CST\_Pos                             (21U)}}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define ETH\_MACCR\_CST\_Msk                             (0x1UL << ETH\_MACCR\_CST\_Pos) }}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#define ETH\_MACCR\_CST                                 ETH\_MACCR\_CST\_Msk        }\textcolor{comment}{/* CRC stripping for Type packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define ETH\_MACCR\_ACS\_Pos                             (20U)}}
\DoxyCodeLine{6947 \textcolor{preprocessor}{\#define ETH\_MACCR\_ACS\_Msk                             (0x1UL << ETH\_MACCR\_ACS\_Pos) }}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#define ETH\_MACCR\_ACS                                 ETH\_MACCR\_ACS\_Msk        }\textcolor{comment}{/* Automatic Pad or CRC Stripping */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD\_Pos                              (19U)}}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD\_Msk                              (0x1UL << ETH\_MACCR\_WD\_Pos) }}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD                                  ETH\_MACCR\_WD\_Msk         }\textcolor{comment}{/* Watchdog disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD\_Pos                              (17U)}}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD\_Msk                              (0x1UL << ETH\_MACCR\_JD\_Pos) }}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD                                  ETH\_MACCR\_JD\_Msk         }\textcolor{comment}{/* Jabber disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#define ETH\_MACCR\_JE\_Pos                              (16U)}}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define ETH\_MACCR\_JE\_Msk                              (0x1UL << ETH\_MACCR\_JE\_Pos) }}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#define ETH\_MACCR\_JE                                  ETH\_MACCR\_JE\_Msk         }\textcolor{comment}{/* Jumbo Packet Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6958 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES\_Pos                             (14U)}}
\DoxyCodeLine{6959 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES\_Msk                             (0x1UL << ETH\_MACCR\_FES\_Pos) }}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES                                 ETH\_MACCR\_FES\_Msk        }\textcolor{comment}{/* Fast ethernet speed */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM\_Pos                              (13U)}}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM\_Msk                              (0x1UL << ETH\_MACCR\_DM\_Pos) }}
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM                                  ETH\_MACCR\_DM\_Msk         }\textcolor{comment}{/* Duplex mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM\_Pos                              (12U)}}
\DoxyCodeLine{6965 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM\_Msk                              (0x1UL << ETH\_MACCR\_LM\_Pos) }}
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM                                  ETH\_MACCR\_LM\_Msk         }\textcolor{comment}{/* loopback mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6967 \textcolor{preprocessor}{\#define ETH\_MACCR\_ECRSFD\_Pos                          (11U)}}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define ETH\_MACCR\_ECRSFD\_Msk                          (0x1UL << ETH\_MACCR\_ECRSFD\_Pos) }}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define ETH\_MACCR\_ECRSFD                              ETH\_MACCR\_ECRSFD\_Msk     }\textcolor{comment}{/* Enable Carrier Sense Before Transmission in Full-\/Duplex Mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define ETH\_MACCR\_DO\_Pos                              (10U)}}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define ETH\_MACCR\_DO\_Msk                              (0x1UL << ETH\_MACCR\_DO\_Pos) }}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define ETH\_MACCR\_DO                                  ETH\_MACCR\_DO\_Msk         }\textcolor{comment}{/* Disable Receive own  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define ETH\_MACCR\_DCRS\_Pos                            (9U)}}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#define ETH\_MACCR\_DCRS\_Msk                            (0x1UL << ETH\_MACCR\_DCRS\_Pos) }}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define ETH\_MACCR\_DCRS                                ETH\_MACCR\_DCRS\_Msk       }\textcolor{comment}{/* Disable Carrier Sense During Transmission */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#define ETH\_MACCR\_DR\_Pos                              (8U)}}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#define ETH\_MACCR\_DR\_Msk                              (0x1UL << ETH\_MACCR\_DR\_Pos) }}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define ETH\_MACCR\_DR                                  ETH\_MACCR\_DR\_Msk         }\textcolor{comment}{/* Disable Retry */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_Pos                              (5U)}}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_Msk                              (0x3UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL                                  ETH\_MACCR\_BL\_Msk         }\textcolor{comment}{/* Back-\/off limit mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_10                               (0x0UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_8                                (0x1UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_4                                (0x2UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_1                                (0x3UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC\_Pos                              (4U)}}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC\_Msk                              (0x1UL << ETH\_MACCR\_DC\_Pos) }}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC                                  ETH\_MACCR\_DC\_Msk         }\textcolor{comment}{/* Defferal check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6989 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN\_Pos                          (2U)}}
\DoxyCodeLine{6990 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN\_Msk                          (0x3UL << ETH\_MACCR\_PRELEN\_Pos) }}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN                              ETH\_MACCR\_PRELEN\_Msk     }\textcolor{comment}{/* Preamble Length for Transmit packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN\_7                            (0x0UL << ETH\_MACCR\_PRELEN\_Pos) }}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN\_5                            (0x1UL << ETH\_MACCR\_PRELEN\_Pos) }}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#define ETH\_MACCR\_PRELEN\_3                            (0x2UL << ETH\_MACCR\_PRELEN\_Pos) }}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE\_Pos                              (1U)}}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE\_Msk                              (0x1UL << ETH\_MACCR\_TE\_Pos) }}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE                                  ETH\_MACCR\_TE\_Msk         }\textcolor{comment}{/* Transmitter enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE\_Pos                              (0U)}}
\DoxyCodeLine{6999 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE\_Msk                              (0x1UL << ETH\_MACCR\_RE\_Pos) }}
\DoxyCodeLine{7000 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE                                  ETH\_MACCR\_RE\_Msk         }\textcolor{comment}{/* Receiver enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7001 }
\DoxyCodeLine{7002 \textcolor{comment}{/* Bit definition for Ethernet MAC Extended Configuration Register register */}}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPG\_Pos                           (25U)}}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPG\_Msk                           (0x1FUL << ETH\_MACECR\_EIPG\_Pos) }}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPG                               ETH\_MACECR\_EIPG\_Msk      }\textcolor{comment}{/* Extended Inter-\/Packet Gap */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPGEN\_Pos                         (24U)}}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPGEN\_Msk                         (0x1UL << ETH\_MACECR\_EIPGEN\_Pos) }}
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define ETH\_MACECR\_EIPGEN                             ETH\_MACECR\_EIPGEN\_Msk    }\textcolor{comment}{/* Extended Inter-\/Packet Gap Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7009 \textcolor{preprocessor}{\#define ETH\_MACECR\_USP\_Pos                            (18U)}}
\DoxyCodeLine{7010 \textcolor{preprocessor}{\#define ETH\_MACECR\_USP\_Msk                            (0x1UL << ETH\_MACECR\_USP\_Pos) }}
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#define ETH\_MACECR\_USP                                ETH\_MACECR\_USP\_Msk       }\textcolor{comment}{/* Unicast Slow Protocol Packet Detect */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define ETH\_MACECR\_SPEN\_Pos                           (17U)}}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#define ETH\_MACECR\_SPEN\_Msk                           (0x1UL << ETH\_MACECR\_SPEN\_Pos) }}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define ETH\_MACECR\_SPEN                               ETH\_MACECR\_SPEN\_Msk      }\textcolor{comment}{/* Slow Protocol Detection Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define ETH\_MACECR\_DCRCC\_Pos                          (16U)}}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define ETH\_MACECR\_DCRCC\_Msk                          (0x1UL << ETH\_MACECR\_DCRCC\_Pos) }}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define ETH\_MACECR\_DCRCC                              ETH\_MACECR\_DCRCC\_Msk     }\textcolor{comment}{/* Disable CRC Checking for Received Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define ETH\_MACECR\_GPSL\_Pos                           (0U)}}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define ETH\_MACECR\_GPSL\_Msk                           (0x3FFFUL << ETH\_MACECR\_GPSL\_Pos) }}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#define ETH\_MACECR\_GPSL                               ETH\_MACECR\_GPSL\_Msk      }\textcolor{comment}{/* Giant Packet Size Limit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7021 }
\DoxyCodeLine{7022 \textcolor{comment}{/* Bit definition for Ethernet MAC Packet Filter Register */}}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define ETH\_MACPFR\_RA\_Pos                             (31U)}}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define ETH\_MACPFR\_RA\_Msk                             (0x1UL << ETH\_MACPFR\_RA\_Pos) }}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define ETH\_MACPFR\_RA                                 ETH\_MACPFR\_RA\_Msk        }\textcolor{comment}{/* Receive all */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DNTU\_Pos                           (21U)}}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DNTU\_Msk                           (0x1UL << ETH\_MACPFR\_DNTU\_Pos) }}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DNTU                               ETH\_MACPFR\_DNTU\_Msk      }\textcolor{comment}{/* Drop Non-\/TCP/UDP over IP Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7029 \textcolor{preprocessor}{\#define ETH\_MACPFR\_IPFE\_Pos                           (20U)}}
\DoxyCodeLine{7030 \textcolor{preprocessor}{\#define ETH\_MACPFR\_IPFE\_Msk                           (0x1UL << ETH\_MACPFR\_IPFE\_Pos) }}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#define ETH\_MACPFR\_IPFE                               ETH\_MACPFR\_IPFE\_Msk      }\textcolor{comment}{/* Layer 3 and Layer 4 Filter Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define ETH\_MACPFR\_VTFE\_Pos                           (16U)}}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define ETH\_MACPFR\_VTFE\_Msk                           (0x1UL << ETH\_MACPFR\_VTFE\_Pos) }}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define ETH\_MACPFR\_VTFE                               ETH\_MACPFR\_VTFE\_Msk      }\textcolor{comment}{/* VLAN Tag Filter Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HPF\_Pos                            (10U)}}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HPF\_Msk                            (0x1UL << ETH\_MACPFR\_HPF\_Pos) }}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HPF                                ETH\_MACPFR\_HPF\_Msk       }\textcolor{comment}{/* Hash or perfect filter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAF\_Pos                            (9U)}}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAF\_Msk                            (0x1UL << ETH\_MACPFR\_SAF\_Pos) }}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAF                                ETH\_MACPFR\_SAF\_Msk       }\textcolor{comment}{/* Source address filter enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAIF\_Pos                           (8U)}}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAIF\_Msk                           (0x1UL << ETH\_MACPFR\_SAIF\_Pos) }}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define ETH\_MACPFR\_SAIF                               ETH\_MACPFR\_SAIF\_Msk      }\textcolor{comment}{/* SA inverse filtering */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_Pos                            (6U)}}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_Msk                            (0x3UL << ETH\_MACPFR\_PCF\_Pos) }}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF                                ETH\_MACPFR\_PCF\_Msk       }\textcolor{comment}{/* Pass control frames: 4 cases */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_BLOCKALL                       ((uint32\_t)0x00000000)   }\textcolor{comment}{/* MAC filters all control frames from reaching the application */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALLEXCEPTPA\_Pos         (6U)}}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALLEXCEPTPA\_Msk         (0x1UL << ETH\_MACPFR\_PCF\_FORWARDALLEXCEPTPA\_Pos) }}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALLEXCEPTPA             ETH\_MACPFR\_PCF\_FORWARDALLEXCEPTPA\_Msk }\textcolor{comment}{/* MAC forwards all control frames except Pause packets to application even if they fail the Address Filter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALL\_Pos                 (7U)}}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALL\_Msk                 (0x1UL << ETH\_MACPFR\_PCF\_FORWARDALL\_Pos) }}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDALL                     ETH\_MACPFR\_PCF\_FORWARDALL\_Msk }\textcolor{comment}{/* MAC forwards all control frames to application even if they fail the Address Filter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDPASSEDADDRFILTER\_Pos    (6U)}}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDPASSEDADDRFILTER\_Msk    (0x3UL << ETH\_MACPFR\_PCF\_FORWARDPASSEDADDRFILTER\_Pos) }}
\DoxyCodeLine{7056 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PCF\_FORWARDPASSEDADDRFILTER        ETH\_MACPFR\_PCF\_FORWARDPASSEDADDRFILTER\_Msk }\textcolor{comment}{/* MAC forwards control frames that pass the Address Filter. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7057 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DBF\_Pos                            (5U)}}
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DBF\_Msk                            (0x1UL << ETH\_MACPFR\_DBF\_Pos) }}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DBF                                ETH\_MACPFR\_DBF\_Msk       }\textcolor{comment}{/* Disable Broadcast Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PM\_Pos                             (4U)}}
\DoxyCodeLine{7061 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PM\_Msk                             (0x1UL << ETH\_MACPFR\_PM\_Pos) }}
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PM                                 ETH\_MACPFR\_PM\_Msk        }\textcolor{comment}{/* Pass all mutlicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DAIF\_Pos                           (3U)}}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DAIF\_Msk                           (0x1UL << ETH\_MACPFR\_DAIF\_Pos) }}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define ETH\_MACPFR\_DAIF                               ETH\_MACPFR\_DAIF\_Msk      }\textcolor{comment}{/* DA Inverse filtering */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HMC\_Pos                            (2U)}}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HMC\_Msk                            (0x1UL << ETH\_MACPFR\_HMC\_Pos) }}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HMC                                ETH\_MACPFR\_HMC\_Msk       }\textcolor{comment}{/* Hash multicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HUC\_Pos                            (1U)}}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HUC\_Msk                            (0x1UL << ETH\_MACPFR\_HUC\_Pos) }}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define ETH\_MACPFR\_HUC                                ETH\_MACPFR\_HUC\_Msk       }\textcolor{comment}{/* Hash unicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PR\_Pos                             (0U)}}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PR\_Msk                             (0x1UL << ETH\_MACPFR\_PR\_Pos) }}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define ETH\_MACPFR\_PR                                 ETH\_MACPFR\_PR\_Msk        }\textcolor{comment}{/* Promiscuous mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7075 }
\DoxyCodeLine{7076 \textcolor{comment}{/* Bit definition for Ethernet MAC Watchdog Timeout Register */}}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define ETH\_MACWTR\_PWE\_Pos                            (8U)}}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define ETH\_MACWTR\_PWE\_Msk                            (0x1UL << ETH\_MACWTR\_PWE\_Pos) }}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define ETH\_MACWTR\_PWE                                ETH\_MACWTR\_PWE\_Msk       }\textcolor{comment}{/* Programmable Watchdog Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_Pos                            (0U)}}
\DoxyCodeLine{7081 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_Msk                            (0xFUL << ETH\_MACWTR\_WTO\_Pos) }}
\DoxyCodeLine{7082 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO                                ETH\_MACWTR\_WTO\_Msk       }\textcolor{comment}{/* Watchdog Timeout */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_2KB                            ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Maximum received packet length 2KB*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_3KB                            ((uint32\_t)0x00000001)   }\textcolor{comment}{/* Maximum received packet length 3KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_4KB                            ((uint32\_t)0x00000002)   }\textcolor{comment}{/* Maximum received packet length 4KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_5KB                            ((uint32\_t)0x00000003)   }\textcolor{comment}{/* Maximum received packet length 5KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_6KB                            ((uint32\_t)0x00000004)   }\textcolor{comment}{/* Maximum received packet length 6KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_7KB                            ((uint32\_t)0x00000005)   }\textcolor{comment}{/* Maximum received packet length 7KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_8KB                            ((uint32\_t)0x00000006)   }\textcolor{comment}{/* Maximum received packet length 8KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_9KB                            ((uint32\_t)0x00000007)   }\textcolor{comment}{/* Maximum received packet length 9KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_10KB                           ((uint32\_t)0x00000008)   }\textcolor{comment}{/* Maximum received packet length 10KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_11KB                           ((uint32\_t)0x00000009)   }\textcolor{comment}{/* Maximum received packet length 11KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_12KB                           ((uint32\_t)0x0000000A)   }\textcolor{comment}{/* Maximum received packet length 12KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_13KB                           ((uint32\_t)0x0000000B)   }\textcolor{comment}{/* Maximum received packet length 13KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_14KB                           ((uint32\_t)0x0000000C)   }\textcolor{comment}{/* Maximum received packet length 14KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_15KB                           ((uint32\_t)0x0000000D)   }\textcolor{comment}{/* Maximum received packet length 15KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define ETH\_MACWTR\_WTO\_16KB                           ((uint32\_t)0x0000000E)   }\textcolor{comment}{/* Maximum received packet length 16KB */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7098 }
\DoxyCodeLine{7099 \textcolor{comment}{/* Bit definition for Ethernet MAC Hash Table High Register */}}
\DoxyCodeLine{7100 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH\_Pos                           (0U)}}
\DoxyCodeLine{7101 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH\_Msk                           (0xFFFFFFFFUL << ETH\_MACHTHR\_HTH\_Pos) }}
\DoxyCodeLine{7102 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH                               ETH\_MACHTHR\_HTH\_Msk      }\textcolor{comment}{/* Hash table high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7103 }
\DoxyCodeLine{7104 \textcolor{comment}{/* Bit definition for Ethernet MAC Hash Table Low Register */}}
\DoxyCodeLine{7105 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL\_Pos                           (0U)}}
\DoxyCodeLine{7106 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL\_Msk                           (0xFFFFFFFFUL << ETH\_MACHTLR\_HTL\_Pos) }}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL                               ETH\_MACHTLR\_HTL\_Msk      }\textcolor{comment}{/* Hash table low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7108 }
\DoxyCodeLine{7109 \textcolor{comment}{/* Bit definition for Ethernet MAC VLAN Tag Register */}}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLRXS\_Pos                        (31U)}}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLRXS\_Msk                        (0x1UL << ETH\_MACVTR\_EIVLRXS\_Pos) }}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLRXS                            ETH\_MACVTR\_EIVLRXS\_Msk   }\textcolor{comment}{/* Enable Inner VLAN Tag in Rx Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_Pos                          (28U)}}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_Msk                          (0x3UL << ETH\_MACVTR\_EIVLS\_Pos) }}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS                              ETH\_MACVTR\_EIVLS\_Msk     }\textcolor{comment}{/* Enable Inner VLAN Tag Stripping on Receive */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_DONOTSTRIP                   ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Do not strip */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7117 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFPASS\_Pos              (28U)}}
\DoxyCodeLine{7118 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFPASS\_Msk              (0x1UL << ETH\_MACVTR\_EIVLS\_STRIPIFPASS\_Pos) }}
\DoxyCodeLine{7119 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFPASS                  ETH\_MACVTR\_EIVLS\_STRIPIFPASS\_Msk }\textcolor{comment}{/* Strip if VLAN filter passes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFFAILS\_Pos             (29U)}}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFFAILS\_Msk             (0x1UL << ETH\_MACVTR\_EIVLS\_STRIPIFFAILS\_Pos) }}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_STRIPIFFAILS                 ETH\_MACVTR\_EIVLS\_STRIPIFFAILS\_Msk }\textcolor{comment}{/* Strip if VLAN filter fails */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7123 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_ALWAYSSTRIP\_Pos              (28U)}}
\DoxyCodeLine{7124 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_ALWAYSSTRIP\_Msk              (0x3UL << ETH\_MACVTR\_EIVLS\_ALWAYSSTRIP\_Pos) }}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EIVLS\_ALWAYSSTRIP                  ETH\_MACVTR\_EIVLS\_ALWAYSSTRIP\_Msk }\textcolor{comment}{/* Always strip */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERIVLT\_Pos                         (27U)}}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERIVLT\_Msk                         (0x1UL << ETH\_MACVTR\_ERIVLT\_Pos) }}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERIVLT                             ETH\_MACVTR\_ERIVLT\_Msk    }\textcolor{comment}{/* Enable Inner VLAN Tag */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EDVLP\_Pos                          (26U)}}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EDVLP\_Msk                          (0x1UL << ETH\_MACVTR\_EDVLP\_Pos) }}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EDVLP                              ETH\_MACVTR\_EDVLP\_Msk     }\textcolor{comment}{/* Enable Double VLAN Processing */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTHM\_Pos                           (25U)}}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTHM\_Msk                           (0x1UL << ETH\_MACVTR\_VTHM\_Pos) }}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTHM                               ETH\_MACVTR\_VTHM\_Msk      }\textcolor{comment}{/* VLAN Tag Hash Table Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLRXS\_Pos                         (24U)}}
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLRXS\_Msk                         (0x1UL << ETH\_MACVTR\_EVLRXS\_Pos) }}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLRXS                             ETH\_MACVTR\_EVLRXS\_Msk    }\textcolor{comment}{/* Enable VLAN Tag in Rx status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_Pos                           (21U)}}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_Msk                           (0x3UL << ETH\_MACVTR\_EVLS\_Pos) }}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS                               ETH\_MACVTR\_EVLS\_Msk      }\textcolor{comment}{/* Enable VLAN Tag Stripping on Receive */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_DONOTSTRIP                    ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Do not strip */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFPASS\_Pos               (21U)}}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFPASS\_Msk               (0x1UL << ETH\_MACVTR\_EVLS\_STRIPIFPASS\_Pos) }}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFPASS                   ETH\_MACVTR\_EVLS\_STRIPIFPASS\_Msk }\textcolor{comment}{/* Strip if VLAN filter passes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFFAILS\_Pos              (22U)}}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFFAILS\_Msk              (0x1UL << ETH\_MACVTR\_EVLS\_STRIPIFFAILS\_Pos) }}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_STRIPIFFAILS                  ETH\_MACVTR\_EVLS\_STRIPIFFAILS\_Msk }\textcolor{comment}{/* Strip if VLAN filter fails */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7148 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_ALWAYSSTRIP\_Pos               (21U)}}
\DoxyCodeLine{7149 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_ALWAYSSTRIP\_Msk               (0x3UL << ETH\_MACVTR\_EVLS\_ALWAYSSTRIP\_Pos) }}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define ETH\_MACVTR\_EVLS\_ALWAYSSTRIP                   ETH\_MACVTR\_EVLS\_ALWAYSSTRIP\_Msk }\textcolor{comment}{/* Always strip */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define ETH\_MACVTR\_DOVLTC\_Pos                         (20U)}}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define ETH\_MACVTR\_DOVLTC\_Msk                         (0x1UL << ETH\_MACVTR\_DOVLTC\_Pos) }}
\DoxyCodeLine{7153 \textcolor{preprocessor}{\#define ETH\_MACVTR\_DOVLTC                             ETH\_MACVTR\_DOVLTC\_Msk    }\textcolor{comment}{/* Disable VLAN Type Check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7154 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERSVLM\_Pos                         (19U)}}
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERSVLM\_Msk                         (0x1UL << ETH\_MACVTR\_ERSVLM\_Pos) }}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ERSVLM                             ETH\_MACVTR\_ERSVLM\_Msk    }\textcolor{comment}{/* Enable Receive S-\/VLAN Match */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ESVL\_Pos                           (18U)}}
\DoxyCodeLine{7158 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ESVL\_Msk                           (0x1UL << ETH\_MACVTR\_ESVL\_Pos) }}
\DoxyCodeLine{7159 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ESVL                               ETH\_MACVTR\_ESVL\_Msk      }\textcolor{comment}{/* Enable S-\/VLAN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTIM\_Pos                           (17U)}}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTIM\_Msk                           (0x1UL << ETH\_MACVTR\_VTIM\_Pos) }}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VTIM                               ETH\_MACVTR\_VTIM\_Msk      }\textcolor{comment}{/* VLAN Tag Inverse Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7163 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ETV\_Pos                            (16U)}}
\DoxyCodeLine{7164 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ETV\_Msk                            (0x1UL << ETH\_MACVTR\_ETV\_Pos) }}
\DoxyCodeLine{7165 \textcolor{preprocessor}{\#define ETH\_MACVTR\_ETV                                ETH\_MACVTR\_ETV\_Msk       }\textcolor{comment}{/* Enable 12-\/Bit VLAN Tag Comparison */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7166 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_Pos                             (0U)}}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_Msk                             (0xFFFFUL << ETH\_MACVTR\_VL\_Pos) }}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL                                 ETH\_MACVTR\_VL\_Msk        }\textcolor{comment}{/* VLAN Tag Identifier for Receive Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7169 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_UP\_Pos                          (13U)}}
\DoxyCodeLine{7170 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_UP\_Msk                          (0x7UL << ETH\_MACVTR\_VL\_UP\_Pos) }}
\DoxyCodeLine{7171 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_UP                              ETH\_MACVTR\_VL\_UP\_Msk     }\textcolor{comment}{/* User Priority */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7172 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_CFIDEI\_Pos                      (12U)}}
\DoxyCodeLine{7173 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_CFIDEI\_Msk                      (0x1UL << ETH\_MACVTR\_VL\_CFIDEI\_Pos) }}
\DoxyCodeLine{7174 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_CFIDEI                          ETH\_MACVTR\_VL\_CFIDEI\_Msk }\textcolor{comment}{/* Canonical Format Indicator or Drop Eligible Indicator */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7175 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_VID\_Pos                         (0U)}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_VID\_Msk                         (0xFFFUL << ETH\_MACVTR\_VL\_VID\_Pos) }}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define ETH\_MACVTR\_VL\_VID                             ETH\_MACVTR\_VL\_VID\_Msk    }\textcolor{comment}{/* VLAN Identifier field of VLAN tag */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7178 }
\DoxyCodeLine{7179 \textcolor{comment}{/* Bit definition for Ethernet MAC VLAN Hash Table Register */}}
\DoxyCodeLine{7180 \textcolor{preprocessor}{\#define ETH\_MACVHTR\_VLHT\_Pos                          (0U)}}
\DoxyCodeLine{7181 \textcolor{preprocessor}{\#define ETH\_MACVHTR\_VLHT\_Msk                          (0xFFFFUL << ETH\_MACVHTR\_VLHT\_Pos) }}
\DoxyCodeLine{7182 \textcolor{preprocessor}{\#define ETH\_MACVHTR\_VLHT                              ETH\_MACVHTR\_VLHT\_Msk     }\textcolor{comment}{/* VLAN Hash Table */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7183 }
\DoxyCodeLine{7184 \textcolor{comment}{/* Bit definition for Ethernet MAC VLAN Incl Register */}}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLTI\_Pos                           (20U)}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLTI\_Msk                           (0x1UL << ETH\_MACVIR\_VLTI\_Pos) }}
\DoxyCodeLine{7187 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLTI                               ETH\_MACVIR\_VLTI\_Msk      }\textcolor{comment}{/* VLAN Tag Input */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define ETH\_MACVIR\_CSVL\_Pos                           (19U)}}
\DoxyCodeLine{7189 \textcolor{preprocessor}{\#define ETH\_MACVIR\_CSVL\_Msk                           (0x1UL << ETH\_MACVIR\_CSVL\_Pos) }}
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#define ETH\_MACVIR\_CSVL                               ETH\_MACVIR\_CSVL\_Msk      }\textcolor{comment}{/* C-\/VLAN or S-\/VLAN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLP\_Pos                            (18U)}}
\DoxyCodeLine{7192 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLP\_Msk                            (0x1UL << ETH\_MACVIR\_VLP\_Pos) }}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLP                                ETH\_MACVIR\_VLP\_Msk       }\textcolor{comment}{/* VLAN Priority Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_Pos                            (16U)}}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_Msk                            (0x3UL << ETH\_MACVIR\_VLC\_Pos) }}
\DoxyCodeLine{7196 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC                                ETH\_MACVIR\_VLC\_Msk       }\textcolor{comment}{/* VLAN Tag Control in Transmit Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7197 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_NOVLANTAG                      ((uint32\_t)0x00000000)   }\textcolor{comment}{/* No VLAN tag deletion, insertion, or replacement */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7198 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGDELETE\_Pos              (16U)}}
\DoxyCodeLine{7199 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGDELETE\_Msk              (0x1UL << ETH\_MACVIR\_VLC\_VLANTAGDELETE\_Pos) }}
\DoxyCodeLine{7200 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGDELETE                  ETH\_MACVIR\_VLC\_VLANTAGDELETE\_Msk }\textcolor{comment}{/* VLAN tag deletion */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7201 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGINSERT\_Pos              (17U)}}
\DoxyCodeLine{7202 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGINSERT\_Msk              (0x1UL << ETH\_MACVIR\_VLC\_VLANTAGINSERT\_Pos) }}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGINSERT                  ETH\_MACVIR\_VLC\_VLANTAGINSERT\_Msk }\textcolor{comment}{/* VLAN tag insertion */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGREPLACE\_Pos             (16U)}}
\DoxyCodeLine{7205 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGREPLACE\_Msk             (0x3UL << ETH\_MACVIR\_VLC\_VLANTAGREPLACE\_Pos) }}
\DoxyCodeLine{7206 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLC\_VLANTAGREPLACE                 ETH\_MACVIR\_VLC\_VLANTAGREPLACE\_Msk }\textcolor{comment}{/* VLAN tag replacement */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7207 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_Pos                            (0U)}}
\DoxyCodeLine{7208 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_Msk                            (0xFFFFUL << ETH\_MACVIR\_VLT\_Pos) }}
\DoxyCodeLine{7209 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT                                ETH\_MACVIR\_VLT\_Msk       }\textcolor{comment}{/* VLAN Tag for Transmit Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7210 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_UP\_Pos                         (13U)}}
\DoxyCodeLine{7211 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_UP\_Msk                         (0x7UL << ETH\_MACVIR\_VLT\_UP\_Pos) }}
\DoxyCodeLine{7212 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_UP                             ETH\_MACVIR\_VLT\_UP\_Msk    }\textcolor{comment}{/* User Priority */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_CFIDEI\_Pos                     (12U)}}
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_CFIDEI\_Msk                     (0x1UL << ETH\_MACVIR\_VLT\_CFIDEI\_Pos) }}
\DoxyCodeLine{7215 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_CFIDEI                         ETH\_MACVIR\_VLT\_CFIDEI\_Msk }\textcolor{comment}{/* Canonical Format Indicator or Drop Eligible Indicator */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7216 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_VID\_Pos                        (0U)}}
\DoxyCodeLine{7217 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_VID\_Msk                        (0xFFFUL << ETH\_MACVIR\_VLT\_VID\_Pos) }}
\DoxyCodeLine{7218 \textcolor{preprocessor}{\#define ETH\_MACVIR\_VLT\_VID                            ETH\_MACVIR\_VLT\_VID\_Msk   }\textcolor{comment}{/* VLAN Identifier field of VLAN tag */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7219 }
\DoxyCodeLine{7220 \textcolor{comment}{/* Bit definition for Ethernet MAC Inner\_VLAN Incl Register */}}
\DoxyCodeLine{7221 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLTI\_Pos                          (20U)}}
\DoxyCodeLine{7222 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLTI\_Msk                          (0x1UL << ETH\_MACIVIR\_VLTI\_Pos) }}
\DoxyCodeLine{7223 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLTI                              ETH\_MACIVIR\_VLTI\_Msk     }\textcolor{comment}{/* VLAN Tag Input */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7224 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_CSVL\_Pos                          (19U)}}
\DoxyCodeLine{7225 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_CSVL\_Msk                          (0x1UL << ETH\_MACIVIR\_CSVL\_Pos) }}
\DoxyCodeLine{7226 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_CSVL                              ETH\_MACIVIR\_CSVL\_Msk     }\textcolor{comment}{/* C-\/VLAN or S-\/VLAN */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7227 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLP\_Pos                           (18U)}}
\DoxyCodeLine{7228 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLP\_Msk                           (0x1UL << ETH\_MACIVIR\_VLP\_Pos) }}
\DoxyCodeLine{7229 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLP                               ETH\_MACIVIR\_VLP\_Msk      }\textcolor{comment}{/* VLAN Priority Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7230 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_Pos                           (16U)}}
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_Msk                           (0x3UL << ETH\_MACIVIR\_VLC\_Pos) }}
\DoxyCodeLine{7232 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC                               ETH\_MACIVIR\_VLC\_Msk      }\textcolor{comment}{/* VLAN Tag Control in Transmit Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7233 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_NOVLANTAG                     ((uint32\_t)0x00000000)   }\textcolor{comment}{/* No VLAN tag deletion, insertion, or replacement */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7234 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGDELETE\_Pos             (16U)}}
\DoxyCodeLine{7235 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGDELETE\_Msk             (0x1UL << ETH\_MACIVIR\_VLC\_VLANTAGDELETE\_Pos) }}
\DoxyCodeLine{7236 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGDELETE                 ETH\_MACIVIR\_VLC\_VLANTAGDELETE\_Msk }\textcolor{comment}{/* VLAN tag deletion */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7237 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGINSERT\_Pos             (17U)}}
\DoxyCodeLine{7238 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGINSERT\_Msk             (0x1UL << ETH\_MACIVIR\_VLC\_VLANTAGINSERT\_Pos) }}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGINSERT                 ETH\_MACIVIR\_VLC\_VLANTAGINSERT\_Msk }\textcolor{comment}{/* VLAN tag insertion */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGREPLACE\_Pos            (16U)}}
\DoxyCodeLine{7241 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGREPLACE\_Msk            (0x3UL << ETH\_MACIVIR\_VLC\_VLANTAGREPLACE\_Pos) }}
\DoxyCodeLine{7242 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLC\_VLANTAGREPLACE                ETH\_MACIVIR\_VLC\_VLANTAGREPLACE\_Msk }\textcolor{comment}{/* VLAN tag replacement */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_Pos                           (0U)}}
\DoxyCodeLine{7244 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_Msk                           (0xFFFFUL << ETH\_MACIVIR\_VLT\_Pos) }}
\DoxyCodeLine{7245 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT                               ETH\_MACIVIR\_VLT\_Msk      }\textcolor{comment}{/* VLAN Tag for Transmit Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_UP\_Pos                        (13U)}}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_UP\_Msk                        (0x7UL << ETH\_MACIVIR\_VLT\_UP\_Pos) }}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_UP                            ETH\_MACIVIR\_VLT\_UP\_Msk   }\textcolor{comment}{/* User Priority */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_CFIDEI\_Pos                    (12U)}}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_CFIDEI\_Msk                    (0x1UL << ETH\_MACIVIR\_VLT\_CFIDEI\_Pos) }}
\DoxyCodeLine{7251 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_CFIDEI                        ETH\_MACIVIR\_VLT\_CFIDEI\_Msk }\textcolor{comment}{/* Canonical Format Indicator or Drop Eligible Indicator */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7252 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_VID\_Pos                       (0U)}}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_VID\_Msk                       (0xFFFUL << ETH\_MACIVIR\_VLT\_VID\_Pos) }}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define ETH\_MACIVIR\_VLT\_VID                           ETH\_MACIVIR\_VLT\_VID\_Msk  }\textcolor{comment}{/* VLAN Identifier field of VLAN tag */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7255 }
\DoxyCodeLine{7256 \textcolor{comment}{/* Bit definition for Ethernet MAC Tx Flow Ctrl Register */}}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PT\_Pos                            (16U)}}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PT\_Msk                            (0xFFFFUL << ETH\_MACTFCR\_PT\_Pos) }}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PT                                ETH\_MACTFCR\_PT\_Msk       }\textcolor{comment}{/* Pause Time */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_DZPQ\_Pos                          (7U)}}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_DZPQ\_Msk                          (0x1UL << ETH\_MACTFCR\_DZPQ\_Pos) }}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_DZPQ                              ETH\_MACTFCR\_DZPQ\_Msk     }\textcolor{comment}{/* Disable Zero-\/Quanta Pause */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_Pos                           (4U)}}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_Msk                           (0x7UL << ETH\_MACTFCR\_PLT\_Pos) }}
\DoxyCodeLine{7265 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT                               ETH\_MACTFCR\_PLT\_Msk      }\textcolor{comment}{/* Pause Low Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS4                        ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Pause time minus 4 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS28\_Pos                   (4U)}}
\DoxyCodeLine{7268 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS28\_Msk                   (0x1UL << ETH\_MACTFCR\_PLT\_MINUS28\_Pos) }}
\DoxyCodeLine{7269 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS28                       ETH\_MACTFCR\_PLT\_MINUS28\_Msk }\textcolor{comment}{/* Pause time minus 28 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7270 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS36\_Pos                   (5U)}}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS36\_Msk                   (0x1UL << ETH\_MACTFCR\_PLT\_MINUS36\_Pos) }}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS36                       ETH\_MACTFCR\_PLT\_MINUS36\_Msk }\textcolor{comment}{/* Pause time minus 36 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS144\_Pos                  (4U)}}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS144\_Msk                  (0x3UL << ETH\_MACTFCR\_PLT\_MINUS144\_Pos) }}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS144                      ETH\_MACTFCR\_PLT\_MINUS144\_Msk }\textcolor{comment}{/* Pause time minus 144 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS256\_Pos                  (6U)}}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS256\_Msk                  (0x1UL << ETH\_MACTFCR\_PLT\_MINUS256\_Pos) }}
\DoxyCodeLine{7278 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS256                      ETH\_MACTFCR\_PLT\_MINUS256\_Msk }\textcolor{comment}{/* Pause time minus 256 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS512\_Pos                  (4U)}}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS512\_Msk                  (0x5UL << ETH\_MACTFCR\_PLT\_MINUS512\_Pos) }}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_PLT\_MINUS512                      ETH\_MACTFCR\_PLT\_MINUS512\_Msk }\textcolor{comment}{/* Pause time minus 512 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_TFE\_Pos                           (1U)}}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_TFE\_Msk                           (0x1UL << ETH\_MACTFCR\_TFE\_Pos) }}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_TFE                               ETH\_MACTFCR\_TFE\_Msk      }\textcolor{comment}{/* Transmit Flow Control Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_FCB\_Pos                           (0U)}}
\DoxyCodeLine{7286 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_FCB\_Msk                           (0x1UL << ETH\_MACTFCR\_FCB\_Pos) }}
\DoxyCodeLine{7287 \textcolor{preprocessor}{\#define ETH\_MACTFCR\_FCB                               ETH\_MACTFCR\_FCB\_Msk      }\textcolor{comment}{/* Flow Control Busy or Backpressure Activate */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7288 }
\DoxyCodeLine{7289 \textcolor{comment}{/* Bit definition for Ethernet MAC Rx Flow Ctrl Register */}}
\DoxyCodeLine{7290 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_UP\_Pos                            (1U)}}
\DoxyCodeLine{7291 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_UP\_Msk                            (0x1UL << ETH\_MACRFCR\_UP\_Pos) }}
\DoxyCodeLine{7292 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_UP                                ETH\_MACRFCR\_UP\_Msk       }\textcolor{comment}{/* Unicast Pause Packet Detect */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_RFE\_Pos                           (0U)}}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_RFE\_Msk                           (0x1UL << ETH\_MACRFCR\_RFE\_Pos) }}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define ETH\_MACRFCR\_RFE                               ETH\_MACRFCR\_RFE\_Msk      }\textcolor{comment}{/* Receive Flow Control Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7296 }
\DoxyCodeLine{7297 \textcolor{comment}{/* Bit definition for Ethernet MAC Interrupt Status Register */}}
\DoxyCodeLine{7298 \textcolor{preprocessor}{\#define ETH\_MACISR\_RXSTSIS\_Pos                        (14U)}}
\DoxyCodeLine{7299 \textcolor{preprocessor}{\#define ETH\_MACISR\_RXSTSIS\_Msk                        (0x1UL << ETH\_MACISR\_RXSTSIS\_Pos) }}
\DoxyCodeLine{7300 \textcolor{preprocessor}{\#define ETH\_MACISR\_RXSTSIS                            ETH\_MACISR\_RXSTSIS\_Msk   }\textcolor{comment}{/* Receive Status Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7301 \textcolor{preprocessor}{\#define ETH\_MACISR\_TXSTSIS\_Pos                        (13U)}}
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define ETH\_MACISR\_TXSTSIS\_Msk                        (0x1UL << ETH\_MACISR\_TXSTSIS\_Pos) }}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define ETH\_MACISR\_TXSTSIS                            ETH\_MACISR\_TXSTSIS\_Msk   }\textcolor{comment}{/* Transmit Status Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define ETH\_MACISR\_TSIS\_Pos                           (12U)}}
\DoxyCodeLine{7305 \textcolor{preprocessor}{\#define ETH\_MACISR\_TSIS\_Msk                           (0x1UL << ETH\_MACISR\_TSIS\_Pos) }}
\DoxyCodeLine{7306 \textcolor{preprocessor}{\#define ETH\_MACISR\_TSIS                               ETH\_MACISR\_TSIS\_Msk      }\textcolor{comment}{/* Timestamp Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCTXIS\_Pos                        (10U)}}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCTXIS\_Msk                        (0x1UL << ETH\_MACISR\_MMCTXIS\_Pos) }}
\DoxyCodeLine{7309 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCTXIS                            ETH\_MACISR\_MMCTXIS\_Msk   }\textcolor{comment}{/* MMC Transmit Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCRXIS\_Pos                        (9U)}}
\DoxyCodeLine{7311 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCRXIS\_Msk                        (0x1UL << ETH\_MACISR\_MMCRXIS\_Pos) }}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCRXIS                            ETH\_MACISR\_MMCRXIS\_Msk   }\textcolor{comment}{/* MMC Receive Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7313 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCIS\_Pos                          (8U)}}
\DoxyCodeLine{7314 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCIS\_Msk                          (0x1UL << ETH\_MACISR\_MMCIS\_Pos) }}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define ETH\_MACISR\_MMCIS                              ETH\_MACISR\_MMCIS\_Msk     }\textcolor{comment}{/* MMC Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define ETH\_MACISR\_LPIIS\_Pos                          (5U)}}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define ETH\_MACISR\_LPIIS\_Msk                          (0x1UL << ETH\_MACISR\_LPIIS\_Pos) }}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define ETH\_MACISR\_LPIIS                              ETH\_MACISR\_LPIIS\_Msk     }\textcolor{comment}{/* LPI Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define ETH\_MACISR\_PMTIS\_Pos                          (4U)}}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define ETH\_MACISR\_PMTIS\_Msk                          (0x1UL << ETH\_MACISR\_PMTIS\_Pos) }}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define ETH\_MACISR\_PMTIS                              ETH\_MACISR\_PMTIS\_Msk     }\textcolor{comment}{/* PMT Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7322 \textcolor{preprocessor}{\#define ETH\_MACISR\_PHYIS\_Pos                          (3U)}}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define ETH\_MACISR\_PHYIS\_Msk                          (0x1UL << ETH\_MACISR\_PHYIS\_Pos) }}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define ETH\_MACISR\_PHYIS                              ETH\_MACISR\_PHYIS\_Msk     }\textcolor{comment}{/* PHY Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7325 }
\DoxyCodeLine{7326 \textcolor{comment}{/* Bit definition for Ethernet MAC Interrupt Enable Register */}}
\DoxyCodeLine{7327 \textcolor{preprocessor}{\#define ETH\_MACIER\_RXSTSIE\_Pos                        (14U)}}
\DoxyCodeLine{7328 \textcolor{preprocessor}{\#define ETH\_MACIER\_RXSTSIE\_Msk                        (0x1UL << ETH\_MACIER\_RXSTSIE\_Pos) }}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define ETH\_MACIER\_RXSTSIE                            ETH\_MACIER\_RXSTSIE\_Msk   }\textcolor{comment}{/* Receive Status Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define ETH\_MACIER\_TXSTSIE\_Pos                        (13U)}}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define ETH\_MACIER\_TXSTSIE\_Msk                        (0x1UL << ETH\_MACIER\_TXSTSIE\_Pos) }}
\DoxyCodeLine{7332 \textcolor{preprocessor}{\#define ETH\_MACIER\_TXSTSIE                            ETH\_MACIER\_TXSTSIE\_Msk   }\textcolor{comment}{/* Transmit Status Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7333 \textcolor{preprocessor}{\#define ETH\_MACIER\_TSIE\_Pos                           (12U)}}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define ETH\_MACIER\_TSIE\_Msk                           (0x1UL << ETH\_MACIER\_TSIE\_Pos) }}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define ETH\_MACIER\_TSIE                               ETH\_MACIER\_TSIE\_Msk      }\textcolor{comment}{/* Timestamp Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7336 \textcolor{preprocessor}{\#define ETH\_MACIER\_LPIIE\_Pos                          (5U)}}
\DoxyCodeLine{7337 \textcolor{preprocessor}{\#define ETH\_MACIER\_LPIIE\_Msk                          (0x1UL << ETH\_MACIER\_LPIIE\_Pos) }}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define ETH\_MACIER\_LPIIE                              ETH\_MACIER\_LPIIE\_Msk     }\textcolor{comment}{/* LPI Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define ETH\_MACIER\_PMTIE\_Pos                          (4U)}}
\DoxyCodeLine{7340 \textcolor{preprocessor}{\#define ETH\_MACIER\_PMTIE\_Msk                          (0x1UL << ETH\_MACIER\_PMTIE\_Pos) }}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define ETH\_MACIER\_PMTIE                              ETH\_MACIER\_PMTIE\_Msk     }\textcolor{comment}{/* PMT Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define ETH\_MACIER\_PHYIE\_Pos                          (3U)}}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define ETH\_MACIER\_PHYIE\_Msk                          (0x1UL << ETH\_MACIER\_PHYIE\_Pos) }}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define ETH\_MACIER\_PHYIE                              ETH\_MACIER\_PHYIE\_Msk     }\textcolor{comment}{/* PHY Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7345 }
\DoxyCodeLine{7346 \textcolor{comment}{/* Bit definition for Ethernet MAC Rx Tx Status Register */}}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_RWT\_Pos                         (8U)}}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_RWT\_Msk                         (0x1UL << ETH\_MACRXTXSR\_RWT\_Pos) }}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_RWT                             ETH\_MACRXTXSR\_RWT\_Msk    }\textcolor{comment}{/* Receive Watchdog Timeout */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXCOL\_Pos                       (5U)}}
\DoxyCodeLine{7351 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXCOL\_Msk                       (0x1UL << ETH\_MACRXTXSR\_EXCOL\_Pos) }}
\DoxyCodeLine{7352 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXCOL                           ETH\_MACRXTXSR\_EXCOL\_Msk  }\textcolor{comment}{/* Excessive Collisions */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCOL\_Pos                        (4U)}}
\DoxyCodeLine{7354 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCOL\_Msk                        (0x1UL << ETH\_MACRXTXSR\_LCOL\_Pos) }}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCOL                            ETH\_MACRXTXSR\_LCOL\_Msk   }\textcolor{comment}{/* Late Collision */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXDEF\_Pos                       (3U)}}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXDEF\_Msk                       (0x1UL << ETH\_MACRXTXSR\_EXDEF\_Pos) }}
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_EXDEF                           ETH\_MACRXTXSR\_EXDEF\_Msk  }\textcolor{comment}{/* Excessive Deferral */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7359 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCARR\_Pos                       (2U)}}
\DoxyCodeLine{7360 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCARR\_Msk                       (0x1UL << ETH\_MACRXTXSR\_LCARR\_Pos) }}
\DoxyCodeLine{7361 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_LCARR                           ETH\_MACRXTXSR\_LCARR\_Msk  }\textcolor{comment}{/* Loss of Carrier */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_NCARR\_Pos                       (1U)}}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_NCARR\_Msk                       (0x1UL << ETH\_MACRXTXSR\_NCARR\_Pos) }}
\DoxyCodeLine{7364 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_NCARR                           ETH\_MACRXTXSR\_NCARR\_Msk  }\textcolor{comment}{/* No Carrier */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7365 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_TJT\_Pos                         (0U)}}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_TJT\_Msk                         (0x1UL << ETH\_MACRXTXSR\_TJT\_Pos) }}
\DoxyCodeLine{7367 \textcolor{preprocessor}{\#define ETH\_MACRXTXSR\_TJT                             ETH\_MACRXTXSR\_TJT\_Msk    }\textcolor{comment}{/* Transmit Jabber Timeout */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7368 }
\DoxyCodeLine{7369 \textcolor{comment}{/* Bit definition for Ethernet MAC PMT Control Status Register */}}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKFILTRST\_Pos                    (31U)}}
\DoxyCodeLine{7371 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKFILTRST\_Msk                    (0x1UL << ETH\_MACPCSR\_RWKFILTRST\_Pos) }}
\DoxyCodeLine{7372 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKFILTRST                        ETH\_MACPCSR\_RWKFILTRST\_Msk }\textcolor{comment}{/* Remote Wake-\/Up Packet Filter Register Pointer Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7373 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPTR\_Pos                        (24U)}}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPTR\_Msk                        (0x1FUL << ETH\_MACPCSR\_RWKPTR\_Pos) }}
\DoxyCodeLine{7375 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPTR                            ETH\_MACPCSR\_RWKPTR\_Msk   }\textcolor{comment}{/* Remote Wake-\/up FIFO Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7376 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPFE\_Pos                        (10U)}}
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPFE\_Msk                        (0x1UL << ETH\_MACPCSR\_RWKPFE\_Pos) }}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPFE                            ETH\_MACPCSR\_RWKPFE\_Msk   }\textcolor{comment}{/* Remote Wake-\/up Packet Forwarding Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_GLBLUCAST\_Pos                     (9U)}}
\DoxyCodeLine{7380 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_GLBLUCAST\_Msk                     (0x1UL << ETH\_MACPCSR\_GLBLUCAST\_Pos) }}
\DoxyCodeLine{7381 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_GLBLUCAST                         ETH\_MACPCSR\_GLBLUCAST\_Msk }\textcolor{comment}{/* Global Unicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPRCVD\_Pos                      (6U)}}
\DoxyCodeLine{7383 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPRCVD\_Msk                      (0x1UL << ETH\_MACPCSR\_RWKPRCVD\_Pos) }}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPRCVD                          ETH\_MACPCSR\_RWKPRCVD\_Msk }\textcolor{comment}{/* Remote Wake-\/Up Packet Received */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPRCVD\_Pos                      (5U)}}
\DoxyCodeLine{7386 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPRCVD\_Msk                      (0x1UL << ETH\_MACPCSR\_MGKPRCVD\_Pos) }}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPRCVD                          ETH\_MACPCSR\_MGKPRCVD\_Msk }\textcolor{comment}{/* Magic Packet Received */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPKTEN\_Pos                      (2U)}}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPKTEN\_Msk                      (0x1UL << ETH\_MACPCSR\_RWKPKTEN\_Pos) }}
\DoxyCodeLine{7390 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_RWKPKTEN                          ETH\_MACPCSR\_RWKPKTEN\_Msk }\textcolor{comment}{/* Remote Wake-\/Up Packet Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7391 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPKTEN\_Pos                      (1U)}}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPKTEN\_Msk                      (0x1UL << ETH\_MACPCSR\_MGKPKTEN\_Pos) }}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_MGKPKTEN                          ETH\_MACPCSR\_MGKPKTEN\_Msk }\textcolor{comment}{/* Magic Packet Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_PWRDWN\_Pos                        (0U)}}
\DoxyCodeLine{7395 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_PWRDWN\_Msk                        (0x1UL << ETH\_MACPCSR\_PWRDWN\_Pos) }}
\DoxyCodeLine{7396 \textcolor{preprocessor}{\#define ETH\_MACPCSR\_PWRDWN                            ETH\_MACPCSR\_PWRDWN\_Msk   }\textcolor{comment}{/* Power Down */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7397 }
\DoxyCodeLine{7398 \textcolor{comment}{/* Bit definition for Ethernet MAC Remote Wake-\/Up Packet Filter Register */}}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define ETH\_MACRWUPFR\_D\_Pos                           (0U)}}
\DoxyCodeLine{7400 \textcolor{preprocessor}{\#define ETH\_MACRWUPFR\_D\_Msk                           (0xFFFFFFFFUL << ETH\_MACRWUPFR\_D\_Pos) }}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define ETH\_MACRWUPFR\_D                               ETH\_MACRWUPFR\_D\_Msk      }\textcolor{comment}{/* Wake-\/up Packet filter register data */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7402 }
\DoxyCodeLine{7403 \textcolor{comment}{/* Bit definition for Ethernet MAC LPI Control Status Register */}}
\DoxyCodeLine{7404 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITCSE\_Pos                       (21U)}}
\DoxyCodeLine{7405 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITCSE\_Msk                       (0x1UL << ETH\_MACLCSR\_LPITCSE\_Pos) }}
\DoxyCodeLine{7406 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITCSE                           ETH\_MACLCSR\_LPITCSE\_Msk  }\textcolor{comment}{/* LPI Tx Clock Stop Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITE\_Pos                         (20U)}}
\DoxyCodeLine{7408 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITE\_Msk                         (0x1UL << ETH\_MACLCSR\_LPITE\_Pos) }}
\DoxyCodeLine{7409 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITE                             ETH\_MACLCSR\_LPITE\_Msk    }\textcolor{comment}{/* LPI Timer Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITXA\_Pos                        (19U)}}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITXA\_Msk                        (0x1UL << ETH\_MACLCSR\_LPITXA\_Pos) }}
\DoxyCodeLine{7412 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPITXA                            ETH\_MACLCSR\_LPITXA\_Msk   }\textcolor{comment}{/* LPI Tx Automate */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_PLS\_Pos                           (17U)}}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_PLS\_Msk                           (0x1UL << ETH\_MACLCSR\_PLS\_Pos) }}
\DoxyCodeLine{7415 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_PLS                               ETH\_MACLCSR\_PLS\_Msk      }\textcolor{comment}{/* PHY Link Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7416 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPIEN\_Pos                         (16U)}}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPIEN\_Msk                         (0x1UL << ETH\_MACLCSR\_LPIEN\_Pos) }}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_LPIEN                             ETH\_MACLCSR\_LPIEN\_Msk    }\textcolor{comment}{/* LPI Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIST\_Pos                        (9U)}}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIST\_Msk                        (0x1UL << ETH\_MACLCSR\_RLPIST\_Pos) }}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIST                            ETH\_MACLCSR\_RLPIST\_Msk   }\textcolor{comment}{/* Receive LPI State */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7422 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIST\_Pos                        (8U)}}
\DoxyCodeLine{7423 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIST\_Msk                        (0x1UL << ETH\_MACLCSR\_TLPIST\_Pos) }}
\DoxyCodeLine{7424 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIST                            ETH\_MACLCSR\_TLPIST\_Msk   }\textcolor{comment}{/* Transmit LPI State */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEX\_Pos                        (3U)}}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEX\_Msk                        (0x1UL << ETH\_MACLCSR\_RLPIEX\_Pos) }}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEX                            ETH\_MACLCSR\_RLPIEX\_Msk   }\textcolor{comment}{/* Receive LPI Exit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7428 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEN\_Pos                        (2U)}}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEN\_Msk                        (0x1UL << ETH\_MACLCSR\_RLPIEN\_Pos) }}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_RLPIEN                            ETH\_MACLCSR\_RLPIEN\_Msk   }\textcolor{comment}{/* Receive LPI Entry */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7431 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEX\_Pos                        (1U)}}
\DoxyCodeLine{7432 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEX\_Msk                        (0x1UL << ETH\_MACLCSR\_TLPIEX\_Pos) }}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEX                            ETH\_MACLCSR\_TLPIEX\_Msk   }\textcolor{comment}{/* Transmit LPI Exit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEN\_Pos                        (0U)}}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEN\_Msk                        (0x1UL << ETH\_MACLCSR\_TLPIEN\_Pos) }}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define ETH\_MACLCSR\_TLPIEN                            ETH\_MACLCSR\_TLPIEN\_Msk   }\textcolor{comment}{/* Transmit LPI Entry */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7437 }
\DoxyCodeLine{7438 \textcolor{comment}{/* Bit definition for Ethernet MAC LPI Timers Control Register */}}
\DoxyCodeLine{7439 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_LST\_Pos                           (16U)}}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_LST\_Msk                           (0x3FFUL << ETH\_MACLTCR\_LST\_Pos) }}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_LST                               ETH\_MACLTCR\_LST\_Msk      }\textcolor{comment}{/* LPI LS TIMER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_TWT\_Pos                           (0U)}}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_TWT\_Msk                           (0xFFFFUL << ETH\_MACLTCR\_TWT\_Pos) }}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define ETH\_MACLTCR\_TWT                               ETH\_MACLTCR\_TWT\_Msk      }\textcolor{comment}{/* LPI TW TIMER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7445 }
\DoxyCodeLine{7446 \textcolor{comment}{/* Bit definition for Ethernet MAC LPI Entry Timer Register */}}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define ETH\_MACLETR\_LPIET\_Pos                         (0U)}}
\DoxyCodeLine{7448 \textcolor{preprocessor}{\#define ETH\_MACLETR\_LPIET\_Msk                         (0xFFFFFUL << ETH\_MACLETR\_LPIET\_Pos) }}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define ETH\_MACLETR\_LPIET                             ETH\_MACLETR\_LPIET\_Msk    }\textcolor{comment}{/* LPI Entry Timer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7450 }
\DoxyCodeLine{7451 \textcolor{comment}{/* Bit definition for Ethernet MAC 1US Tic Counter Register */}}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define ETH\_MAC1USTCR\_TIC1USCNTR\_Pos                  (0U)}}
\DoxyCodeLine{7453 \textcolor{preprocessor}{\#define ETH\_MAC1USTCR\_TIC1USCNTR\_Msk                  (0xFFFUL << ETH\_MAC1USTCR\_TIC1USCNTR\_Pos) }}
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define ETH\_MAC1USTCR\_TIC1USCNTR                      ETH\_MAC1USTCR\_TIC1USCNTR\_Msk }\textcolor{comment}{/* 1US TIC Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7455 }
\DoxyCodeLine{7456 \textcolor{comment}{/* Bit definition for Ethernet MAC Version Register */}}
\DoxyCodeLine{7457 \textcolor{preprocessor}{\#define ETH\_MACVR\_USERVER\_Pos                         (8U)}}
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#define ETH\_MACVR\_USERVER\_Msk                         (0xFFUL << ETH\_MACVR\_USERVER\_Pos) }}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define ETH\_MACVR\_USERVER                             ETH\_MACVR\_USERVER\_Msk    }\textcolor{comment}{/* User-\/defined Version */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define ETH\_MACVR\_SNPSVER\_Pos                         (0U)}}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define ETH\_MACVR\_SNPSVER\_Msk                         (0xFFUL << ETH\_MACVR\_SNPSVER\_Pos) }}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define ETH\_MACVR\_SNPSVER                             ETH\_MACVR\_SNPSVER\_Msk    }\textcolor{comment}{/* Synopsys-\/defined Version */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7463 }
\DoxyCodeLine{7464 \textcolor{comment}{/* Bit definition for Ethernet MAC Debug Register */}}
\DoxyCodeLine{7465 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_Pos                          (17U)}}
\DoxyCodeLine{7466 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_Msk                          (0x3UL << ETH\_MACDR\_TFCSTS\_Pos) }}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS                              ETH\_MACDR\_TFCSTS\_Msk     }\textcolor{comment}{/* MAC Transmit Packet Controller Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_IDLE                         ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Idle state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_WAIT\_Pos                     (17U)}}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_WAIT\_Msk                     (0x1UL << ETH\_MACDR\_TFCSTS\_WAIT\_Pos) }}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_WAIT                         ETH\_MACDR\_TFCSTS\_WAIT\_Msk }\textcolor{comment}{/* Waiting for status of the previous packet, IPG or backoff period to be over */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_GENERATEPCP\_Pos              (18U)}}
\DoxyCodeLine{7473 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_GENERATEPCP\_Msk              (0x1UL << ETH\_MACDR\_TFCSTS\_GENERATEPCP\_Pos) }}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_GENERATEPCP                  ETH\_MACDR\_TFCSTS\_GENERATEPCP\_Msk }\textcolor{comment}{/* Generating and transmitting a Pause control packet */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7475 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_TRASFERIP\_Pos                (17U)}}
\DoxyCodeLine{7476 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_TRASFERIP\_Msk                (0x3UL << ETH\_MACDR\_TFCSTS\_TRASFERIP\_Pos) }}
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define ETH\_MACDR\_TFCSTS\_TRASFERIP                    ETH\_MACDR\_TFCSTS\_TRASFERIP\_Msk }\textcolor{comment}{/* Transferring input packet for transmission */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define ETH\_MACDR\_TPESTS\_Pos                          (16U)}}
\DoxyCodeLine{7479 \textcolor{preprocessor}{\#define ETH\_MACDR\_TPESTS\_Msk                          (0x1UL << ETH\_MACDR\_TPESTS\_Pos) }}
\DoxyCodeLine{7480 \textcolor{preprocessor}{\#define ETH\_MACDR\_TPESTS                              ETH\_MACDR\_TPESTS\_Msk     }\textcolor{comment}{/* MAC Receive Packet Controller FIFO Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7481 \textcolor{preprocessor}{\#define ETH\_MACDR\_RFCFCSTS\_Pos                        (1U)}}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define ETH\_MACDR\_RFCFCSTS\_Msk                        (0x3UL << ETH\_MACDR\_RFCFCSTS\_Pos) }}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define ETH\_MACDR\_RFCFCSTS                            ETH\_MACDR\_RFCFCSTS\_Msk   }\textcolor{comment}{/* MAC MII Transmit Protocol Engine Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define ETH\_MACDR\_RPESTS\_Pos                          (0U)}}
\DoxyCodeLine{7485 \textcolor{preprocessor}{\#define ETH\_MACDR\_RPESTS\_Msk                          (0x1UL << ETH\_MACDR\_RPESTS\_Pos) }}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define ETH\_MACDR\_RPESTS                              ETH\_MACDR\_RPESTS\_Msk     }\textcolor{comment}{/* MAC MII Receive Protocol Engine Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7487 }
\DoxyCodeLine{7488 \textcolor{comment}{/* Bit definition for Ethernet MAC HW Feature0 Register */}}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_Pos                    (28U)}}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_Msk                    (0x7UL << ETH\_MACHWF0R\_ACTPHYSEL\_Pos) }}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL                        ETH\_MACHWF0R\_ACTPHYSEL\_Msk }\textcolor{comment}{/* Active PHY Selected */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_MII                    ((uint32\_t)0x00000000)   }\textcolor{comment}{/* MII */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_RMII\_Pos               (30U)}}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_RMII\_Msk               (0x1UL << ETH\_MACHWF0R\_ACTPHYSEL\_RMII\_Pos) }}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_RMII                   ETH\_MACHWF0R\_ACTPHYSEL\_RMII\_Msk }\textcolor{comment}{/* RMII */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_REVMII\_Pos             (28U)}}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_REVMII\_Msk             (0x7UL << ETH\_MACHWF0R\_ACTPHYSEL\_REVMII\_Pos) }}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ACTPHYSEL\_REVMII                 ETH\_MACHWF0R\_ACTPHYSEL\_REVMII\_Msk }\textcolor{comment}{/* RevMII */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SAVLANINS\_Pos                    (27U)}}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SAVLANINS\_Msk                    (0x1UL << ETH\_MACHWF0R\_SAVLANINS\_Pos) }}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SAVLANINS                        ETH\_MACHWF0R\_SAVLANINS\_Msk }\textcolor{comment}{/* Source Address or VLAN Insertion Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_Pos                     (25U)}}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_Msk                     (0x3UL << ETH\_MACHWF0R\_TSSTSSEL\_Pos) }}
\DoxyCodeLine{7504 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL                         ETH\_MACHWF0R\_TSSTSSEL\_Msk }\textcolor{comment}{/* Timestamp System Time Source */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_INTERNAL\_Pos            (25U)}}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_INTERNAL\_Msk            (0x1UL << ETH\_MACHWF0R\_TSSTSSEL\_INTERNAL\_Pos) }}
\DoxyCodeLine{7507 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_INTERNAL                ETH\_MACHWF0R\_TSSTSSEL\_INTERNAL\_Msk }\textcolor{comment}{/* Timestamp System Time Source: Internal */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_EXTERNAL\_Pos            (26U)}}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_EXTERNAL\_Msk            (0x1UL << ETH\_MACHWF0R\_TSSTSSEL\_EXTERNAL\_Pos) }}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_EXTERNAL                ETH\_MACHWF0R\_TSSTSSEL\_EXTERNAL\_Msk }\textcolor{comment}{/* Timestamp System Time Source: External */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_BOTH\_Pos                (25U)}}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_BOTH\_Msk                (0x3UL << ETH\_MACHWF0R\_TSSTSSEL\_BOTH\_Pos) }}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSTSSEL\_BOTH                    ETH\_MACHWF0R\_TSSTSSEL\_BOTH\_Msk }\textcolor{comment}{/* Timestamp System Time Source: Internal \& External */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR64SEL\_Pos                  (24U)}}
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR64SEL\_Msk                  (0x1UL << ETH\_MACHWF0R\_MACADR64SEL\_Pos) }}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR64SEL                      ETH\_MACHWF0R\_MACADR64SEL\_Msk }\textcolor{comment}{/* MAC Addresses 64-\/127 Selected */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR32SEL\_Pos                  (23U)}}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR32SEL\_Msk                  (0x1UL << ETH\_MACHWF0R\_MACADR32SEL\_Pos) }}
\DoxyCodeLine{7519 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MACADR32SEL                      ETH\_MACHWF0R\_MACADR32SEL\_Msk }\textcolor{comment}{/* MAC Addresses 32-\/63 Selected */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7520 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ADDMACADRSEL\_Pos                 (18U)}}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ADDMACADRSEL\_Msk                 (0x1FUL << ETH\_MACHWF0R\_ADDMACADRSEL\_Pos) }}
\DoxyCodeLine{7522 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ADDMACADRSEL                     ETH\_MACHWF0R\_ADDMACADRSEL\_Msk }\textcolor{comment}{/* MAC Addresses 1-\/ 31 Selected */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7523 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RXCOESEL\_Pos                     (16U)}}
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RXCOESEL\_Msk                     (0x1UL << ETH\_MACHWF0R\_RXCOESEL\_Pos) }}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RXCOESEL                         ETH\_MACHWF0R\_RXCOESEL\_Msk }\textcolor{comment}{/* Receive Checksum Offload Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TXCOESEL\_Pos                     (14U)}}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TXCOESEL\_Msk                     (0x1UL << ETH\_MACHWF0R\_TXCOESEL\_Pos) }}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TXCOESEL                         ETH\_MACHWF0R\_TXCOESEL\_Msk }\textcolor{comment}{/* Transmit Checksum Offload Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_EEESEL\_Pos                       (13U)}}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_EEESEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_EEESEL\_Pos) }}
\DoxyCodeLine{7531 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_EEESEL                           ETH\_MACHWF0R\_EEESEL\_Msk  }\textcolor{comment}{/* Energy Efficient Ethernet Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7532 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSEL\_Pos                        (12U)}}
\DoxyCodeLine{7533 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSEL\_Msk                        (0x1UL << ETH\_MACHWF0R\_TSSEL\_Pos) }}
\DoxyCodeLine{7534 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_TSSEL                            ETH\_MACHWF0R\_TSSEL\_Msk   }\textcolor{comment}{/* IEEE 1588-\/2008 Timestamp Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ARPOFFSEL\_Pos                    (9U)}}
\DoxyCodeLine{7536 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ARPOFFSEL\_Msk                    (0x1UL << ETH\_MACHWF0R\_ARPOFFSEL\_Pos) }}
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_ARPOFFSEL                        ETH\_MACHWF0R\_ARPOFFSEL\_Msk }\textcolor{comment}{/* ARP Offload Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7538 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MMCSEL\_Pos                       (8U)}}
\DoxyCodeLine{7539 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MMCSEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_MMCSEL\_Pos) }}
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MMCSEL                           ETH\_MACHWF0R\_MMCSEL\_Msk  }\textcolor{comment}{/* RMON Module Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MGKSEL\_Pos                       (7U)}}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MGKSEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_MGKSEL\_Pos) }}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MGKSEL                           ETH\_MACHWF0R\_MGKSEL\_Msk  }\textcolor{comment}{/* PMT Magic Packet Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RWKSEL\_Pos                       (6U)}}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RWKSEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_RWKSEL\_Pos) }}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_RWKSEL                           ETH\_MACHWF0R\_RWKSEL\_Msk  }\textcolor{comment}{/* PMT Remote Wake-\/up Packet Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SMASEL\_Pos                       (5U)}}
\DoxyCodeLine{7548 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SMASEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_SMASEL\_Pos) }}
\DoxyCodeLine{7549 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_SMASEL                           ETH\_MACHWF0R\_SMASEL\_Msk  }\textcolor{comment}{/* SMA (MDIO) Interface */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7550 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_VLHASH\_Pos                       (4U)}}
\DoxyCodeLine{7551 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_VLHASH\_Msk                       (0x1UL << ETH\_MACHWF0R\_VLHASH\_Pos) }}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_VLHASH                           ETH\_MACHWF0R\_VLHASH\_Msk  }\textcolor{comment}{/* VLAN Hash Filter Selected */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_PCSSEL\_Pos                       (3U)}}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_PCSSEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_PCSSEL\_Pos) }}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_PCSSEL                           ETH\_MACHWF0R\_PCSSEL\_Msk  }\textcolor{comment}{/* PCS Registers (TBI, SGMII, or RTBI PHY interface) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_HDSEL\_Pos                        (2U)}}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_HDSEL\_Msk                        (0x1UL << ETH\_MACHWF0R\_HDSEL\_Pos) }}
\DoxyCodeLine{7558 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_HDSEL                            ETH\_MACHWF0R\_HDSEL\_Msk   }\textcolor{comment}{/* Half-\/duplex Support */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7559 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_GMIISEL\_Pos                      (1U)}}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_GMIISEL\_Msk                      (0x1UL << ETH\_MACHWF0R\_GMIISEL\_Pos) }}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_GMIISEL                          ETH\_MACHWF0R\_GMIISEL\_Msk }\textcolor{comment}{/* 1000 Mbps Support */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MIISEL\_Pos                       (0U)}}
\DoxyCodeLine{7563 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MIISEL\_Msk                       (0x1UL << ETH\_MACHWF0R\_MIISEL\_Pos) }}
\DoxyCodeLine{7564 \textcolor{preprocessor}{\#define ETH\_MACHWF0R\_MIISEL                           ETH\_MACHWF0R\_MIISEL\_Msk  }\textcolor{comment}{/* 10 or 100 Mbps Support */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7565 }
\DoxyCodeLine{7566 \textcolor{comment}{/* Bit definition for Ethernet MAC HW Feature1 Register */}}
\DoxyCodeLine{7567 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_L3L4FNUM\_Pos                     (27U)}}
\DoxyCodeLine{7568 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_L3L4FNUM\_Msk                     (0xFUL << ETH\_MACHWF1R\_L3L4FNUM\_Pos) }}
\DoxyCodeLine{7569 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_L3L4FNUM                         ETH\_MACHWF1R\_L3L4FNUM\_Msk }\textcolor{comment}{/* Total number of L3 or L4 Filters */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_HASHTBLSZ\_Pos                    (24U)}}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_HASHTBLSZ\_Msk                    (0x3UL << ETH\_MACHWF1R\_HASHTBLSZ\_Pos) }}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_HASHTBLSZ                        ETH\_MACHWF1R\_HASHTBLSZ\_Msk }\textcolor{comment}{/* Hash Table Size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_AVSEL\_Pos                        (20U)}}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_AVSEL\_Msk                        (0x1UL << ETH\_MACHWF1R\_AVSEL\_Pos) }}
\DoxyCodeLine{7575 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_AVSEL                            ETH\_MACHWF1R\_AVSEL\_Msk   }\textcolor{comment}{/* AV Feature Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7576 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DBGMEMA\_Pos                      (19U)}}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DBGMEMA\_Msk                      (0x1UL << ETH\_MACHWF1R\_DBGMEMA\_Pos) }}
\DoxyCodeLine{7578 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DBGMEMA                          ETH\_MACHWF1R\_DBGMEMA\_Msk }\textcolor{comment}{/* Debug Memory Interface Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7579 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TSOEN\_Pos                        (18U)}}
\DoxyCodeLine{7580 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TSOEN\_Msk                        (0x1UL << ETH\_MACHWF1R\_TSOEN\_Pos) }}
\DoxyCodeLine{7581 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TSOEN                            ETH\_MACHWF1R\_TSOEN\_Msk   }\textcolor{comment}{/* TCP Segmentation Offload Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7582 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_SPHEN\_Pos                        (17U)}}
\DoxyCodeLine{7583 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_SPHEN\_Msk                        (0x1UL << ETH\_MACHWF1R\_SPHEN\_Pos) }}
\DoxyCodeLine{7584 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_SPHEN                            ETH\_MACHWF1R\_SPHEN\_Msk   }\textcolor{comment}{/* Split Header Feature Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DCBEN\_Pos                        (16U)}}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DCBEN\_Msk                        (0x1UL << ETH\_MACHWF1R\_DCBEN\_Pos) }}
\DoxyCodeLine{7587 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_DCBEN                            ETH\_MACHWF1R\_DCBEN\_Msk   }\textcolor{comment}{/* DCB Feature Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7588 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64\_Pos                       (14U)}}
\DoxyCodeLine{7589 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64\_Msk                       (0x3UL << ETH\_MACHWF1R\_ADDR64\_Pos) }}
\DoxyCodeLine{7590 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64                           ETH\_MACHWF1R\_ADDR64\_Msk  }\textcolor{comment}{/* Address Width */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7591 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64\_32                        (0x0UL << ETH\_MACHWF1R\_ADDR64\_Pos) }}
\DoxyCodeLine{7592 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64\_40                        (0x1UL << ETH\_MACHWF1R\_ADDR64\_Pos) }}
\DoxyCodeLine{7593 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADDR64\_48                        (0x2UL << ETH\_MACHWF1R\_ADDR64\_Pos) }}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADVTHWORD\_Pos                    (13U)}}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADVTHWORD\_Msk                    (0x1UL << ETH\_MACHWF1R\_ADVTHWORD\_Pos) }}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_ADVTHWORD                        ETH\_MACHWF1R\_ADVTHWORD\_Msk }\textcolor{comment}{/* IEEE 1588 High Word Register Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_PTOEN\_Pos                        (12U)}}
\DoxyCodeLine{7598 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_PTOEN\_Msk                        (0x1UL << ETH\_MACHWF1R\_PTOEN\_Pos) }}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_PTOEN                            ETH\_MACHWF1R\_PTOEN\_Msk   }\textcolor{comment}{/* PTP Offload Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_OSTEN\_Pos                        (11U)}}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_OSTEN\_Msk                        (0x1UL << ETH\_MACHWF1R\_OSTEN\_Pos) }}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_OSTEN                            ETH\_MACHWF1R\_OSTEN\_Msk   }\textcolor{comment}{/* One-\/Step Timestamping Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7603 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TXFIFOSIZE\_Pos                   (6U)}}
\DoxyCodeLine{7604 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TXFIFOSIZE\_Msk                   (0x1FUL << ETH\_MACHWF1R\_TXFIFOSIZE\_Pos) }}
\DoxyCodeLine{7605 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_TXFIFOSIZE                       ETH\_MACHWF1R\_TXFIFOSIZE\_Msk }\textcolor{comment}{/* MTL Transmit FIFO Size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7606 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_RXFIFOSIZE\_Pos                   (0U)}}
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_RXFIFOSIZE\_Msk                   (0x1FUL << ETH\_MACHWF1R\_RXFIFOSIZE\_Pos) }}
\DoxyCodeLine{7608 \textcolor{preprocessor}{\#define ETH\_MACHWF1R\_RXFIFOSIZE                       ETH\_MACHWF1R\_RXFIFOSIZE\_Msk }\textcolor{comment}{/* MTL Receive FIFO Size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7609 }
\DoxyCodeLine{7610 \textcolor{comment}{/* Bit definition for Ethernet MAC HW Feature2 Register */}}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_AUXSNAPNUM\_Pos                   (28U)}}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_AUXSNAPNUM\_Msk                   (0x7UL << ETH\_MACHWF2R\_AUXSNAPNUM\_Pos) }}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_AUXSNAPNUM                       ETH\_MACHWF2R\_AUXSNAPNUM\_Msk }\textcolor{comment}{/* Number of Auxiliary Snapshot Inputs */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_PPSOUTNUM\_Pos                    (24U)}}
\DoxyCodeLine{7615 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_PPSOUTNUM\_Msk                    (0x7UL << ETH\_MACHWF2R\_PPSOUTNUM\_Pos) }}
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_PPSOUTNUM                        ETH\_MACHWF2R\_PPSOUTNUM\_Msk }\textcolor{comment}{/*  Number of PPS Outputs */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXCHCNT\_Pos                      (18U)}}
\DoxyCodeLine{7618 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXCHCNT\_Msk                      (0xFUL << ETH\_MACHWF2R\_TXCHCNT\_Pos) }}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXCHCNT                          ETH\_MACHWF2R\_TXCHCNT\_Msk }\textcolor{comment}{/* Number of DMA Transmit Channels */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXCHCNT\_Pos                      (13U)}}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXCHCNT\_Msk                      (0x7UL << ETH\_MACHWF2R\_RXCHCNT\_Pos) }}
\DoxyCodeLine{7622 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXCHCNT                          ETH\_MACHWF2R\_RXCHCNT\_Msk }\textcolor{comment}{/* Number of DMA Receive Channels */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXQCNT\_Pos                       (6U)}}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXQCNT\_Msk                       (0xFUL << ETH\_MACHWF2R\_TXQCNT\_Pos) }}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_TXQCNT                           ETH\_MACHWF2R\_TXQCNT\_Msk  }\textcolor{comment}{/* Number of MTL Transmit Queues */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7626 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXQCNT\_Pos                       (0U)}}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXQCNT\_Msk                       (0xFUL << ETH\_MACHWF2R\_RXQCNT\_Pos) }}
\DoxyCodeLine{7628 \textcolor{preprocessor}{\#define ETH\_MACHWF2R\_RXQCNT                           ETH\_MACHWF2R\_RXQCNT\_Msk  }\textcolor{comment}{/* Number of MTL Receive Queues */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7629 }
\DoxyCodeLine{7630 \textcolor{comment}{/* Bit definition for Ethernet MAC MDIO Address Register */}}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PSE\_Pos                         (27U)}}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PSE\_Msk                         (0x1UL << ETH\_MACMDIOAR\_PSE\_Pos) }}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PSE                             ETH\_MACMDIOAR\_PSE\_Msk    }\textcolor{comment}{/* Preamble Suppression Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7634 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_BTB\_Pos                         (26U)}}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_BTB\_Msk                         (0x1UL << ETH\_MACMDIOAR\_BTB\_Pos) }}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_BTB                             ETH\_MACMDIOAR\_BTB\_Msk    }\textcolor{comment}{/* Back to Back transactions */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PA\_Pos                          (21U)}}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PA\_Msk                          (0x1FUL << ETH\_MACMDIOAR\_PA\_Pos) }}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_PA                              ETH\_MACMDIOAR\_PA\_Msk     }\textcolor{comment}{/* Physical Layer Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7640 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_RDA\_Pos                         (16U)}}
\DoxyCodeLine{7641 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_RDA\_Msk                         (0x1FUL << ETH\_MACMDIOAR\_RDA\_Pos) }}
\DoxyCodeLine{7642 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_RDA                             ETH\_MACMDIOAR\_RDA\_Msk    }\textcolor{comment}{/* Register/Device Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7643 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_NTC\_Pos                         (12U)}}
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_NTC\_Msk                         (0x7UL << ETH\_MACMDIOAR\_NTC\_Pos) }}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_NTC                             ETH\_MACMDIOAR\_NTC\_Msk    }\textcolor{comment}{/* Number of Trailing Clocks */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_Pos                          (8U)}}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_Msk                          (0xFUL << ETH\_MACMDIOAR\_CR\_Pos) }}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR                              ETH\_MACMDIOAR\_CR\_Msk     }\textcolor{comment}{/* CSR Clock Range */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7649 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV42                        ((uint32\_t)0x00000000)   }\textcolor{comment}{/* CSR clock/42 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV62\_Pos                    (8U)}}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV62\_Msk                    (0x1UL << ETH\_MACMDIOAR\_CR\_DIV62\_Pos) }}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV62                        ETH\_MACMDIOAR\_CR\_DIV62\_Msk }\textcolor{comment}{/* CSR clock/62 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16\_Pos                    (9U)}}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16\_Msk                    (0x1UL << ETH\_MACMDIOAR\_CR\_DIV16\_Pos) }}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16                        ETH\_MACMDIOAR\_CR\_DIV16\_Msk }\textcolor{comment}{/* CSR clock/16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7656 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV26\_Pos                    (8U)}}
\DoxyCodeLine{7657 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV26\_Msk                    (0x3UL << ETH\_MACMDIOAR\_CR\_DIV26\_Pos) }}
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV26                        ETH\_MACMDIOAR\_CR\_DIV26\_Msk }\textcolor{comment}{/* CSR clock/26 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV102\_Pos                   (10U)}}
\DoxyCodeLine{7660 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV102\_Msk                   (0x1UL << ETH\_MACMDIOAR\_CR\_DIV102\_Pos) }}
\DoxyCodeLine{7661 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV102                       ETH\_MACMDIOAR\_CR\_DIV102\_Msk }\textcolor{comment}{/* CSR clock/102 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV124\_Pos                   (8U)}}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV124\_Msk                   (0x5UL << ETH\_MACMDIOAR\_CR\_DIV124\_Pos) }}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV124                       ETH\_MACMDIOAR\_CR\_DIV124\_Msk }\textcolor{comment}{/* CSR clock/124 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV4AR\_Pos                   (11U)}}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV4AR\_Msk                   (0x1UL << ETH\_MACMDIOAR\_CR\_DIV4AR\_Pos) }}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV4AR                       ETH\_MACMDIOAR\_CR\_DIV4AR\_Msk }\textcolor{comment}{/* CSR clock/4: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7668 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV6AR\_Pos                   (8U)}}
\DoxyCodeLine{7669 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV6AR\_Msk                   (0x9UL << ETH\_MACMDIOAR\_CR\_DIV6AR\_Pos) }}
\DoxyCodeLine{7670 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV6AR                       ETH\_MACMDIOAR\_CR\_DIV6AR\_Msk }\textcolor{comment}{/* CSR clock/6: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV8AR\_Pos                   (9U)}}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV8AR\_Msk                   (0x5UL << ETH\_MACMDIOAR\_CR\_DIV8AR\_Pos) }}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV8AR                       ETH\_MACMDIOAR\_CR\_DIV8AR\_Msk }\textcolor{comment}{/* CSR clock/8: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV10AR\_Pos                  (8U)}}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV10AR\_Msk                  (0xBUL << ETH\_MACMDIOAR\_CR\_DIV10AR\_Pos) }}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV10AR                      ETH\_MACMDIOAR\_CR\_DIV10AR\_Msk }\textcolor{comment}{/* CSR clock/10: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7677 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV12AR\_Pos                  (10U)}}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV12AR\_Msk                  (0x3UL << ETH\_MACMDIOAR\_CR\_DIV12AR\_Pos) }}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV12AR                      ETH\_MACMDIOAR\_CR\_DIV12AR\_Msk }\textcolor{comment}{/* CSR clock/12: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV14AR\_Pos                  (8U)}}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV14AR\_Msk                  (0xDUL << ETH\_MACMDIOAR\_CR\_DIV14AR\_Pos) }}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV14AR                      ETH\_MACMDIOAR\_CR\_DIV14AR\_Msk }\textcolor{comment}{/* CSR clock/14: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16AR\_Pos                  (9U)}}
\DoxyCodeLine{7684 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16AR\_Msk                  (0x7UL << ETH\_MACMDIOAR\_CR\_DIV16AR\_Pos) }}
\DoxyCodeLine{7685 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV16AR                      ETH\_MACMDIOAR\_CR\_DIV16AR\_Msk }\textcolor{comment}{/* CSR clock/16: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7686 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV18AR\_Pos                  (8U)}}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV18AR\_Msk                  (0xFUL << ETH\_MACMDIOAR\_CR\_DIV18AR\_Pos) }}
\DoxyCodeLine{7688 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_CR\_DIV18AR                      ETH\_MACMDIOAR\_CR\_DIV18AR\_Msk }\textcolor{comment}{/* CSR clock/18: MDC clock above range specified in IEEE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_SKAP\_Pos                        (4U)}}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_SKAP\_Msk                        (0x1UL << ETH\_MACMDIOAR\_SKAP\_Pos) }}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_SKAP                            ETH\_MACMDIOAR\_SKAP\_Msk   }\textcolor{comment}{/* Skip Address Packet */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_Pos                         (2U)}}
\DoxyCodeLine{7693 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_Msk                         (0x3UL << ETH\_MACMDIOAR\_MOC\_Pos) }}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC                             ETH\_MACMDIOAR\_MOC\_Msk    }\textcolor{comment}{/* MII Operation Command */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_WR\_Pos                      (2U)}}
\DoxyCodeLine{7696 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_WR\_Msk                      (0x1UL << ETH\_MACMDIOAR\_MOC\_WR\_Pos) }}
\DoxyCodeLine{7697 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_WR                          ETH\_MACMDIOAR\_MOC\_WR\_Msk }\textcolor{comment}{/* Write */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_PRDIA\_Pos                   (3U)}}
\DoxyCodeLine{7699 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_PRDIA\_Msk                   (0x1UL << ETH\_MACMDIOAR\_MOC\_PRDIA\_Pos) }}
\DoxyCodeLine{7700 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_PRDIA                       ETH\_MACMDIOAR\_MOC\_PRDIA\_Msk }\textcolor{comment}{/* Post Read Increment Address for Clause 45 PHY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7701 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_RD\_Pos                      (2U)}}
\DoxyCodeLine{7702 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_RD\_Msk                      (0x3UL << ETH\_MACMDIOAR\_MOC\_RD\_Pos) }}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MOC\_RD                          ETH\_MACMDIOAR\_MOC\_RD\_Msk }\textcolor{comment}{/* Read */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_C45E\_Pos                        (1U)}}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_C45E\_Msk                        (0x1UL << ETH\_MACMDIOAR\_C45E\_Pos) }}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_C45E                            ETH\_MACMDIOAR\_C45E\_Msk   }\textcolor{comment}{/* Clause 45 PHY Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MB\_Pos                          (0U)}}
\DoxyCodeLine{7708 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MB\_Msk                          (0x1UL << ETH\_MACMDIOAR\_MB\_Pos) }}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define ETH\_MACMDIOAR\_MB                              ETH\_MACMDIOAR\_MB\_Msk     }\textcolor{comment}{/* MII Busy */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7710 }
\DoxyCodeLine{7711 \textcolor{comment}{/* Bit definition for Ethernet MAC MDIO Data Register */}}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_RA\_Pos                          (16U)}}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_RA\_Msk                          (0xFFFFUL << ETH\_MACMDIODR\_RA\_Pos) }}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_RA                              ETH\_MACMDIODR\_RA\_Msk     }\textcolor{comment}{/* Register Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_MD\_Pos                          (0U)}}
\DoxyCodeLine{7716 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_MD\_Msk                          (0xFFFFUL << ETH\_MACMDIODR\_MD\_Pos) }}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define ETH\_MACMDIODR\_MD                              ETH\_MACMDIODR\_MD\_Msk     }\textcolor{comment}{/* MII Data */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7718 }
\DoxyCodeLine{7719 \textcolor{comment}{/* Bit definition for Ethernet ARP Address Register */}}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define ETH\_MACARPAR\_ARPPA\_Pos                         (0U)}}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define ETH\_MACARPAR\_ARPPA\_Msk                         (0xFFFFFFFFUL << ETH\_MACARPAR\_ARPPA\_Pos) }}
\DoxyCodeLine{7722 \textcolor{preprocessor}{\#define ETH\_MACARPAR\_ARPPA                             ETH\_MACARPAR\_ARPPA\_Msk     }\textcolor{comment}{/* ARP Protocol Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7723 }
\DoxyCodeLine{7724 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 0 High Register */}}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_AE\_Pos                            (31U)}}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_AE\_Msk                            (0x1UL << ETH\_MACA0HR\_AE\_Pos) }}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_AE                                ETH\_MACA0HR\_AE\_Msk }\textcolor{comment}{/* Address Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7728 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_ADDRHI\_Pos                        (0U)}}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_ADDRHI\_Msk                        (0xFFFFUL << ETH\_MACA0HR\_ADDRHI\_Pos) }}
\DoxyCodeLine{7730 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_ADDRHI                            ETH\_MACA0HR\_ADDRHI\_Msk   }\textcolor{comment}{/* MAC Address 0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7731 }
\DoxyCodeLine{7732 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 0 Low Register */}}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_ADDRLO\_Pos                        (0U)}}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_ADDRLO\_Msk                        (0xFFFFFFFFUL << ETH\_MACA0LR\_ADDRLO\_Pos) }}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_ADDRLO                            ETH\_MACA0LR\_ADDRLO\_Msk   }\textcolor{comment}{/* MAC Address 0*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7736 }
\DoxyCodeLine{7737 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 1 High Register */}}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE\_Pos                            (31U)}}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE\_Msk                            (0x1UL << ETH\_MACA1HR\_AE\_Pos) }}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE                                ETH\_MACA1HR\_AE\_Msk }\textcolor{comment}{/* Address Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA\_Pos                            (30U)}}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA\_Msk                            (0x1UL << ETH\_MACA1HR\_SA\_Pos) }}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA                                ETH\_MACA1HR\_SA\_Msk }\textcolor{comment}{/* Source Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7744 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_Pos                           (24U)}}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA1HR\_MBC\_Pos) }}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC                               ETH\_MACA1HR\_MBC\_Msk }\textcolor{comment}{/* Mask Byte Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_ADDRHI\_Pos                        (0U)}}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_ADDRHI\_Msk                        (0xFFFFUL << ETH\_MACA1HR\_ADDRHI\_Pos) }}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_ADDRHI                            ETH\_MACA1HR\_ADDRHI\_Msk   }\textcolor{comment}{/* MAC Address 1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7750 }
\DoxyCodeLine{7751 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 1 Low Register */}}
\DoxyCodeLine{7752 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_ADDRLO\_Pos                        (0U)}}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_ADDRLO\_Msk                        (0xFFFFFFFFUL << ETH\_MACA1LR\_ADDRLO\_Pos) }}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_ADDRLO                            ETH\_MACA1LR\_ADDRLO\_Msk   }\textcolor{comment}{/* MAC Address 1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7755 }
\DoxyCodeLine{7756 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 2 High Register */}}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE\_Pos                            (31U)}}
\DoxyCodeLine{7758 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE\_Msk                            (0x1UL << ETH\_MACA2HR\_AE\_Pos) }}
\DoxyCodeLine{7759 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE                                ETH\_MACA2HR\_AE\_Msk }\textcolor{comment}{/* Address Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA\_Pos                            (30U)}}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA\_Msk                            (0x1UL << ETH\_MACA2HR\_SA\_Pos) }}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA                                ETH\_MACA2HR\_SA\_Msk }\textcolor{comment}{/* Source Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_Pos                           (24U)}}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA2HR\_MBC\_Pos) }}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC                               ETH\_MACA2HR\_MBC\_Msk }\textcolor{comment}{/* Mask Byte Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_ADDRHI\_Pos                        (0U)}}
\DoxyCodeLine{7767 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_ADDRHI\_Msk                        (0xFFFFUL << ETH\_MACA2HR\_ADDRHI\_Pos) }}
\DoxyCodeLine{7768 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_ADDRHI                            ETH\_MACA2HR\_ADDRHI\_Msk   }\textcolor{comment}{/* MAC Address 1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7769 }
\DoxyCodeLine{7770 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 2 Low Register */}}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_ADDRLO\_Pos                        (0U)}}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_ADDRLO\_Msk                        (0xFFFFFFFFUL << ETH\_MACA2LR\_ADDRLO\_Pos) }}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_ADDRLO                            ETH\_MACA2LR\_ADDRLO\_Msk   }\textcolor{comment}{/* MAC Address 2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7774 }
\DoxyCodeLine{7775 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 3 High Register */}}
\DoxyCodeLine{7776 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE\_Pos                            (31U)}}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE\_Msk                            (0x1UL << ETH\_MACA3HR\_AE\_Pos) }}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE                                ETH\_MACA3HR\_AE\_Msk }\textcolor{comment}{/* Address Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA\_Pos                            (30U)}}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA\_Msk                            (0x1UL << ETH\_MACA3HR\_SA\_Pos) }}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA                                ETH\_MACA3HR\_SA\_Msk }\textcolor{comment}{/* Source Address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7782 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_Pos                           (24U)}}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA3HR\_MBC\_Pos) }}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC                               ETH\_MACA3HR\_MBC\_Msk }\textcolor{comment}{/* Mask Byte Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_ADDRHI\_Pos                        (0U)}}
\DoxyCodeLine{7786 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_ADDRHI\_Msk                        (0xFFFFUL << ETH\_MACA3HR\_ADDRHI\_Pos) }}
\DoxyCodeLine{7787 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_ADDRHI                            ETH\_MACA3HR\_ADDRHI\_Msk   }\textcolor{comment}{/* MAC Address 1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7788 }
\DoxyCodeLine{7789 \textcolor{comment}{/* Bit definition for Ethernet MAC Address 3 Low Register */}}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_ADDRLO\_Pos                        (0U)}}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_ADDRLO\_Msk                        (0xFFFFFFFFUL << ETH\_MACA3LR\_ADDRLO\_Pos) }}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_ADDRLO                            ETH\_MACA3LR\_ADDRLO\_Msk   }\textcolor{comment}{/* MAC Address 3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7793 }
\DoxyCodeLine{7794 \textcolor{comment}{/* Bit definition for Ethernet MAC Address High Register */}}
\DoxyCodeLine{7795 \textcolor{preprocessor}{\#define ETH\_MACAHR\_AE\_Pos                             (31U)}}
\DoxyCodeLine{7796 \textcolor{preprocessor}{\#define ETH\_MACAHR\_AE\_Msk                             (0x1UL << ETH\_MACAHR\_AE\_Pos) }}
\DoxyCodeLine{7797 \textcolor{preprocessor}{\#define ETH\_MACAHR\_AE                                 ETH\_MACAHR\_AE\_Msk        }\textcolor{comment}{/* Address enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define ETH\_MACAHR\_SA\_Pos                             (30U)}}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define ETH\_MACAHR\_SA\_Msk                             (0x1UL << ETH\_MACAHR\_SA\_Pos) }}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define ETH\_MACAHR\_SA                                 ETH\_MACAHR\_SA\_Msk        }\textcolor{comment}{/* Source address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7801 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_Pos                            (24U)}}
\DoxyCodeLine{7802 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_Msk                            (0x3FUL << ETH\_MACAHR\_MBC\_Pos) }}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC                                ETH\_MACAHR\_MBC\_Msk       }\textcolor{comment}{/* Mask byte control: bits to mask for comparison of the MAC Address bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_HBITS15\_8                      ((uint32\_t)0x20000000)   }\textcolor{comment}{/* Mask MAC Address high reg bits [15:8] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_HBITS7\_0                       ((uint32\_t)0x10000000)   }\textcolor{comment}{/* Mask MAC Address high reg bits [7:0] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_LBITS31\_24                     ((uint32\_t)0x08000000)   }\textcolor{comment}{/* Mask MAC Address low reg bits [31:24] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7807 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_LBITS23\_16                     ((uint32\_t)0x04000000)   }\textcolor{comment}{/* Mask MAC Address low reg bits [23:16] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7808 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_LBITS15\_8                      ((uint32\_t)0x02000000)   }\textcolor{comment}{/* Mask MAC Address low reg bits [15:8] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7809 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MBC\_LBITS7\_0                       ((uint32\_t)0x01000000)   }\textcolor{comment}{/* Mask MAC Address low reg bits [7:0] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7810 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MACAH\_Pos                          (0U)}}
\DoxyCodeLine{7811 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MACAH\_Msk                          (0xFFFFUL << ETH\_MACAHR\_MACAH\_Pos) }}
\DoxyCodeLine{7812 \textcolor{preprocessor}{\#define ETH\_MACAHR\_MACAH                              ETH\_MACAHR\_MACAH\_Msk     }\textcolor{comment}{/* MAC address high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7813 }
\DoxyCodeLine{7814 \textcolor{comment}{/* Bit definition for Ethernet MAC Address Low Register */}}
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define ETH\_MACALR\_MACAL\_Pos                          (0U)}}
\DoxyCodeLine{7816 \textcolor{preprocessor}{\#define ETH\_MACALR\_MACAL\_Msk                          (0xFFFFFFFFUL << ETH\_MACALR\_MACAL\_Pos) }}
\DoxyCodeLine{7817 \textcolor{preprocessor}{\#define ETH\_MACALR\_MACAL                              ETH\_MACALR\_MACAL\_Msk     }\textcolor{comment}{/* MAC address low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7818 }
\DoxyCodeLine{7819 \textcolor{comment}{/* Bit definition for Ethernet MMC Control Register */}}
\DoxyCodeLine{7820 \textcolor{preprocessor}{\#define ETH\_MMCCR\_UCDBC\_Pos                           (8U)}}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define ETH\_MMCCR\_UCDBC\_Msk                           (0x1UL << ETH\_MMCCR\_UCDBC\_Pos) }}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define ETH\_MMCCR\_UCDBC                               ETH\_MMCCR\_UCDBC\_Msk  }\textcolor{comment}{/* Update MMC Counters for Dropped Broadcast Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRSTLVL\_Pos                      (5U)}}
\DoxyCodeLine{7824 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRSTLVL\_Msk                      (0x1UL << ETH\_MMCCR\_CNTPRSTLVL\_Pos) }}
\DoxyCodeLine{7825 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRSTLVL                          ETH\_MMCCR\_CNTPRSTLVL\_Msk  }\textcolor{comment}{/* Full-\/Half Preset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7826 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRST\_Pos                         (4U)}}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRST\_Msk                         (0x1UL << ETH\_MMCCR\_CNTPRST\_Pos) }}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTPRST                             ETH\_MMCCR\_CNTPRST\_Msk  }\textcolor{comment}{/* Counters Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTFREEZ\_Pos                        (3U)}}
\DoxyCodeLine{7830 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTFREEZ\_Msk                        (0x1UL << ETH\_MMCCR\_CNTFREEZ\_Pos) }}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTFREEZ                            ETH\_MMCCR\_CNTFREEZ\_Msk  }\textcolor{comment}{/* MMC Counter Freeze */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define ETH\_MMCCR\_RSTONRD\_Pos                         (2U)}}
\DoxyCodeLine{7833 \textcolor{preprocessor}{\#define ETH\_MMCCR\_RSTONRD\_Msk                         (0x1UL << ETH\_MMCCR\_RSTONRD\_Pos) }}
\DoxyCodeLine{7834 \textcolor{preprocessor}{\#define ETH\_MMCCR\_RSTONRD                             ETH\_MMCCR\_RSTONRD\_Msk  }\textcolor{comment}{/* Reset On Read */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7835 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTSTOPRO\_Pos                       (1U)}}
\DoxyCodeLine{7836 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTSTOPRO\_Msk                       (0x1UL << ETH\_MMCCR\_CNTSTOPRO\_Pos) }}
\DoxyCodeLine{7837 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTSTOPRO                           ETH\_MMCCR\_CNTSTOPRO\_Msk  }\textcolor{comment}{/* Counter Stop Rollover */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7838 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTRST\_Pos                          (0U)}}
\DoxyCodeLine{7839 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTRST\_Msk                          (0x1UL << ETH\_MMCCR\_CNTRST\_Pos) }}
\DoxyCodeLine{7840 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CNTRST                              ETH\_MMCCR\_CNTRST\_Msk  }\textcolor{comment}{/* Counters Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7841 }
\DoxyCodeLine{7842 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx Interrupt Register */}}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPITRCIS\_Pos                     (27U)}}
\DoxyCodeLine{7844 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPITRCIS\_Msk                     (0x1UL << ETH\_MMCRIR\_RXLPITRCIS\_Pos) }}
\DoxyCodeLine{7845 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPITRCIS                         ETH\_MMCRIR\_RXLPITRCIS\_Msk  }\textcolor{comment}{/* MMC Receive LPI transition counter interrupt status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7846 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPIUSCIS\_Pos                     (26U)}}
\DoxyCodeLine{7847 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPIUSCIS\_Msk                     (0x1UL << ETH\_MMCRIR\_RXLPIUSCIS\_Pos) }}
\DoxyCodeLine{7848 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXLPIUSCIS                         ETH\_MMCRIR\_RXLPIUSCIS\_Msk  }\textcolor{comment}{/* MMC Receive LPI microsecond counter interrupt status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7849 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXUCGPIS\_Pos                       (17U)}}
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXUCGPIS\_Msk                       (0x1UL << ETH\_MMCRIR\_RXUCGPIS\_Pos) }}
\DoxyCodeLine{7851 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXUCGPIS                           ETH\_MMCRIR\_RXUCGPIS\_Msk  }\textcolor{comment}{/* MMC Receive Unicast Good Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7852 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXALGNERPIS\_Pos                    (6U)}}
\DoxyCodeLine{7853 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXALGNERPIS\_Msk                    (0x1UL << ETH\_MMCRIR\_RXALGNERPIS\_Pos) }}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXALGNERPIS                        ETH\_MMCRIR\_RXALGNERPIS\_Msk  }\textcolor{comment}{/* MMC Receive Alignment Error Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXCRCERPIS\_Pos                     (5U)}}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXCRCERPIS\_Msk                     (0x1UL << ETH\_MMCRIR\_RXCRCERPIS\_Pos) }}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RXCRCERPIS                         ETH\_MMCRIR\_RXCRCERPIS\_Msk  }\textcolor{comment}{/* MMC Receive CRC Error Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7858 }
\DoxyCodeLine{7859 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx Interrupt Register */}}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPITRCIS\_Pos                     (27U)}}
\DoxyCodeLine{7861 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPITRCIS\_Msk                     (0x1UL << ETH\_MMCTIR\_TXLPITRCIS\_Pos) }}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPITRCIS                         ETH\_MMCTIR\_TXLPITRCIS\_Msk  }\textcolor{comment}{/* MMC Transmit LPI transition counter interrupt status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPIUSCIS\_Pos                     (26U)}}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPIUSCIS\_Msk                     (0x1UL << ETH\_MMCTIR\_TXLPIUSCIS\_Pos) }}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXLPIUSCIS                         ETH\_MMCTIR\_TXLPIUSCIS\_Msk  }\textcolor{comment}{/* MMC Transmit LPI microsecond counter interrupt status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXGPKTIS\_Pos                       (21U)}}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXGPKTIS\_Msk                       (0x1UL << ETH\_MMCTIR\_TXGPKTIS\_Pos) }}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXGPKTIS                           ETH\_MMCTIR\_TXGPKTIS\_Msk  }\textcolor{comment}{/* MMC Transmit Good Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXMCOLGPIS\_Pos                     (15U)}}
\DoxyCodeLine{7870 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXMCOLGPIS\_Msk                     (0x1UL << ETH\_MMCTIR\_TXMCOLGPIS\_Pos) }}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXMCOLGPIS                         ETH\_MMCTIR\_TXMCOLGPIS\_Msk  }\textcolor{comment}{/* MMC Transmit Multiple Collision Good Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXSCOLGPIS\_Pos                     (14U)}}
\DoxyCodeLine{7873 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXSCOLGPIS\_Msk                     (0x1UL << ETH\_MMCTIR\_TXSCOLGPIS\_Pos) }}
\DoxyCodeLine{7874 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TXSCOLGPIS                         ETH\_MMCTIR\_TXSCOLGPIS\_Msk  }\textcolor{comment}{/* MMC Transmit Single Collision Good Packet Counter Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7875 }
\DoxyCodeLine{7876 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx interrupt Mask register */}}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPITRCIM\_Pos                    (27U)}}
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPITRCIM\_Msk                    (0x1UL << ETH\_MMCRIMR\_RXLPITRCIM\_Pos) }}
\DoxyCodeLine{7879 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPITRCIM                        ETH\_MMCRIMR\_RXLPITRCIM\_Msk  }\textcolor{comment}{/* MMC Receive LPI transition counter interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPIUSCIM\_Pos                    (26U)}}
\DoxyCodeLine{7881 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPIUSCIM\_Msk                    (0x1UL << ETH\_MMCRIMR\_RXLPIUSCIM\_Pos) }}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXLPIUSCIM                        ETH\_MMCRIMR\_RXLPIUSCIM\_Msk  }\textcolor{comment}{/* MMC Receive LPI microsecond counter interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXUCGPIM\_Pos                      (17U)}}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXUCGPIM\_Msk                      (0x1UL << ETH\_MMCRIMR\_RXUCGPIM\_Pos) }}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXUCGPIM                          ETH\_MMCRIMR\_RXUCGPIM\_Msk  }\textcolor{comment}{/* MMC Receive Unicast Good Packet Counter Interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXALGNERPIM\_Pos                   (6U)}}
\DoxyCodeLine{7887 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXALGNERPIM\_Msk                   (0x1UL << ETH\_MMCRIMR\_RXALGNERPIM\_Pos) }}
\DoxyCodeLine{7888 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXALGNERPIM                       ETH\_MMCRIMR\_RXALGNERPIM\_Msk  }\textcolor{comment}{/* MMC Receive Alignment Error Packet Counter Interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXCRCERPIM\_Pos                    (5U)}}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXCRCERPIM\_Msk                    (0x1UL << ETH\_MMCRIMR\_RXCRCERPIM\_Pos) }}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RXCRCERPIM                        ETH\_MMCRIMR\_RXCRCERPIM\_Msk  }\textcolor{comment}{/* MMC Receive CRC Error Packet Counter Interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7892 }
\DoxyCodeLine{7893 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx Interrupt Mask Register */}}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPITRCIM\_Pos                    (27U)}}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPITRCIM\_Msk                    (0x1UL << ETH\_MMCTIMR\_TXLPITRCIM\_Pos) }}
\DoxyCodeLine{7896 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPITRCIM                        ETH\_MMCTIMR\_TXLPITRCIM\_Msk  }\textcolor{comment}{/* MMC Transmit LPI transition counter interrupt Mask*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPIUSCIM\_Pos                    (26U)}}
\DoxyCodeLine{7898 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPIUSCIM\_Msk                    (0x1UL << ETH\_MMCTIMR\_TXLPIUSCIM\_Pos) }}
\DoxyCodeLine{7899 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXLPIUSCIM                        ETH\_MMCTIMR\_TXLPIUSCIM\_Msk  }\textcolor{comment}{/* MMC Transmit LPI microsecond counter interrupt Mask*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXGPKTIM\_Pos                      (21U)}}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXGPKTIM\_Msk                      (0x1UL << ETH\_MMCTIMR\_TXGPKTIM\_Pos) }}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXGPKTIM                          ETH\_MMCTIMR\_TXGPKTIM\_Msk  }\textcolor{comment}{/* MMC Transmit Good Packet Counter Interrupt Mask*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXMCOLGPIM\_Pos                    (15U)}}
\DoxyCodeLine{7904 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXMCOLGPIM\_Msk                    (0x1UL << ETH\_MMCTIMR\_TXMCOLGPIM\_Pos) }}
\DoxyCodeLine{7905 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXMCOLGPIM                        ETH\_MMCTIMR\_TXMCOLGPIM\_Msk  }\textcolor{comment}{/* MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXSCOLGPIM\_Pos                    (14U)}}
\DoxyCodeLine{7907 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXSCOLGPIM\_Msk                    (0x1UL << ETH\_MMCTIMR\_TXSCOLGPIM\_Pos) }}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TXSCOLGPIM                        ETH\_MMCTIMR\_TXSCOLGPIM\_Msk  }\textcolor{comment}{/* MMC Transmit Single Collision Good Packet Counter Interrupt Mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7909 }
\DoxyCodeLine{7910 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx Single Collision Good Packets Register */}}
\DoxyCodeLine{7911 \textcolor{preprocessor}{\#define ETH\_MMCTSCGPR\_TXSNGLCOLG\_Pos                  (0U)}}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define ETH\_MMCTSCGPR\_TXSNGLCOLG\_msk                  (0xFFFFFFFFUL <<  ETH\_MMCTSCGPR\_TXSNGLCOLG\_Pos) }}
\DoxyCodeLine{7913 \textcolor{preprocessor}{\#define ETH\_MMCTSCGPR\_TXSNGLCOLG                      ETH\_MMCTSCGPR\_TXSNGLCOLG\_msk }\textcolor{comment}{/* Tx Single Collision Good Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7914 }
\DoxyCodeLine{7915 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx Multiple Collision Good Packets Register */}}
\DoxyCodeLine{7916 \textcolor{preprocessor}{\#define ETH\_MMCTMCGPR\_TXMULTCOLG\_Pos                  (0U)}}
\DoxyCodeLine{7917 \textcolor{preprocessor}{\#define ETH\_MMCTMCGPR\_TXMULTCOLG\_msk                  (0xFFFFFFFFUL <<  ETH\_MMCTMCGPR\_TXMULTCOLG\_Pos) }}
\DoxyCodeLine{7918 \textcolor{preprocessor}{\#define ETH\_MMCTMCGPR\_TXMULTCOLG                      ETH\_MMCTMCGPR\_TXMULTCOLG\_msk }\textcolor{comment}{/* Tx Multiple Collision Good Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7919 }
\DoxyCodeLine{7920 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx Packet Count Good Register */}}
\DoxyCodeLine{7921 \textcolor{preprocessor}{\#define ETH\_MMCTPCGR\_TXPKTG\_Pos                       (0U)}}
\DoxyCodeLine{7922 \textcolor{preprocessor}{\#define ETH\_MMCTPCGR\_TXPKTG\_msk                       (0xFFFFFFFFUL <<  ETH\_MMCTPCGR\_TXPKTG\_Pos) }}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define ETH\_MMCTPCGR\_TXPKTG                           ETH\_MMCTPCGR\_TXPKTG\_msk }\textcolor{comment}{/* Tx Packet Count Good */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7924 }
\DoxyCodeLine{7925 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx CRC Error Packets Register */}}
\DoxyCodeLine{7926 \textcolor{preprocessor}{\#define ETH\_MMCRCRCEPR\_RXCRCERR\_Pos                   (0U)}}
\DoxyCodeLine{7927 \textcolor{preprocessor}{\#define ETH\_MMCRCRCEPR\_RXCRCERR\_msk                   (0xFFFFFFFFUL <<  ETH\_MMCRCRCEPR\_RXCRCERR\_Pos) }}
\DoxyCodeLine{7928 \textcolor{preprocessor}{\#define ETH\_MMCRCRCEPR\_RXCRCERR                       ETH\_MMCRCRCEPR\_RXCRCERR\_msk }\textcolor{comment}{/* Rx CRC Error Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7929 }
\DoxyCodeLine{7930 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx alignment error packets register */}}
\DoxyCodeLine{7931 \textcolor{preprocessor}{\#define ETH\_MMCRAEPR\_RXALGNERR\_Pos                    (0U)}}
\DoxyCodeLine{7932 \textcolor{preprocessor}{\#define ETH\_MMCRAEPR\_RXALGNERR\_msk                    (0xFFFFFFFFUL <<  ETH\_MMCRAEPR\_RXALGNERR\_Pos) }}
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define ETH\_MMCRAEPR\_RXALGNERR                        ETH\_MMCRAEPR\_RXALGNERR\_msk }\textcolor{comment}{/* Rx Alignment Error Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7934 }
\DoxyCodeLine{7935 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx Unicast Packets Good Register */}}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define ETH\_MMCRUPGR\_RXUCASTG\_Pos                     (0U)}}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define ETH\_MMCRUPGR\_RXUCASTG\_msk                     (0xFFFFFFFFUL <<  ETH\_MMCRUPGR\_RXUCASTG\_Pos) }}
\DoxyCodeLine{7938 \textcolor{preprocessor}{\#define ETH\_MMCRUPGR\_RXUCASTG                         ETH\_MMCRUPGR\_RXUCASTG\_msk }\textcolor{comment}{/* Rx Unicast Packets Good */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7939 }
\DoxyCodeLine{7940 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx LPI Microsecond Timer Register */}}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define ETH\_MMCTLPIMSTR\_TXLPIUSC\_Pos                  (0U)}}
\DoxyCodeLine{7942 \textcolor{preprocessor}{\#define ETH\_MMCTLPIMSTR\_TXLPIUSC\_msk                  (0xFFFFFFFFUL <<  ETH\_MMCTLPIMSTR\_TXLPIUSC\_Pos) }}
\DoxyCodeLine{7943 \textcolor{preprocessor}{\#define ETH\_MMCTLPIMSTR\_TXLPIUSC                      ETH\_MMCTLPIMSTR\_TXLPIUSC\_msk }\textcolor{comment}{/* Tx LPI Microseconds Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7944 }
\DoxyCodeLine{7945 \textcolor{comment}{/* Bit definition for Ethernet MMC Tx LPI Transition Counter Register */}}
\DoxyCodeLine{7946 \textcolor{preprocessor}{\#define ETH\_MMCTLPITCR\_TXLPITRC\_Pos                   (0U)}}
\DoxyCodeLine{7947 \textcolor{preprocessor}{\#define ETH\_MMCTLPITCR\_TXLPITRC\_msk                   (0xFFFFFFFFUL <<  ETH\_MMCTLPITCR\_TXLPITRC\_Pos) }}
\DoxyCodeLine{7948 \textcolor{preprocessor}{\#define ETH\_MMCTLPITCR\_TXLPITRC                       ETH\_MMCTLPITCR\_TXLPITRC\_msk }\textcolor{comment}{/* Tx LPI Transition counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7949 }
\DoxyCodeLine{7950 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx LPI Microsecond Counter Register */}}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define ETH\_MMCRLPIMSTR\_RXLPIUSC\_Pos                  (0U)}}
\DoxyCodeLine{7952 \textcolor{preprocessor}{\#define ETH\_MMCRLPIMSTR\_RXLPIUSC\_msk                  (0xFFFFFFFFUL <<  ETH\_MMCRLPIMSTR\_RXLPIUSC\_Pos) }}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define ETH\_MMCRLPIMSTR\_RXLPIUSC                      ETH\_MMCRLPIMSTR\_RXLPIUSC\_msk }\textcolor{comment}{/* Rx LPI Microseconds Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7954 }
\DoxyCodeLine{7955 \textcolor{comment}{/* Bit definition for Ethernet MMC Rx LPI Transition Counter Register */}}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define ETH\_MMCRLPITCR\_RXLPITRC\_Pos                   (0U)}}
\DoxyCodeLine{7957 \textcolor{preprocessor}{\#define ETH\_MMCRLPITCR\_RXLPITRC\_msk                   (0xFFFFFFFFUL <<  ETH\_MMCRLPITCR\_RXLPITRC\_Pos) }}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define ETH\_MMCRLPITCR\_RXLPITRC                       ETH\_MMCRLPITCR\_RXLPITRC\_msk }\textcolor{comment}{/* Rx LPI Transition counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7959 }
\DoxyCodeLine{7960 \textcolor{comment}{/* Bit definition for Ethernet MAC L3 L4 Control Register */}}
\DoxyCodeLine{7961 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPIM\_Pos                      (21U)}}
\DoxyCodeLine{7962 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPIM\_Msk                      (0x1UL << ETH\_MACL3L4CR\_L4DPIM\_Pos) }}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPIM                          ETH\_MACL3L4CR\_L4DPIM\_Msk }\textcolor{comment}{/* Layer 4 Destination Port Inverse Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPM\_Pos                       (20U)}}
\DoxyCodeLine{7965 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPM\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L4DPM\_Pos) }}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4DPM                           ETH\_MACL3L4CR\_L4DPM\_Msk  }\textcolor{comment}{/* Layer 4 Destination Port Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPIM\_Pos                      (19U)}}
\DoxyCodeLine{7968 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPIM\_Msk                      (0x1UL << ETH\_MACL3L4CR\_L4SPIM\_Pos) }}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPIM                          ETH\_MACL3L4CR\_L4SPIM\_Msk }\textcolor{comment}{/* Layer 4 Source Port Inverse Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPM\_Pos                       (18U)}}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPM\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L4SPM\_Pos) }}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4SPM                           ETH\_MACL3L4CR\_L4SPM\_Msk  }\textcolor{comment}{/* Layer 4 Source Port Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4PEN\_Pos                       (16U)}}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4PEN\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L4PEN\_Pos) }}
\DoxyCodeLine{7975 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L4PEN                           ETH\_MACL3L4CR\_L4PEN\_Msk  }\textcolor{comment}{/* Layer 4 Protocol Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7976 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HDBM\_Pos                      (11U)}}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HDBM\_Msk                      (0x1FUL << ETH\_MACL3L4CR\_L3HDBM\_Pos) }}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HDBM                          ETH\_MACL3L4CR\_L3HDBM\_Msk }\textcolor{comment}{/* Layer 3 IP DA Higher Bits Match */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HSBM\_Pos                      (6U)}}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HSBM\_Msk                      (0x1FUL << ETH\_MACL3L4CR\_L3HSBM\_Pos) }}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3HSBM                          ETH\_MACL3L4CR\_L3HSBM\_Msk }\textcolor{comment}{/* Layer 3 IP SA Higher Bits Match */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAIM\_Pos                      (5U)}}
\DoxyCodeLine{7983 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAIM\_Msk                      (0x1UL << ETH\_MACL3L4CR\_L3DAIM\_Pos) }}
\DoxyCodeLine{7984 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAIM                          ETH\_MACL3L4CR\_L3DAIM\_Msk }\textcolor{comment}{/* Layer 3 IP DA Inverse Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAM\_Pos                       (4U)}}
\DoxyCodeLine{7986 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAM\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L3DAM\_Pos) }}
\DoxyCodeLine{7987 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3DAM                           ETH\_MACL3L4CR\_L3DAM\_Msk  }\textcolor{comment}{/* Layer 3 IP DA Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAIM\_Pos                      (3U)}}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAIM\_Msk                      (0x1UL << ETH\_MACL3L4CR\_L3SAIM\_Pos) }}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAIM                          ETH\_MACL3L4CR\_L3SAIM\_Msk }\textcolor{comment}{/* Layer 3 IP SA Inverse Match Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAM\_Pos                       (2U)}}
\DoxyCodeLine{7992 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAM\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L3SAM\_Pos) }}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3SAM                           ETH\_MACL3L4CR\_L3SAM\_Msk  }\textcolor{comment}{/* Layer 3 IP SA Match Enable*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3PEN\_Pos                       (0U)}}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3PEN\_Msk                       (0x1UL << ETH\_MACL3L4CR\_L3PEN\_Pos) }}
\DoxyCodeLine{7996 \textcolor{preprocessor}{\#define ETH\_MACL3L4CR\_L3PEN                           ETH\_MACL3L4CR\_L3PEN\_Msk  }\textcolor{comment}{/* Layer 3 Protocol Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{7997 }
\DoxyCodeLine{7998 \textcolor{comment}{/* Bit definition for Ethernet MAC L4 Address Register */}}
\DoxyCodeLine{7999 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4DP\_Pos                          (16U)}}
\DoxyCodeLine{8000 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4DP\_Msk                          (0xFFFFUL << ETH\_MACL4AR\_L4DP\_Pos) }}
\DoxyCodeLine{8001 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4DP                              ETH\_MACL4AR\_L4DP\_Msk     }\textcolor{comment}{/* Layer 4 Destination Port Number Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8002 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4SP\_Pos                          (0U)}}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4SP\_Msk                          (0xFFFFUL << ETH\_MACL4AR\_L4SP\_Pos) }}
\DoxyCodeLine{8004 \textcolor{preprocessor}{\#define ETH\_MACL4AR\_L4SP                              ETH\_MACL4AR\_L4SP\_Msk     }\textcolor{comment}{/* Layer 4 Source Port Number Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8005 }
\DoxyCodeLine{8006 \textcolor{comment}{/* Bit definition for Ethernet MAC L3 Address0 Register */}}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define ETH\_MACL3A0R\_L3A0\_Pos                         (0U)}}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define ETH\_MACL3A0R\_L3A0\_Msk                         (0xFFFFFFFFUL << ETH\_MACL3A0R\_L3A0\_Pos) }}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define ETH\_MACL3A0R\_L3A0                             ETH\_MACL3A0R\_L3A0\_Msk    }\textcolor{comment}{/* Layer 3 Address 0 Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8010 }
\DoxyCodeLine{8011 \textcolor{comment}{/* Bit definition for Ethernet MAC L4 Address1 Register */}}
\DoxyCodeLine{8012 \textcolor{preprocessor}{\#define ETH\_MACL3A1R\_L3A1\_Pos                         (0U)}}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define ETH\_MACL3A1R\_L3A1\_Msk                         (0xFFFFFFFFUL << ETH\_MACL3A1R\_L3A1\_Pos) }}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define ETH\_MACL3A1R\_L3A1                             ETH\_MACL3A1R\_L3A1\_Msk    }\textcolor{comment}{/* Layer 3 Address 1 Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8015 }
\DoxyCodeLine{8016 \textcolor{comment}{/* Bit definition for Ethernet MAC L4 Address2 Register */}}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define ETH\_MACL3A2R\_L3A2\_Pos                         (0U)}}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define ETH\_MACL3A2R\_L3A2\_Msk                         (0xFFFFFFFFUL << ETH\_MACL3A2R\_L3A2\_Pos) }}
\DoxyCodeLine{8019 \textcolor{preprocessor}{\#define ETH\_MACL3A2R\_L3A2                             ETH\_MACL3A2R\_L3A2\_Msk    }\textcolor{comment}{/* Layer 3 Address 2 Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8020 }
\DoxyCodeLine{8021 \textcolor{comment}{/* Bit definition for Ethernet MAC L4 Address3 Register */}}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define ETH\_MACL3A3R\_L3A3\_Pos                         (0U)}}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define ETH\_MACL3A3R\_L3A3\_Msk                         (0xFFFFFFFFUL << ETH\_MACL3A3R\_L3A3\_Pos) }}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define ETH\_MACL3A3R\_L3A3                             ETH\_MACL3A3R\_L3A3\_Msk    }\textcolor{comment}{/* Layer 3 Address 3 Field */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8025 }
\DoxyCodeLine{8026 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Control Register */}}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TXTSSTSM\_Pos                      (24U)}}
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TXTSSTSM\_Msk                      (0x1UL << ETH\_MACTSCR\_TXTSSTSM\_Pos) }}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TXTSSTSM                          ETH\_MACTSCR\_TXTSSTSM\_Msk  }\textcolor{comment}{/* Transmit Timestamp Status Mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8030 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_CSC\_Pos                           (19U)}}
\DoxyCodeLine{8031 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_CSC\_Msk                           (0x1UL << ETH\_MACTSCR\_CSC\_Pos) }}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_CSC                               ETH\_MACTSCR\_CSC\_Msk  }\textcolor{comment}{/* Enable checksum correction during OST for PTP over UDP/IPv4 packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENMACADDR\_Pos                   (18U)}}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENMACADDR\_Msk                   (0x1UL << ETH\_MACTSCR\_TSENMACADDR\_Pos) }}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENMACADDR                       ETH\_MACTSCR\_TSENMACADDR\_Msk  }\textcolor{comment}{/* Enable MAC Address for PTP Packet Filtering */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8036 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_SNAPTYPSEL\_Pos                    (16U)}}
\DoxyCodeLine{8037 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_SNAPTYPSEL\_Msk                    (0x3UL << ETH\_MACTSCR\_SNAPTYPSEL\_Pos) }}
\DoxyCodeLine{8038 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_SNAPTYPSEL                        ETH\_MACTSCR\_SNAPTYPSEL\_Msk  }\textcolor{comment}{/* Select PTP packets for Taking Snapshots */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSMSTRENA\_Pos                     (15U)}}
\DoxyCodeLine{8040 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSMSTRENA\_Msk                     (0x1UL << ETH\_MACTSCR\_TSMSTRENA\_Pos) }}
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSMSTRENA                         ETH\_MACTSCR\_TSMSTRENA\_Msk  }\textcolor{comment}{/* Enable Snapshot for Messages Relevant to Master */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSEVNTENA\_Pos                     (14U)}}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSEVNTENA\_Msk                     (0x1UL << ETH\_MACTSCR\_TSEVNTENA\_Pos) }}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSEVNTENA                         ETH\_MACTSCR\_TSEVNTENA\_Msk  }\textcolor{comment}{/* Enable Timestamp Snapshot for Event Messages */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV4ENA\_Pos                     (13U)}}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV4ENA\_Msk                     (0x1UL << ETH\_MACTSCR\_TSIPV4ENA\_Pos) }}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV4ENA                         ETH\_MACTSCR\_TSIPV4ENA\_Msk  }\textcolor{comment}{/* Enable Processing of PTP Packets Sent over IPv4-\/UDP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8048 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV6ENA\_Pos                     (12U)}}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV6ENA\_Msk                     (0x1UL << ETH\_MACTSCR\_TSIPV6ENA\_Pos) }}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPV6ENA                         ETH\_MACTSCR\_TSIPV6ENA\_Msk  }\textcolor{comment}{/* Enable Processing of PTP Packets Sent over IPv6-\/UDP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPENA\_Pos                       (11U)}}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPENA\_Msk                       (0x1UL << ETH\_MACTSCR\_TSIPENA\_Pos) }}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSIPENA                           ETH\_MACTSCR\_TSIPENA\_Msk  }\textcolor{comment}{/* Enable Processing of PTP over Ethernet Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSVER2ENA\_Pos                     (10U)}}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSVER2ENA\_Msk                     (0x1UL << ETH\_MACTSCR\_TSVER2ENA\_Pos) }}
\DoxyCodeLine{8056 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSVER2ENA                         ETH\_MACTSCR\_TSVER2ENA\_Msk  }\textcolor{comment}{/* Enable PTP Packet Processing for Version 2 Format */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCTRLSSR\_Pos                     (9U)}}
\DoxyCodeLine{8058 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCTRLSSR\_Msk                     (0x1UL << ETH\_MACTSCR\_TSCTRLSSR\_Pos) }}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCTRLSSR                         ETH\_MACTSCR\_TSCTRLSSR\_Msk  }\textcolor{comment}{/* Timestamp Digital or Binary Rollover Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENALL\_Pos                       (8U)}}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENALL\_Msk                       (0x1UL << ETH\_MACTSCR\_TSENALL\_Pos) }}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENALL                           ETH\_MACTSCR\_TSENALL\_Msk  }\textcolor{comment}{/* Enable Timestamp for All Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8063 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSADDREG\_Pos                      (5U)}}
\DoxyCodeLine{8064 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSADDREG\_Msk                      (0x1UL << ETH\_MACTSCR\_TSADDREG\_Pos) }}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSADDREG                          ETH\_MACTSCR\_TSADDREG\_Msk  }\textcolor{comment}{/* Update Addend Register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSUPDT\_Pos                        (3U)}}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSUPDT\_Msk                        (0x1UL << ETH\_MACTSCR\_TSUPDT\_Pos) }}
\DoxyCodeLine{8068 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSUPDT                            ETH\_MACTSCR\_TSUPDT\_Msk  }\textcolor{comment}{/* Update Timestamp */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8069 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSINIT\_Pos                        (2U)}}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSINIT\_Msk                        (0x1UL << ETH\_MACTSCR\_TSINIT\_Pos) }}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSINIT                             ETH\_MACTSCR\_TSINIT\_Msk  }\textcolor{comment}{/* Initialize Timestamp */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8072 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCFUPDT\_Pos                      (1U)}}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCFUPDT\_Msk                      (0x1UL << ETH\_MACTSCR\_TSCFUPDT\_Pos) }}
\DoxyCodeLine{8074 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSCFUPDT                          ETH\_MACTSCR\_TSCFUPDT\_Msk  }\textcolor{comment}{/* Fine or Coarse Timestamp Update*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENA\_Pos                         (0U)}}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENA\_Msk                         (0x1UL << ETH\_MACTSCR\_TSENA\_Pos) }}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define ETH\_MACTSCR\_TSENA                             ETH\_MACTSCR\_TSENA\_Msk  }\textcolor{comment}{/* Enable Timestamp */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8078 }
\DoxyCodeLine{8079 \textcolor{comment}{/* Bit definition for Ethernet MAC Sub-\/second Increment Register */}}
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SSINC\_Pos                      (16U)}}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SSINC\_Msk                      (0xFFUL << ETH\_MACMACSSIR\_SSINC\_Pos) }}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SSINC                          ETH\_MACMACSSIR\_SSINC\_Msk  }\textcolor{comment}{/* Sub-\/second Increment Value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SNSINC\_Pos                     (8U)}}
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SNSINC\_Msk                     (0xFFUL << ETH\_MACMACSSIR\_SNSINC\_Pos) }}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define ETH\_MACMACSSIR\_SNSINC                         ETH\_MACMACSSIR\_SNSINC\_Msk  }\textcolor{comment}{/* Sub-\/nanosecond Increment Value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8086 }
\DoxyCodeLine{8087 \textcolor{comment}{/* Bit definition for Ethernet MAC System Time Seconds Register */}}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define ETH\_MACSTSR\_TSS\_Pos                           (0U)}}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#define ETH\_MACSTSR\_TSS\_Msk                           (0xFFFFFFFFUL << ETH\_MACSTSR\_TSS\_Pos) }}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define ETH\_MACSTSR\_TSS                               ETH\_MACSTSR\_TSS\_Msk  }\textcolor{comment}{/* Timestamp Second */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8091 }
\DoxyCodeLine{8092 \textcolor{comment}{/* Bit definition for Ethernet MAC System Time Nanoseconds Register */}}
\DoxyCodeLine{8093 \textcolor{preprocessor}{\#define ETH\_MACSTNR\_TSSS\_Pos                          (0U)}}
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define ETH\_MACSTNR\_TSSS\_Msk                          (0x7FFFFFFFUL << ETH\_MACSTNR\_TSSS\_Pos) }}
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define ETH\_MACSTNR\_TSSS                              ETH\_MACSTNR\_TSSS\_Msk  }\textcolor{comment}{/* Timestamp Sub-\/seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8096 }
\DoxyCodeLine{8097 \textcolor{comment}{/* Bit definition for Ethernet MAC System Time Seconds Update Register */}}
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define ETH\_MACSTSUR\_TSS\_Pos                          (0U)}}
\DoxyCodeLine{8099 \textcolor{preprocessor}{\#define ETH\_MACSTSUR\_TSS\_Msk                          (0xFFFFFFFFUL << ETH\_MACSTSUR\_TSS\_Pos) }}
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define ETH\_MACSTSUR\_TSS                              ETH\_MACSTSUR\_TSS\_Msk  }\textcolor{comment}{/* Timestamp Seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8101 }
\DoxyCodeLine{8102 \textcolor{comment}{/* Bit definition for Ethernet MAC System Time Nanoseconds Update Register */}}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_ADDSUB\_Pos                       (31U)}}
\DoxyCodeLine{8104 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_ADDSUB\_Msk                       (0x1UL << ETH\_MACSTNUR\_ADDSUB\_Pos) }}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_ADDSUB                           ETH\_MACSTNUR\_ADDSUB\_Msk  }\textcolor{comment}{/* Add or Subtract Time */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_TSSS\_Pos                         (0U)}}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_TSSS\_Msk                         (0x7FFFFFFFUL << ETH\_MACSTNUR\_TSSS\_Pos) }}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define ETH\_MACSTNUR\_TSSS                             ETH\_MACSTNUR\_TSSS\_Msk  }\textcolor{comment}{/* Timestamp Sub-\/seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8109 }
\DoxyCodeLine{8110 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Addend Register */}}
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define ETH\_MACTSAR\_TSAR\_Pos                          (0U)}}
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define ETH\_MACTSAR\_TSAR\_Msk                          (0xFFFFFFFFUL << ETH\_MACTSAR\_TSAR\_Pos) }}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define ETH\_MACTSAR\_TSAR                              ETH\_MACTSAR\_TSAR\_Msk  }\textcolor{comment}{/* Timestamp Addend Register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8114 }
\DoxyCodeLine{8115 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Status Register */}}
\DoxyCodeLine{8116 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSNS\_Pos                         (25U)}}
\DoxyCodeLine{8117 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSNS\_Msk                         (0x1FUL << ETH\_MACTSSR\_ATSNS\_Pos) }}
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSNS                             ETH\_MACTSSR\_ATSNS\_Msk  }\textcolor{comment}{/* Number of Auxiliary Timestamp Snapshots */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8119 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTM\_Pos                        (24U)}}
\DoxyCodeLine{8120 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTM\_Msk                        (0x1UL << ETH\_MACTSSR\_ATSSTM\_Pos) }}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTM                            ETH\_MACTSSR\_ATSSTM\_Msk  }\textcolor{comment}{/* Auxiliary Timestamp Snapshot Trigger Missed */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTN\_Pos                        (16U)}}
\DoxyCodeLine{8123 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTN\_Msk                        (0xFUL << ETH\_MACTSSR\_ATSSTN\_Pos) }}
\DoxyCodeLine{8124 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_ATSSTN                            ETH\_MACTSSR\_ATSSTN\_Msk  }\textcolor{comment}{/* Auxiliary Timestamp Snapshot Trigger Identifier */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TXTSSIS\_Pos                       (15U)}}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TXTSSIS\_Msk                       (0x1UL << ETH\_MACTSSR\_TXTSSIS\_Pos) }}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TXTSSIS                           ETH\_MACTSSR\_TXTSSIS\_Msk  }\textcolor{comment}{/* Tx Timestamp Status Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTRGTERR0\_Pos                    (3U)}}
\DoxyCodeLine{8129 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTRGTERR0\_Msk                    (0x1UL << ETH\_MACTSSR\_TSTRGTERR0\_Pos) }}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTRGTERR0                        ETH\_MACTSSR\_TSTRGTERR0\_Msk  }\textcolor{comment}{/* Timestamp Target Time Error */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_AUXTSTRIG\_Pos                     (2U)}}
\DoxyCodeLine{8132 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_AUXTSTRIG\_Msk                     (0x1UL << ETH\_MACTSSR\_AUXTSTRIG\_Pos) }}
\DoxyCodeLine{8133 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_AUXTSTRIG                         ETH\_MACTSSR\_AUXTSTRIG\_Msk  }\textcolor{comment}{/* Auxiliary Timestamp Trigger Snapshot*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{8134 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTARGT0\_Pos                      (1U)}}
\DoxyCodeLine{8135 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTARGT0\_Msk                      (0x1UL << ETH\_MACTSSR\_TSTARGT0\_Pos) }}
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSTARGT0                          ETH\_MACTSSR\_TSTARGT0\_Msk  }\textcolor{comment}{/* Timestamp Target Time Reached */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8137 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSSOVF\_Pos                        (0U)}}
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSSOVF\_Msk                        (0x1UL << ETH\_MACTSSR\_TSSOVF\_Pos) }}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define ETH\_MACTSSR\_TSSOVF                            ETH\_MACTSSR\_TSSOVF\_Msk  }\textcolor{comment}{/* Timestamp Seconds Overflow */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8140 }
\DoxyCodeLine{8141 \textcolor{comment}{/* Bit definition for Ethernet MAC Tx Timestamp Status Nanoseconds Register */}}
\DoxyCodeLine{8142 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSMIS\_Pos                    (31U)}}
\DoxyCodeLine{8143 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSMIS\_Msk                    (0x1UL << ETH\_MACTTSSNR\_TXTSSMIS\_Pos) }}
\DoxyCodeLine{8144 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSMIS                        ETH\_MACTTSSNR\_TXTSSMIS\_Msk  }\textcolor{comment}{/* Transmit Timestamp Status Missed */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8145 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSLO\_Pos                     (0U)}}
\DoxyCodeLine{8146 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSLO\_Msk                     (0x7FFFFFFFUL << ETH\_MACTTSSNR\_TXTSSLO\_Pos) }}
\DoxyCodeLine{8147 \textcolor{preprocessor}{\#define ETH\_MACTTSSNR\_TXTSSLO                         ETH\_MACTTSSNR\_TXTSSLO\_Msk  }\textcolor{comment}{/* Transmit Timestamp Status Low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8148 }
\DoxyCodeLine{8149 \textcolor{comment}{/* Bit definition for Ethernet MAC Tx Timestamp Status Seconds Register */}}
\DoxyCodeLine{8150 \textcolor{preprocessor}{\#define ETH\_MACTTSSSR\_TXTSSHI\_Pos                     (0U)}}
\DoxyCodeLine{8151 \textcolor{preprocessor}{\#define ETH\_MACTTSSSR\_TXTSSHI\_Msk                     (0xFFFFFFFFUL << ETH\_MACTTSSSR\_TXTSSHI\_Pos) }}
\DoxyCodeLine{8152 \textcolor{preprocessor}{\#define ETH\_MACTTSSSR\_TXTSSHI                         ETH\_MACTTSSSR\_TXTSSHI\_Msk  }\textcolor{comment}{/* Transmit Timestamp Status High */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8153 }
\DoxyCodeLine{8154 \textcolor{comment}{/* Bit definition for Ethernet MAC Auxiliary Control Register*/}}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN3\_Pos                         (7U)}}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN3\_Msk                         (0x1UL << ETH\_MACACR\_ATSEN3\_Pos) }}
\DoxyCodeLine{8157 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN3                             ETH\_MACACR\_ATSEN3\_Msk  }\textcolor{comment}{/* Auxiliary Snapshot 3 Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN2\_Pos                         (6U)}}
\DoxyCodeLine{8159 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN2\_Msk                         (0x1UL << ETH\_MACACR\_ATSEN2\_Pos) }}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN2                             ETH\_MACACR\_ATSEN2\_Msk  }\textcolor{comment}{/* Auxiliary Snapshot 2 Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN1\_Pos                         (5U)}}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN1\_Msk                         (0x1UL << ETH\_MACACR\_ATSEN1\_Pos) }}
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN1                             ETH\_MACACR\_ATSEN1\_Msk  }\textcolor{comment}{/* Auxiliary Snapshot 1 Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8164 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN0\_Pos                         (4U)}}
\DoxyCodeLine{8165 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN0\_Msk                         (0x1UL << ETH\_MACACR\_ATSEN0\_Pos) }}
\DoxyCodeLine{8166 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSEN0                             ETH\_MACACR\_ATSEN0\_Msk  }\textcolor{comment}{/* Auxiliary Snapshot 0 Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSFC\_Pos                          (0U)}}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSFC\_Msk                          (0x1UL << ETH\_MACACR\_ATSFC\_Pos) }}
\DoxyCodeLine{8169 \textcolor{preprocessor}{\#define ETH\_MACACR\_ATSFC                              ETH\_MACACR\_ATSFC\_Msk  }\textcolor{comment}{/* Auxiliary Snapshot FIFO Clear */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8170 }
\DoxyCodeLine{8171 \textcolor{comment}{/* Bit definition for Ethernet MAC Auxiliary Timestamp Nanoseconds Register */}}
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define ETH\_MACATSNR\_AUXTSLO\_Pos                      (0U)}}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define ETH\_MACATSNR\_AUXTSLO\_Msk                      (0x7FFFFFFFUL << ETH\_MACATSNR\_AUXTSLO\_Pos) }}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define ETH\_MACATSNR\_AUXTSLO                          ETH\_MACATSNR\_AUXTSLO\_Msk  }\textcolor{comment}{/* Auxiliary Timestamp */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8175 }
\DoxyCodeLine{8176 \textcolor{comment}{/* Bit definition for Ethernet MAC Auxiliary Timestamp Seconds Register */}}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define ETH\_MACATSSR\_AUXTSHI\_Pos                      (0U)}}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define ETH\_MACATSSR\_AUXTSHI\_Msk                      (0xFFFFFFFFUL << ETH\_MACATSSR\_AUXTSHI\_Pos) }}
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#define ETH\_MACATSSR\_AUXTSHI                          ETH\_MACATSSR\_AUXTSHI\_Msk  }\textcolor{comment}{/* Auxiliary Timestamp */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8180 }
\DoxyCodeLine{8181 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Ingress Asymmetric Correction Register */}}
\DoxyCodeLine{8182 \textcolor{preprocessor}{\#define ETH\_MACTSIACR\_OSTIAC\_Pos                      (0U)}}
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#define ETH\_MACTSIACR\_OSTIAC\_Msk                      (0xFFFFFFFFUL << ETH\_MACTSIACR\_OSTIAC\_Pos) }}
\DoxyCodeLine{8184 \textcolor{preprocessor}{\#define ETH\_MACTSIACR\_OSTIAC                          ETH\_MACTSIACR\_OSTIAC\_Msk  }\textcolor{comment}{/* One-\/Step Timestamp Ingress Asymmetry Correction */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8185 }
\DoxyCodeLine{8186 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Egress Asymmetric Correction Register */}}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define ETH\_MACTSEACR\_OSTEAC\_Pos                      (0U)}}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define ETH\_MACTSEACR\_OSTEAC\_Msk                      (0xFFFFFFFFUL << ETH\_MACTSEACR\_OSTEAC\_Pos) }}
\DoxyCodeLine{8189 \textcolor{preprocessor}{\#define ETH\_MACTSEACR\_OSTEAC                          ETH\_MACTSEACR\_OSTEAC\_Msk  }\textcolor{comment}{/* One-\/Step Timestamp Egress Asymmetry Correction */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8190 }
\DoxyCodeLine{8191 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Ingress Correction Nanosecond Register */}}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define ETH\_MACTSICNR\_TSIC\_Pos                        (0U)}}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define ETH\_MACTSICNR\_TSIC\_Msk                        (0xFFFFFFFFUL << ETH\_MACTSICNR\_TSIC\_Pos) }}
\DoxyCodeLine{8194 \textcolor{preprocessor}{\#define ETH\_MACTSICNR\_TSIC                            ETH\_MACTSICNR\_TSIC\_Msk  }\textcolor{comment}{/* Timestamp Ingress Correction */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8195 }
\DoxyCodeLine{8196 \textcolor{comment}{/* Bit definition for Ethernet MAC Timestamp Egress correction Nanosecond Register */}}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define ETH\_MACTSECNR\_TSEC\_Pos                        (0U)}}
\DoxyCodeLine{8198 \textcolor{preprocessor}{\#define ETH\_MACTSECNR\_TSEC\_Msk                        (0xFFFFFFFFUL << ETH\_MACTSECNR\_TSEC\_Pos) }}
\DoxyCodeLine{8199 \textcolor{preprocessor}{\#define ETH\_MACTSECNR\_TSEC                            ETH\_MACTSECNR\_TSEC\_Msk  }\textcolor{comment}{/* Timestamp Egress Correction */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8200 }
\DoxyCodeLine{8201 \textcolor{comment}{/* Bit definition for Ethernet MAC PPS Control Register */}}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_TRGTMODSEL0\_Pos                  (5U)}}
\DoxyCodeLine{8203 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_TRGTMODSEL0\_Msk                  (0x3UL << ETH\_MACPPSCR\_TRGTMODSEL0\_Pos) }}
\DoxyCodeLine{8204 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_TRGTMODSEL0                      ETH\_MACPPSCR\_TRGTMODSEL0\_Msk  }\textcolor{comment}{/* Target Time Register Mode for PPS Output */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8205 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSEN0\_Pos                       (4U)}}
\DoxyCodeLine{8206 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSEN0\_Msk                       (0x1UL << ETH\_MACPPSCR\_PPSEN0\_Pos) }}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSEN0                           ETH\_MACPPSCR\_PPSEN0\_Msk  }\textcolor{comment}{/* Flexible PPS Output Mode Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSCTRL\_Pos                      (0U)}}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSCTRL\_Msk                      (0xFUL << ETH\_MACPPSCR\_PPSCTRL\_Pos) }}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define ETH\_MACPPSCR\_PPSCTRL                          ETH\_MACPPSCR\_PPSCTRL\_Msk  }\textcolor{comment}{/* PPS Output Frequency Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8211 }
\DoxyCodeLine{8212 \textcolor{comment}{/* Bit definition for Ethernet MAC PPS Target Time Seconds Register */}}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define ETH\_MACPPSTTSR\_TSTRH0\_Pos                     (0U)}}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define ETH\_MACPPSTTSR\_TSTRH0\_Msk                     (0xFFFFFFFFUL << ETH\_MACPPSTTSR\_TSTRH0\_Pos) }}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define ETH\_MACPPSTTSR\_TSTRH0                         ETH\_MACPPSTTSR\_TSTRH0\_Msk  }\textcolor{comment}{/* PPS Target Time Seconds Register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8216 }
\DoxyCodeLine{8217 \textcolor{comment}{/* Bit definition for Ethernet MAC PPS Target Time Nanoseconds Register */}}
\DoxyCodeLine{8218 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TRGTBUSY0\_Pos                  (31U)}}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TRGTBUSY0\_Msk                  (0x1UL << ETH\_MACPPSTTNR\_TRGTBUSY0\_Pos) }}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TRGTBUSY0                      ETH\_MACPPSTTNR\_TRGTBUSY0\_Msk  }\textcolor{comment}{/* PPS Target Time Register Busy */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TTSL0\_Pos                      (0U)}}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TTSL0\_Msk                      (0x7FFFFFFFUL << ETH\_MACPPSTTNR\_TTSL0\_Pos) }}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define ETH\_MACPPSTTNR\_TTSL0                          ETH\_MACPPSTTNR\_TTSL0\_Msk  }\textcolor{comment}{/* Target Time Low for PPS Register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8224 }
\DoxyCodeLine{8225 \textcolor{comment}{/* Bit definition for Ethernet MAC PPS Interval Register */}}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define ETH\_MACPPSIR\_PPSINT0\_Pos                      (0U)}}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define ETH\_MACPPSIR\_PPSINT0\_Msk                      (0xFFFFFFFFUL << ETH\_MACPPSIR\_PPSINT0\_Pos) }}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define ETH\_MACPPSIR\_PPSINT0                          ETH\_MACPPSIR\_PPSINT0\_Msk  }\textcolor{comment}{/* PPS Output Signal Interval */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8229 }
\DoxyCodeLine{8230 \textcolor{comment}{/* Bit definition for Ethernet MAC PPS Width Register */}}
\DoxyCodeLine{8231 \textcolor{preprocessor}{\#define ETH\_MACPPSWR\_PPSWIDTH0\_Pos                    (0U)}}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define ETH\_MACPPSWR\_PPSWIDTH0\_Msk                    (0xFFFFFFFFUL << ETH\_MACPPSWR\_PPSWIDTH0\_Pos) }}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define ETH\_MACPPSWR\_PPSWIDTH0                        ETH\_MACPPSWR\_PPSWIDTH0\_Msk  }\textcolor{comment}{/* PPS Output Signal Width */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8234 }
\DoxyCodeLine{8235 \textcolor{comment}{/* Bit definition for Ethernet MAC PTP Offload Control Register */}}
\DoxyCodeLine{8236 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DN\_Pos                            (8U)}}
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DN\_Msk                            (0xFFUL << ETH\_MACPOCR\_DN\_Pos) }}
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DN                                ETH\_MACPOCR\_DN\_Msk  }\textcolor{comment}{/* Domain Number */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8239 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DRRDIS\_Pos                        (6U)}}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DRRDIS\_Msk                        (0x1UL << ETH\_MACPOCR\_DRRDIS\_Pos) }}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_DRRDIS                            ETH\_MACPOCR\_DRRDIS\_Msk  }\textcolor{comment}{/* Disable PTO Delay Request/Response response generation */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8242 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQTRIG\_Pos                    (5U)}}
\DoxyCodeLine{8243 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQTRIG\_Msk                    (0x1UL << ETH\_MACPOCR\_APDREQTRIG\_Pos) }}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQTRIG                        ETH\_MACPOCR\_APDREQTRIG\_Msk  }\textcolor{comment}{/* Automatic PTP Pdelay\_Req message Trigger */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCTRIG\_Pos                     (4U)}}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCTRIG\_Msk                     (0x1UL << ETH\_MACPOCR\_ASYNCTRIG\_Pos) }}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCTRIG                         ETH\_MACPOCR\_ASYNCTRIG\_Msk  }\textcolor{comment}{/* Automatic PTP SYNC message Trigger */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQEN\_Pos                      (2U)}}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQEN\_Msk                      (0x1UL << ETH\_MACPOCR\_APDREQEN\_Pos) }}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_APDREQEN                          ETH\_MACPOCR\_APDREQEN\_Msk  }\textcolor{comment}{/* Automatic PTP Pdelay\_Req message Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCEN\_Pos                       (1U)}}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCEN\_Msk                       (0x1UL << ETH\_MACPOCR\_ASYNCEN\_Pos) }}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_ASYNCEN                           ETH\_MACPOCR\_ASYNCEN\_Msk  }\textcolor{comment}{/* Automatic PTP SYNC message Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_PTOEN\_Pos                         (0U)}}
\DoxyCodeLine{8255 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_PTOEN\_Msk                         (0x1UL << ETH\_MACPOCR\_PTOEN\_Pos) }}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define ETH\_MACPOCR\_PTOEN                             ETH\_MACPOCR\_PTOEN\_Msk  }\textcolor{comment}{/* PTP Offload Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8257 }
\DoxyCodeLine{8258 \textcolor{comment}{/* Bit definition for Ethernet MAC PTP Source Port Identity 0 Register */}}
\DoxyCodeLine{8259 \textcolor{preprocessor}{\#define ETH\_MACSPI0R\_SPI0\_Pos                         (0U)}}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define ETH\_MACSPI0R\_SPI0\_Msk                         (0xFFFFFFFFUL << ETH\_MACSPI0R\_SPI0\_Pos) }}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define ETH\_MACSPI0R\_SPI0                             ETH\_MACSPI0R\_SPI0\_Msk  }\textcolor{comment}{/* Source Port Identity 0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8262 }
\DoxyCodeLine{8263 \textcolor{comment}{/* Bit definition for Ethernet MAC PTP Source Port Identity 1 Register */}}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define ETH\_MACSPI1R\_SPI1\_Pos                         (0U)}}
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define ETH\_MACSPI1R\_SPI1\_Msk                         (0xFFFFFFFFUL << ETH\_MACSPI1R\_SPI1\_Pos) }}
\DoxyCodeLine{8266 \textcolor{preprocessor}{\#define ETH\_MACSPI1R\_SPI1                             ETH\_MACSPI1R\_SPI1\_Msk  }\textcolor{comment}{/* Source Port Identity 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8267 }
\DoxyCodeLine{8268 \textcolor{comment}{/* Bit definition for Ethernet MAC PTP Source Port Identity 2 Register */}}
\DoxyCodeLine{8269 \textcolor{preprocessor}{\#define ETH\_MACSPI2R\_SPI2\_Pos                         (0U)}}
\DoxyCodeLine{8270 \textcolor{preprocessor}{\#define ETH\_MACSPI2R\_SPI2\_Msk                         (0xFFFFUL << ETH\_MACSPI2R\_SPI2\_Pos) }}
\DoxyCodeLine{8271 \textcolor{preprocessor}{\#define ETH\_MACSPI2R\_SPI2                             ETH\_MACSPI2R\_SPI2\_Msk  }\textcolor{comment}{/* Source Port Identity 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8272 }
\DoxyCodeLine{8273 \textcolor{comment}{/* Bit definition for Ethernet MAC Log Message Interval Register */}}
\DoxyCodeLine{8274 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LMPDRI\_Pos                        (24U)}}
\DoxyCodeLine{8275 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LMPDRI\_Msk                        (0xFFUL << ETH\_MACLMIR\_LMPDRI\_Pos) }}
\DoxyCodeLine{8276 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LMPDRI                             ETH\_MACLMIR\_LMPDRI\_Msk  }\textcolor{comment}{/* Log Min Pdelay\_Req Interval */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_DRSYNCR\_Pos                       (8U)}}
\DoxyCodeLine{8278 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_DRSYNCR\_Msk                       (0x7UL << ETH\_MACLMIR\_DRSYNCR\_Pos) }}
\DoxyCodeLine{8279 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_DRSYNCR                           ETH\_MACLMIR\_DRSYNCR\_Msk  }\textcolor{comment}{/* Delay\_Req to SYNC Ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8280 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LSI\_Pos                           (0U)}}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LSI\_Msk                           (0xFFUL << ETH\_MACLMIR\_LSI\_Pos) }}
\DoxyCodeLine{8282 \textcolor{preprocessor}{\#define ETH\_MACLMIR\_LSI                               ETH\_MACLMIR\_LSI\_Msk  }\textcolor{comment}{/* Log Sync Interval */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8283 }
\DoxyCodeLine{8284 \textcolor{comment}{/* Bit definition for Ethernet MTL Operation Mode Register */}}
\DoxyCodeLine{8285 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTCLR\_Pos                         (9U)}}
\DoxyCodeLine{8286 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTCLR\_Msk                         (0x1UL << ETH\_MTLOMR\_CNTCLR\_Pos) }}
\DoxyCodeLine{8287 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTCLR                             ETH\_MTLOMR\_CNTCLR\_Msk    }\textcolor{comment}{/* Counters Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8288 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTPRST\_Pos                        (8U)}}
\DoxyCodeLine{8289 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTPRST\_Msk                        (0x1UL << ETH\_MTLOMR\_CNTPRST\_Pos) }}
\DoxyCodeLine{8290 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_CNTPRST                            ETH\_MTLOMR\_CNTPRST\_Msk   }\textcolor{comment}{/* Counters Preset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8291 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_DTXSTS\_Pos                         (1U)}}
\DoxyCodeLine{8292 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_DTXSTS\_Msk                         (0x1UL << ETH\_MTLOMR\_DTXSTS\_Pos) }}
\DoxyCodeLine{8293 \textcolor{preprocessor}{\#define ETH\_MTLOMR\_DTXSTS                             ETH\_MTLOMR\_DTXSTS\_Msk  }\textcolor{comment}{/* Drop Transmit Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8294 }
\DoxyCodeLine{8295 \textcolor{comment}{/* Bit definition for Ethernet MTL Interrupt Status Register */}}
\DoxyCodeLine{8296 \textcolor{preprocessor}{\#define ETH\_MTLISR\_MACIS\_Pos                          (16U)}}
\DoxyCodeLine{8297 \textcolor{preprocessor}{\#define ETH\_MTLISR\_MACIS\_Msk                          (0x1UL << ETH\_MTLISR\_MACIS\_Pos) }}
\DoxyCodeLine{8298 \textcolor{preprocessor}{\#define ETH\_MTLISR\_MACIS                              ETH\_MTLISR\_MACIS\_Msk     }\textcolor{comment}{/* MAC Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8299 \textcolor{preprocessor}{\#define ETH\_MTLISR\_QIS\_Pos                            (0U)}}
\DoxyCodeLine{8300 \textcolor{preprocessor}{\#define ETH\_MTLISR\_QIS\_Msk                            (0x1UL << ETH\_MTLISR\_QIS\_Pos) }}
\DoxyCodeLine{8301 \textcolor{preprocessor}{\#define ETH\_MTLISR\_QIS                                ETH\_MTLISR\_QIS\_Msk       }\textcolor{comment}{/* Queue Interrupt status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8302 }
\DoxyCodeLine{8303 \textcolor{comment}{/* Bit definition for Ethernet MTL Tx Queue Operation Mode Register */}}
\DoxyCodeLine{8304 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_Pos                          (4U)}}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_Msk                          (0x7UL << ETH\_MTLTQOMR\_TTC\_Pos) }}
\DoxyCodeLine{8306 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC                              ETH\_MTLTQOMR\_TTC\_Msk     }\textcolor{comment}{/* Transmit Threshold Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8307 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_32BITS                       ((uint32\_t)0x00000000)   }\textcolor{comment}{/* 32 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8308 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_64BITS                       ((uint32\_t)0x00000010)   }\textcolor{comment}{/* 64  bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8309 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_96BITS                       ((uint32\_t)0x00000020)   }\textcolor{comment}{/* 96 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8310 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_128BITS                      ((uint32\_t)0x00000030)   }\textcolor{comment}{/* 128 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8311 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_192BITS                      ((uint32\_t)0x00000040)   }\textcolor{comment}{/* 192 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8312 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_256BITS                      ((uint32\_t)0x00000050)   }\textcolor{comment}{/* 256 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_384BITS                      ((uint32\_t)0x00000060)   }\textcolor{comment}{/* 384 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8314 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TTC\_512BITS                      ((uint32\_t)0x00000070)   }\textcolor{comment}{/* 512 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8315 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TSF\_Pos                          (1U)}}
\DoxyCodeLine{8316 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TSF\_Msk                          (0x1UL << ETH\_MTLTQOMR\_TSF\_Pos) }}
\DoxyCodeLine{8317 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_TSF                              ETH\_MTLTQOMR\_TSF\_Msk     }\textcolor{comment}{/* Transmit Store and Forward */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8318 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_FTQ\_Pos                          (0U)}}
\DoxyCodeLine{8319 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_FTQ\_Msk                          (0x1UL << ETH\_MTLTQOMR\_FTQ\_Pos) }}
\DoxyCodeLine{8320 \textcolor{preprocessor}{\#define ETH\_MTLTQOMR\_FTQ                              ETH\_MTLTQOMR\_FTQ\_Msk     }\textcolor{comment}{/* Flush Transmit Queue */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8321 }
\DoxyCodeLine{8322 \textcolor{comment}{/* Bit definition for Ethernet MTL Tx Queue Underflow Register */}}
\DoxyCodeLine{8323 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFCNTOVF\_Pos                      (11U)}}
\DoxyCodeLine{8324 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFCNTOVF\_Msk                      (0x1UL << ETH\_MTLTQUR\_UFCNTOVF\_Pos) }}
\DoxyCodeLine{8325 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFCNTOVF                          ETH\_MTLTQUR\_UFCNTOVF\_Msk }\textcolor{comment}{/* Overflow Bit for Underflow Packet Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8326 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFPKTCNT\_Pos                      (0U)}}
\DoxyCodeLine{8327 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFPKTCNT\_Msk                      (0x7FFUL << ETH\_MTLTQUR\_UFPKTCNT\_Pos) }}
\DoxyCodeLine{8328 \textcolor{preprocessor}{\#define ETH\_MTLTQUR\_UFPKTCNT                          ETH\_MTLTQUR\_UFPKTCNT\_Msk }\textcolor{comment}{/* Underflow Packet Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8329 }
\DoxyCodeLine{8330 \textcolor{comment}{/* Bit definition for Ethernet MTL Tx Queue Debug Register */}}
\DoxyCodeLine{8331 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_STXSTSF\_Pos                       (20U)}}
\DoxyCodeLine{8332 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_STXSTSF\_Msk                       (0x7UL << ETH\_MTLTQDR\_STXSTSF\_Pos) }}
\DoxyCodeLine{8333 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_STXSTSF                           ETH\_MTLTQDR\_STXSTSF\_Msk  }\textcolor{comment}{/* Number of Status Words in the Tx Status FIFO of Queue */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8334 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_PTXQ\_Pos                          (16U)}}
\DoxyCodeLine{8335 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_PTXQ\_Msk                          (0x7UL << ETH\_MTLTQDR\_PTXQ\_Pos) }}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_PTXQ                              ETH\_MTLTQDR\_PTXQ\_Msk     }\textcolor{comment}{/* Number of Packets in the Transmit Queue */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8337 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXSTSFSTS\_Pos                     (5U)}}
\DoxyCodeLine{8338 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXSTSFSTS\_Msk                     (0x1UL << ETH\_MTLTQDR\_TXSTSFSTS\_Pos) }}
\DoxyCodeLine{8339 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXSTSFSTS                         ETH\_MTLTQDR\_TXSTSFSTS\_Msk }\textcolor{comment}{/* MTL Tx Status FIFO Full Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8340 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQSTS\_Pos                        (4U)}}
\DoxyCodeLine{8341 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQSTS\_Msk                        (0x1UL << ETH\_MTLTQDR\_TXQSTS\_Pos) }}
\DoxyCodeLine{8342 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQSTS                            ETH\_MTLTQDR\_TXQSTS\_Msk   }\textcolor{comment}{/* MTL Tx Queue Not Empty Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TWCSTS\_Pos                        (3U)}}
\DoxyCodeLine{8344 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TWCSTS\_Msk                        (0x1UL << ETH\_MTLTQDR\_TWCSTS\_Pos) }}
\DoxyCodeLine{8345 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TWCSTS                            ETH\_MTLTQDR\_TWCSTS\_Msk   }\textcolor{comment}{/* MTL Tx Queue Write Controller Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_Pos                        (1U)}}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_Msk                        (0x3UL << ETH\_MTLTQDR\_TRCSTS\_Pos) }}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS                            ETH\_MTLTQDR\_TRCSTS\_Msk  }\textcolor{comment}{/* MTL Tx Queue Read Controller Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_IDLE                       ((uint32\_t)0x00000000)  }\textcolor{comment}{/* Idle state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8350 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_READ                       ((uint32\_t)0x00000002)  }\textcolor{comment}{/* Read state (transferring data to the MAC transmitter) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_WAITING                    ((uint32\_t)0x00000004)  }\textcolor{comment}{/* Waiting for pending Tx Status from the MAC transmitter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8352 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TRCSTS\_FLUSHING                   ((uint32\_t)0x00000006)  }\textcolor{comment}{/* Flushing the Tx queue because of the Packet Abort request from the MAC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8353 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQPAUSED\_Pos                     (0U)}}
\DoxyCodeLine{8354 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQPAUSED\_Msk                     (0x1UL << ETH\_MTLTQDR\_TXQPAUSED\_Pos) }}
\DoxyCodeLine{8355 \textcolor{preprocessor}{\#define ETH\_MTLTQDR\_TXQPAUSED                         ETH\_MTLTQDR\_TXQPAUSED\_Msk }\textcolor{comment}{/* Transmit Queue in Pause */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8356 }
\DoxyCodeLine{8357 \textcolor{comment}{/* Bit definition for Ethernet MTL Queue Interrupt Control Status Register */}}
\DoxyCodeLine{8358 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOIE\_Pos                        (24U)}}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOIE\_Msk                        (0x1UL << ETH\_MTLQICSR\_RXOIE\_Pos) }}
\DoxyCodeLine{8360 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOIE                            ETH\_MTLQICSR\_RXOIE\_Msk   }\textcolor{comment}{/* Receive Queue Overflow Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8361 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOVFIS\_Pos                      (16U)}}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOVFIS\_Msk                      (0x1UL << ETH\_MTLQICSR\_RXOVFIS\_Pos) }}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_RXOVFIS                          ETH\_MTLQICSR\_RXOVFIS\_Msk }\textcolor{comment}{/* Receive Queue Overflow Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8364 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUIE\_Pos                        (8U)}}
\DoxyCodeLine{8365 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUIE\_Msk                        (0x1UL << ETH\_MTLQICSR\_TXUIE\_Pos) }}
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUIE                            ETH\_MTLQICSR\_TXUIE\_Msk   }\textcolor{comment}{/* Transmit Queue Underflow Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8367 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUNFIS\_Pos                      (0U)}}
\DoxyCodeLine{8368 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUNFIS\_Msk                      (0x1UL << ETH\_MTLQICSR\_TXUNFIS\_Pos) }}
\DoxyCodeLine{8369 \textcolor{preprocessor}{\#define ETH\_MTLQICSR\_TXUNFIS                          ETH\_MTLQICSR\_TXUNFIS\_Msk }\textcolor{comment}{/* Transmit Queue Underflow Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8370 }
\DoxyCodeLine{8371 \textcolor{comment}{/* Bit definition for Ethernet MTL Rx Queue Operation Mode Register */}}
\DoxyCodeLine{8372 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RQS\_Pos                          (20U)}}
\DoxyCodeLine{8373 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RQS\_Msk                          (0x7UL << ETH\_MTLRQOMR\_RQS\_Pos) }}
\DoxyCodeLine{8374 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RQS                              ETH\_MTLRQOMR\_RQS\_Msk }\textcolor{comment}{/* Receive Queue Size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8375 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFD\_Pos                          (14U)}}
\DoxyCodeLine{8376 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFD\_Msk                          (0x7UL << ETH\_MTLRQOMR\_RFD\_Pos) }}
\DoxyCodeLine{8377 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFD                              ETH\_MTLRQOMR\_RFD\_Msk }\textcolor{comment}{/* Threshold for Deactivating Flow Control (in half-\/duplex and full-\/duplex modes) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8378 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFA\_Pos                          (8U)}}
\DoxyCodeLine{8379 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFA\_Msk                          (0x7UL << ETH\_MTLRQOMR\_RFA\_Pos) }}
\DoxyCodeLine{8380 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RFA                              ETH\_MTLRQOMR\_RFA\_Msk }\textcolor{comment}{/* Threshold for Activating Flow Control (in half-\/duplex and full-\/duplex */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_EHFC\_Pos                         (7U)}}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_EHFC\_Msk                         (0x1UL << ETH\_MTLRQOMR\_EHFC\_Pos) }}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_EHFC                             ETH\_MTLRQOMR\_EHFC\_Msk }\textcolor{comment}{/* DEnable Hardware Flow Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_DISTCPEF\_Pos                     (6U)}}
\DoxyCodeLine{8385 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_DISTCPEF\_Msk                     (0x1UL << ETH\_MTLRQOMR\_DISTCPEF\_Pos) }}
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_DISTCPEF                         ETH\_MTLRQOMR\_DISTCPEF\_Msk }\textcolor{comment}{/* Disable Dropping of TCP/IP Checksum Error Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RSF\_Pos                          (5U)}}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RSF\_Msk                          (0x1UL << ETH\_MTLRQOMR\_RSF\_Pos) }}
\DoxyCodeLine{8389 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RSF                              ETH\_MTLRQOMR\_RSF\_Msk     }\textcolor{comment}{/* Receive Queue Store and Forward */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8390 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FEP\_Pos                          (4U)}}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FEP\_Msk                          (0x1UL << ETH\_MTLRQOMR\_FEP\_Pos) }}
\DoxyCodeLine{8392 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FEP                              ETH\_MTLRQOMR\_FEP\_Msk     }\textcolor{comment}{/* Forward Error Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8393 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FUP\_Pos                          (3U)}}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FUP\_Msk                          (0x1UL << ETH\_MTLRQOMR\_FUP\_Pos) }}
\DoxyCodeLine{8395 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_FUP                              ETH\_MTLRQOMR\_FUP\_Msk     }\textcolor{comment}{/* Forward Undersized Good Packets */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8396 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_Pos                          (0U)}}
\DoxyCodeLine{8397 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_Msk                          (0x3UL << ETH\_MTLRQOMR\_RTC\_Pos) }}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC                              ETH\_MTLRQOMR\_RTC\_Msk     }\textcolor{comment}{/* Receive Queue Threshold Control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_64BITS                       ((uint32\_t)0x00000000)   }\textcolor{comment}{/* 64 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_32BITS                       ((uint32\_t)0x00000001)   }\textcolor{comment}{/* 32 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_96BITS                       ((uint32\_t)0x00000002)   }\textcolor{comment}{/* 96 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8402 \textcolor{preprocessor}{\#define ETH\_MTLRQOMR\_RTC\_128BITS                      ((uint32\_t)0x00000003)   }\textcolor{comment}{/* 128 bits Threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8403 }
\DoxyCodeLine{8404 \textcolor{comment}{/* Bit definition for Ethernet MTL Rx Queue Missed Packet Overflow Cnt Register */}}
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISCNTOVF\_Pos                  (27U)}}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISCNTOVF\_Msk                  (0x1UL << ETH\_MTLRQMPOCR\_MISCNTOVF\_Pos) }}
\DoxyCodeLine{8407 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISCNTOVF                      ETH\_MTLRQMPOCR\_MISCNTOVF\_Msk }\textcolor{comment}{/* Missed Packet Counter Overflow Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISPKTCNT\_Pos                  (16U)}}
\DoxyCodeLine{8409 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISPKTCNT\_Msk                  (0x7FFUL << ETH\_MTLRQMPOCR\_MISPKTCNT\_Pos) }}
\DoxyCodeLine{8410 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_MISPKTCNT                      ETH\_MTLRQMPOCR\_MISPKTCNT\_Msk }\textcolor{comment}{/* Missed Packet Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8411 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFCNTOVF\_Pos                  (11U)}}
\DoxyCodeLine{8412 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFCNTOVF\_Msk                  (0x1UL << ETH\_MTLRQMPOCR\_OVFCNTOVF\_Pos) }}
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFCNTOVF                      ETH\_MTLRQMPOCR\_OVFCNTOVF\_Msk }\textcolor{comment}{/* Overflow Counter Overflow Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8414 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFPKTCNT\_Pos                  (0U)}}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFPKTCNT\_Msk                  (0x7FFUL << ETH\_MTLRQMPOCR\_OVFPKTCNT\_Pos) }}
\DoxyCodeLine{8416 \textcolor{preprocessor}{\#define ETH\_MTLRQMPOCR\_OVFPKTCNT                      ETH\_MTLRQMPOCR\_OVFPKTCNT\_Msk }\textcolor{comment}{/* Overflow Packet Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8417 }
\DoxyCodeLine{8418 \textcolor{comment}{/* Bit definition for Ethernet MTL Rx Queue Debug Register */}}
\DoxyCodeLine{8419 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_PRXQ\_Pos                          (16U)}}
\DoxyCodeLine{8420 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_PRXQ\_Msk                          (0x3FFFUL << ETH\_MTLRQDR\_PRXQ\_Pos) }}
\DoxyCodeLine{8421 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_PRXQ                              ETH\_MTLRQDR\_PRXQ\_Msk     }\textcolor{comment}{/* Number of Packets in Receive Queue */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_Pos                        (4U)}}
\DoxyCodeLine{8423 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_Msk                        (0x3UL << ETH\_MTLRQDR\_RXQSTS\_Pos) }}
\DoxyCodeLine{8424 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS                            ETH\_MTLRQDR\_RXQSTS\_Msk   }\textcolor{comment}{/* MTL Rx Queue Fill-\/Level Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8425 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_EMPTY                      ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Rx Queue empty */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8426 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_BELOWTHRESHOLD\_Pos         (4U)}}
\DoxyCodeLine{8427 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_BELOWTHRESHOLD\_Msk         (0x1UL << ETH\_MTLRQDR\_RXQSTS\_BELOWTHRESHOLD\_Pos) }}
\DoxyCodeLine{8428 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_BELOWTHRESHOLD             ETH\_MTLRQDR\_RXQSTS\_BELOWTHRESHOLD\_Msk }\textcolor{comment}{/* Rx Queue fill-\/level below flow-\/control deactivate threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8429 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_ABOVETHRESHOLD\_Pos         (5U)}}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_ABOVETHRESHOLD\_Msk         (0x1UL << ETH\_MTLRQDR\_RXQSTS\_ABOVETHRESHOLD\_Pos) }}
\DoxyCodeLine{8431 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_ABOVETHRESHOLD             ETH\_MTLRQDR\_RXQSTS\_ABOVETHRESHOLD\_Msk }\textcolor{comment}{/* Rx Queue fill-\/level above flow-\/control activate threshold */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8432 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_FULL\_Pos                   (4U)}}
\DoxyCodeLine{8433 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_FULL\_Msk                   (0x3UL << ETH\_MTLRQDR\_RXQSTS\_FULL\_Pos) }}
\DoxyCodeLine{8434 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RXQSTS\_FULL                       ETH\_MTLRQDR\_RXQSTS\_FULL\_Msk }\textcolor{comment}{/* Rx Queue full */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8435 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_Pos                        (1U)}}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_Msk                        (0x3UL << ETH\_MTLRQDR\_RRCSTS\_Pos) }}
\DoxyCodeLine{8437 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS                            ETH\_MTLRQDR\_RRCSTS\_Msk   }\textcolor{comment}{/* MTL Rx Queue Read Controller State */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8438 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_IDLE                       ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Idle state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8439 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGDATA\_Pos            (1U)}}
\DoxyCodeLine{8440 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGDATA\_Msk            (0x1UL << ETH\_MTLRQDR\_RRCSTS\_READINGDATA\_Pos) }}
\DoxyCodeLine{8441 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGDATA                ETH\_MTLRQDR\_RRCSTS\_READINGDATA\_Msk }\textcolor{comment}{/* Reading packet data */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8442 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGSTATUS\_Pos          (2U)}}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGSTATUS\_Msk          (0x1UL << ETH\_MTLRQDR\_RRCSTS\_READINGSTATUS\_Pos) }}
\DoxyCodeLine{8444 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_READINGSTATUS              ETH\_MTLRQDR\_RRCSTS\_READINGSTATUS\_Msk }\textcolor{comment}{/* Reading packet status (or timestamp) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8445 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_FLUSHING\_Pos               (1U)}}
\DoxyCodeLine{8446 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_FLUSHING\_Msk               (0x3UL << ETH\_MTLRQDR\_RRCSTS\_FLUSHING\_Pos) }}
\DoxyCodeLine{8447 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RRCSTS\_FLUSHING                   ETH\_MTLRQDR\_RRCSTS\_FLUSHING\_Msk }\textcolor{comment}{/* Flushing the packet data and status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8448 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RWCSTS\_Pos                        (0U)}}
\DoxyCodeLine{8449 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RWCSTS\_Msk                        (0x1UL << ETH\_MTLRQDR\_RWCSTS\_Pos) }}
\DoxyCodeLine{8450 \textcolor{preprocessor}{\#define ETH\_MTLRQDR\_RWCSTS                            ETH\_MTLRQDR\_RWCSTS\_Msk   }\textcolor{comment}{/* MTL Rx Queue Write Controller Active Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8451 }
\DoxyCodeLine{8452 \textcolor{comment}{/* Bit definition for Ethernet MTL Rx Queue Control Register */}}
\DoxyCodeLine{8453 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQPA\_Pos                          (3U)}}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQPA\_Msk                          (0x1UL << ETH\_MTLRQCR\_RQPA\_Pos) }}
\DoxyCodeLine{8455 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQPA                              ETH\_MTLRQCR\_RQPA\_Msk     }\textcolor{comment}{/* Receive Queue Packet Arbitration */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8456 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQW\_Pos                           (0U)}}
\DoxyCodeLine{8457 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQW\_Msk                           (0x7UL << ETH\_MTLRQCR\_RQW\_Pos) }}
\DoxyCodeLine{8458 \textcolor{preprocessor}{\#define ETH\_MTLRQCR\_RQW                               ETH\_MTLRQCR\_RQW\_Msk      }\textcolor{comment}{/* Receive Queue Weight */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8459 }
\DoxyCodeLine{8460 \textcolor{comment}{/* Bit definition for Ethernet DMA Mode Register */}}
\DoxyCodeLine{8461 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM\_Pos                            (16U)}}
\DoxyCodeLine{8462 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM\_Msk                            (0x3UL << ETH\_DMAMR\_INTM\_Pos) }}
\DoxyCodeLine{8463 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM                                ETH\_DMAMR\_INTM\_Msk       }\textcolor{comment}{/* This field defines the interrupt mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8464 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM\_0                              (0x0UL << ETH\_DMAMR\_INTM\_Pos) }}
\DoxyCodeLine{8465 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM\_1                              (0x1UL << ETH\_DMAMR\_INTM\_Pos) }}
\DoxyCodeLine{8466 \textcolor{preprocessor}{\#define ETH\_DMAMR\_INTM\_2                              (0x2UL << ETH\_DMAMR\_INTM\_Pos) }}
\DoxyCodeLine{8467 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_Pos                              (12U)}}
\DoxyCodeLine{8468 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_Msk                              (0x7UL << ETH\_DMAMR\_PR\_Pos) }}
\DoxyCodeLine{8469 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR                                  ETH\_DMAMR\_PR\_Msk         }\textcolor{comment}{/* Priority Ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8470 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_1\_1                              ((uint32\_t)0x00000000)   }\textcolor{comment}{/* The priority ratio is 1:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_2\_1                              ((uint32\_t)0x00001000)   }\textcolor{comment}{/* The priority ratio is 2:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8472 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_3\_1                              ((uint32\_t)0x00002000)   }\textcolor{comment}{/* The priority ratio is 3:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_4\_1                              ((uint32\_t)0x00003000)   }\textcolor{comment}{/* The priority ratio is 4:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8474 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_5\_1                              ((uint32\_t)0x00004000)   }\textcolor{comment}{/* The priority ratio is 5:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8475 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_6\_1                              ((uint32\_t)0x00005000)   }\textcolor{comment}{/* The priority ratio is 6:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8476 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_7\_1                              ((uint32\_t)0x00006000)   }\textcolor{comment}{/* The priority ratio is 7:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8477 \textcolor{preprocessor}{\#define ETH\_DMAMR\_PR\_8\_1                              ((uint32\_t)0x00007000)   }\textcolor{comment}{/* The priority ratio is 8:1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8478 \textcolor{preprocessor}{\#define ETH\_DMAMR\_TXPR\_Pos                            (11U)}}
\DoxyCodeLine{8479 \textcolor{preprocessor}{\#define ETH\_DMAMR\_TXPR\_Msk                            (0x1UL << ETH\_DMAMR\_TXPR\_Pos) }}
\DoxyCodeLine{8480 \textcolor{preprocessor}{\#define ETH\_DMAMR\_TXPR                                ETH\_DMAMR\_TXPR\_Msk       }\textcolor{comment}{/* Transmit Priority */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8481 \textcolor{preprocessor}{\#define ETH\_DMAMR\_DA\_Pos                              (1U)}}
\DoxyCodeLine{8482 \textcolor{preprocessor}{\#define ETH\_DMAMR\_DA\_Msk                              (0x1UL << ETH\_DMAMR\_DA\_Pos) }}
\DoxyCodeLine{8483 \textcolor{preprocessor}{\#define ETH\_DMAMR\_DA                                  ETH\_DMAMR\_DA\_Msk         }\textcolor{comment}{/* DMA Tx or Rx Arbitration Scheme */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8484 \textcolor{preprocessor}{\#define ETH\_DMAMR\_SWR\_Pos                             (0U)}}
\DoxyCodeLine{8485 \textcolor{preprocessor}{\#define ETH\_DMAMR\_SWR\_Msk                             (0x1UL << ETH\_DMAMR\_SWR\_Pos) }}
\DoxyCodeLine{8486 \textcolor{preprocessor}{\#define ETH\_DMAMR\_SWR                                 ETH\_DMAMR\_SWR\_Msk        }\textcolor{comment}{/* Software Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8487 }
\DoxyCodeLine{8488 \textcolor{comment}{/* Bit definition for Ethernet DMA SysBus Mode Register */}}
\DoxyCodeLine{8489 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_RB\_Pos                            (15U)}}
\DoxyCodeLine{8490 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_RB\_Msk                            (0x1UL << ETH\_DMASBMR\_RB\_Pos) }}
\DoxyCodeLine{8491 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_RB                                ETH\_DMASBMR\_RB\_Msk       }\textcolor{comment}{/* Rebuild INCRx Burst */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8492 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_MB\_Pos                            (14U)}}
\DoxyCodeLine{8493 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_MB\_Msk                            (0x1UL << ETH\_DMASBMR\_MB\_Pos) }}
\DoxyCodeLine{8494 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_MB                                ETH\_DMASBMR\_MB\_Msk       }\textcolor{comment}{/* Mixed Burst */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8495 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_AAL\_Pos                           (12U)}}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_AAL\_Msk                           (0x1UL << ETH\_DMASBMR\_AAL\_Pos) }}
\DoxyCodeLine{8497 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_AAL                               ETH\_DMASBMR\_AAL\_Msk      }\textcolor{comment}{/* Address-\/Aligned Beats */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8498 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_FB\_Pos                            (0U)}}
\DoxyCodeLine{8499 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_FB\_Msk                            (0x1UL << ETH\_DMASBMR\_FB\_Pos) }}
\DoxyCodeLine{8500 \textcolor{preprocessor}{\#define ETH\_DMASBMR\_FB                                ETH\_DMASBMR\_FB\_Msk       }\textcolor{comment}{/* Fixed Burst Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8501 }
\DoxyCodeLine{8502 \textcolor{comment}{/* Bit definition for Ethernet DMA Interrupt Status Register */}}
\DoxyCodeLine{8503 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MACIS\_Pos                          (17U)}}
\DoxyCodeLine{8504 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MACIS\_Msk                          (0x1UL << ETH\_DMAISR\_MACIS\_Pos) }}
\DoxyCodeLine{8505 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MACIS                              ETH\_DMAISR\_MACIS\_Msk     }\textcolor{comment}{/* MAC Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8506 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MTLIS\_Pos                          (16U)}}
\DoxyCodeLine{8507 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MTLIS\_Msk                          (0x1UL << ETH\_DMAISR\_MTLIS\_Pos) }}
\DoxyCodeLine{8508 \textcolor{preprocessor}{\#define ETH\_DMAISR\_MTLIS                              ETH\_DMAISR\_MTLIS\_Msk     }\textcolor{comment}{/* MAC Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8509 \textcolor{preprocessor}{\#define ETH\_DMAISR\_DMACIS\_Pos                         (0U)}}
\DoxyCodeLine{8510 \textcolor{preprocessor}{\#define ETH\_DMAISR\_DMACIS\_Msk                         (0x1UL << ETH\_DMAISR\_DMACIS\_Pos) }}
\DoxyCodeLine{8511 \textcolor{preprocessor}{\#define ETH\_DMAISR\_DMACIS                             ETH\_DMAISR\_DMACIS\_Msk    }\textcolor{comment}{/* DMA Channel Interrupt Status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8512 }
\DoxyCodeLine{8513 \textcolor{comment}{/* Bit definition for Ethernet DMA Debug Status Register */}}
\DoxyCodeLine{8514 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_Pos                            (12U)}}
\DoxyCodeLine{8515 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_Msk                            (0xFUL << ETH\_DMADSR\_TPS\_Pos) }}
\DoxyCodeLine{8516 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS                                ETH\_DMADSR\_TPS\_Msk       }\textcolor{comment}{/* DMA Channel Transmit Process State */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8517 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_STOPPED                        ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Stopped (Reset or Stop Transmit Command issued) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8518 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_FETCHING\_Pos                   (12U)}}
\DoxyCodeLine{8519 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_FETCHING\_Msk                   (0x1UL << ETH\_DMADSR\_TPS\_FETCHING\_Pos) }}
\DoxyCodeLine{8520 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_FETCHING                       ETH\_DMADSR\_TPS\_FETCHING\_Msk }\textcolor{comment}{/* Running (Fetching Tx Transfer Descriptor) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8521 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_WAITING\_Pos                    (13U)}}
\DoxyCodeLine{8522 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_WAITING\_Msk                    (0x1UL << ETH\_DMADSR\_TPS\_WAITING\_Pos) }}
\DoxyCodeLine{8523 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_WAITING                        ETH\_DMADSR\_TPS\_WAITING\_Msk }\textcolor{comment}{/* Running (Waiting for status) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8524 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_READING\_Pos                    (12U)}}
\DoxyCodeLine{8525 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_READING\_Msk                    (0x3UL << ETH\_DMADSR\_TPS\_READING\_Pos) }}
\DoxyCodeLine{8526 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_READING                        ETH\_DMADSR\_TPS\_READING\_Msk }\textcolor{comment}{/* Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8527 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_TIMESTAMP\_WR\_Pos               (14U)}}
\DoxyCodeLine{8528 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_TIMESTAMP\_WR\_Msk               (0x1UL << ETH\_DMADSR\_TPS\_TIMESTAMP\_WR\_Pos) }}
\DoxyCodeLine{8529 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_TIMESTAMP\_WR                   ETH\_DMADSR\_TPS\_TIMESTAMP\_WR\_Msk }\textcolor{comment}{/* Timestamp write state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8530 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_SUSPENDED\_Pos                  (13U)}}
\DoxyCodeLine{8531 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_SUSPENDED\_Msk                  (0x3UL << ETH\_DMADSR\_TPS\_SUSPENDED\_Pos) }}
\DoxyCodeLine{8532 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_SUSPENDED                      ETH\_DMADSR\_TPS\_SUSPENDED\_Msk }\textcolor{comment}{/* Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8533 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_CLOSING\_Pos                    (12U)}}
\DoxyCodeLine{8534 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_CLOSING\_Msk                    (0x7UL << ETH\_DMADSR\_TPS\_CLOSING\_Pos) }}
\DoxyCodeLine{8535 \textcolor{preprocessor}{\#define ETH\_DMADSR\_TPS\_CLOSING                        ETH\_DMADSR\_TPS\_CLOSING\_Msk }\textcolor{comment}{/* Running (Closing Tx Descriptor) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8536 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_Pos                            (8U)}}
\DoxyCodeLine{8537 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_Msk                            (0xFUL << ETH\_DMADSR\_RPS\_Pos) }}
\DoxyCodeLine{8538 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS                                ETH\_DMADSR\_RPS\_Msk       }\textcolor{comment}{/* DMA Channel Receive Process State */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8539 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_STOPPED                        ((uint32\_t)0x00000000)   }\textcolor{comment}{/* Stopped (Reset or Stop Receive Command issued) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8540 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_FETCHING\_Pos                   (12U)}}
\DoxyCodeLine{8541 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_FETCHING\_Msk                   (0x1UL << ETH\_DMADSR\_RPS\_FETCHING\_Pos) }}
\DoxyCodeLine{8542 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_FETCHING                       ETH\_DMADSR\_RPS\_FETCHING\_Msk }\textcolor{comment}{/* Running (Fetching Rx Transfer Descriptor) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8543 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_WAITING\_Pos                    (12U)}}
\DoxyCodeLine{8544 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_WAITING\_Msk                    (0x3UL << ETH\_DMADSR\_RPS\_WAITING\_Pos) }}
\DoxyCodeLine{8545 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_WAITING                        ETH\_DMADSR\_RPS\_WAITING\_Msk }\textcolor{comment}{/* Running (Waiting for status) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8546 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_SUSPENDED\_Pos                  (14U)}}
\DoxyCodeLine{8547 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_SUSPENDED\_Msk                  (0x1UL << ETH\_DMADSR\_RPS\_SUSPENDED\_Pos) }}
\DoxyCodeLine{8548 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_SUSPENDED                      ETH\_DMADSR\_RPS\_SUSPENDED\_Msk }\textcolor{comment}{/* Suspended (Rx Descriptor Unavailable) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_CLOSING\_Pos                    (12U)}}
\DoxyCodeLine{8550 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_CLOSING\_Msk                    (0x5UL << ETH\_DMADSR\_RPS\_CLOSING\_Pos) }}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_CLOSING                        ETH\_DMADSR\_RPS\_CLOSING\_Msk }\textcolor{comment}{/* Running (Closing the Rx Descriptor) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8552 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TIMESTAMP\_WR\_Pos               (13U)}}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TIMESTAMP\_WR\_Msk               (0x3UL << ETH\_DMADSR\_RPS\_TIMESTAMP\_WR\_Pos) }}
\DoxyCodeLine{8554 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TIMESTAMP\_WR                   ETH\_DMADSR\_RPS\_TIMESTAMP\_WR\_Msk }\textcolor{comment}{/* Timestamp write state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TRANSFERRING\_Pos               (12U)}}
\DoxyCodeLine{8556 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TRANSFERRING\_Msk               (0x7UL << ETH\_DMADSR\_RPS\_TRANSFERRING\_Pos) }}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define ETH\_DMADSR\_RPS\_TRANSFERRING                   ETH\_DMADSR\_RPS\_TRANSFERRING\_Msk }\textcolor{comment}{/* Running (Transferring the received packet data from the Rx buffer to the system memory) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8558 }
\DoxyCodeLine{8559 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Control Register */}}
\DoxyCodeLine{8560 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_Pos                            (18U)}}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_Msk                            (0x7UL << ETH\_DMACCR\_DSL\_Pos) }}
\DoxyCodeLine{8562 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL                                ETH\_DMACCR\_DSL\_Msk       }\textcolor{comment}{/* Descriptor Skip Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8563 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_0BIT                           ((uint32\_t)0x00000000)}}
\DoxyCodeLine{8564 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_32BIT                          ((uint32\_t)0x00040000)}}
\DoxyCodeLine{8565 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_64BIT                          ((uint32\_t)0x00080000)}}
\DoxyCodeLine{8566 \textcolor{preprocessor}{\#define ETH\_DMACCR\_DSL\_128BIT                         ((uint32\_t)0x00100000)}}
\DoxyCodeLine{8567 \textcolor{preprocessor}{\#define ETH\_DMACCR\_8PBL                               ((uint32\_t)0x00010000)   }\textcolor{comment}{/* 8xPBL mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8568 \textcolor{preprocessor}{\#define ETH\_DMACCR\_MSS\_Pos                            (0U)}}
\DoxyCodeLine{8569 \textcolor{preprocessor}{\#define ETH\_DMACCR\_MSS\_Msk                            (0x3FFFUL << ETH\_DMACCR\_MSS\_Pos) }}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define ETH\_DMACCR\_MSS                                ETH\_DMACCR\_MSS\_Msk       }\textcolor{comment}{/* Maximum Segment Size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8571 }
\DoxyCodeLine{8572 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Tx Control Register */}}
\DoxyCodeLine{8573 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_Pos                          (16U)}}
\DoxyCodeLine{8574 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_Msk                          (0x3FUL << ETH\_DMACTCR\_TPBL\_Pos) }}
\DoxyCodeLine{8575 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL                              ETH\_DMACTCR\_TPBL\_Msk     }\textcolor{comment}{/* Transmit Programmable Burst Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_1PBL                         ((uint32\_t)0x00010000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_2PBL                         ((uint32\_t)0x00020000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8578 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_4PBL                         ((uint32\_t)0x00040000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8579 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_8PBL                         ((uint32\_t)0x00080000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_16PBL                        ((uint32\_t)0x00100000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8581 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TPBL\_32PBL                        ((uint32\_t)0x00200000)   }\textcolor{comment}{/* Transmit Programmable Burst Length 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TSE\_Pos                           (12U)}}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TSE\_Msk                           (0x1UL << ETH\_DMACTCR\_TSE\_Pos) }}
\DoxyCodeLine{8584 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_TSE                               ETH\_DMACTCR\_TSE\_Msk      }\textcolor{comment}{/* TCP Segmentation Enabled */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8585 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_OSP\_Pos                           (4U)}}
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_OSP\_Msk                           (0x1UL << ETH\_DMACTCR\_OSP\_Pos) }}
\DoxyCodeLine{8587 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_OSP                               ETH\_DMACTCR\_OSP\_Msk      }\textcolor{comment}{/* Operate on Second Packet */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8588 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_ST\_Pos                            (0U)}}
\DoxyCodeLine{8589 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_ST\_Msk                            (0x1UL << ETH\_DMACTCR\_ST\_Pos) }}
\DoxyCodeLine{8590 \textcolor{preprocessor}{\#define ETH\_DMACTCR\_ST                                ETH\_DMACTCR\_ST\_Msk       }\textcolor{comment}{/* Start or Stop Transmission Command */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8591 }
\DoxyCodeLine{8592 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Rx Control Register */}}
\DoxyCodeLine{8593 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPF\_Pos                           (31U)}}
\DoxyCodeLine{8594 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPF\_Msk                           (0x1UL << ETH\_DMACRCR\_RPF\_Pos) }}
\DoxyCodeLine{8595 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPF                               ETH\_DMACRCR\_RPF\_Msk      }\textcolor{comment}{/* Rx Packet Flush */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_Pos                          (16U)}}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_Msk                          (0x3FUL << ETH\_DMACRCR\_RPBL\_Pos) }}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL                              ETH\_DMACRCR\_RPBL\_Msk     }\textcolor{comment}{/* Receive Programmable Burst Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_1PBL                         ((uint32\_t)0x00010000)   }\textcolor{comment}{/* Receive Programmable Burst Length 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8600 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_2PBL                         ((uint32\_t)0x00020000)   }\textcolor{comment}{/* Receive Programmable Burst Length 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8601 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_4PBL                         ((uint32\_t)0x00040000)   }\textcolor{comment}{/* Receive Programmable Burst Length 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_8PBL                         ((uint32\_t)0x00080000)   }\textcolor{comment}{/* Receive Programmable Burst Length 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_16PBL                        ((uint32\_t)0x00100000)   }\textcolor{comment}{/* Receive Programmable Burst Length 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8604 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RPBL\_32PBL                        ((uint32\_t)0x00200000)   }\textcolor{comment}{/* Receive Programmable Burst Length 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RBSZ\_Pos                          (1U)}}
\DoxyCodeLine{8606 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RBSZ\_Msk                          (0x3FFFUL << ETH\_DMACRCR\_RBSZ\_Pos) }}
\DoxyCodeLine{8607 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_RBSZ                              ETH\_DMACRCR\_RBSZ\_Msk     }\textcolor{comment}{/* Receive Buffer size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8608 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_SR\_Pos                            (0U)}}
\DoxyCodeLine{8609 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_SR\_Msk                            (0x1UL << ETH\_DMACRCR\_SR\_Pos) }}
\DoxyCodeLine{8610 \textcolor{preprocessor}{\#define ETH\_DMACRCR\_SR                                ETH\_DMACRCR\_SR\_Msk       }\textcolor{comment}{/* Start or Stop Receive */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8611 }
\DoxyCodeLine{8612 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Tx Desc List Address Register */}}
\DoxyCodeLine{8613 \textcolor{preprocessor}{\#define ETH\_DMACTDLAR\_TDESLA\_Pos                      (2U)}}
\DoxyCodeLine{8614 \textcolor{preprocessor}{\#define ETH\_DMACTDLAR\_TDESLA\_Msk                      (0x3FFFFFFFUL << ETH\_DMACTDLAR\_TDESLA\_Pos) }}
\DoxyCodeLine{8615 \textcolor{preprocessor}{\#define ETH\_DMACTDLAR\_TDESLA                          ETH\_DMACTDLAR\_TDESLA\_Msk }\textcolor{comment}{/* Start of Transmit List */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8616 }
\DoxyCodeLine{8617 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Rx Desc List Address Register */}}
\DoxyCodeLine{8618 \textcolor{preprocessor}{\#define ETH\_DMACRDLAR\_RDESLA\_Pos                      (2U)}}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define ETH\_DMACRDLAR\_RDESLA\_Msk                      (0x3FFFFFFFUL << ETH\_DMACRDLAR\_RDESLA\_Pos) }}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define ETH\_DMACRDLAR\_RDESLA                          ETH\_DMACRDLAR\_RDESLA\_Msk }\textcolor{comment}{/* Start of Receive List */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8621 }
\DoxyCodeLine{8622 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Tx Desc Tail Pointer Register */}}
\DoxyCodeLine{8623 \textcolor{preprocessor}{\#define ETH\_DMACTDTPR\_TDT\_Pos                         (2U)}}
\DoxyCodeLine{8624 \textcolor{preprocessor}{\#define ETH\_DMACTDTPR\_TDT\_Msk                         (0x3FFFFFFFUL << ETH\_DMACTDTPR\_TDT\_Pos) }}
\DoxyCodeLine{8625 \textcolor{preprocessor}{\#define ETH\_DMACTDTPR\_TDT                             ETH\_DMACTDTPR\_TDT\_Msk    }\textcolor{comment}{/* Transmit Descriptor Tail Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8626 }
\DoxyCodeLine{8627 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Rx Desc Tail Pointer Register */}}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define ETH\_DMACRDTPR\_RDT\_Pos                         (2U)}}
\DoxyCodeLine{8629 \textcolor{preprocessor}{\#define ETH\_DMACRDTPR\_RDT\_Msk                         (0x3FFFFFFFUL << ETH\_DMACRDTPR\_RDT\_Pos) }}
\DoxyCodeLine{8630 \textcolor{preprocessor}{\#define ETH\_DMACRDTPR\_RDT                             ETH\_DMACRDTPR\_RDT\_Msk    }\textcolor{comment}{/* Receive Descriptor Tail Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8631 }
\DoxyCodeLine{8632 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Tx Desc Ring Length Register */}}
\DoxyCodeLine{8633 \textcolor{preprocessor}{\#define ETH\_DMACTDRLR\_TDRL\_Pos                        (0U)}}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define ETH\_DMACTDRLR\_TDRL\_Msk                        (0x3FFUL << ETH\_DMACTDRLR\_TDRL\_Pos) }}
\DoxyCodeLine{8635 \textcolor{preprocessor}{\#define ETH\_DMACTDRLR\_TDRL                            ETH\_DMACTDRLR\_TDRL\_Msk   }\textcolor{comment}{/* Transmit Descriptor Ring Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8636 }
\DoxyCodeLine{8637 \textcolor{comment}{/* Bit definition for Ethernet DMA CH Rx Desc Ring Length Register */}}
\DoxyCodeLine{8638 \textcolor{preprocessor}{\#define ETH\_DMACRDRLR\_RDRL\_Pos                        (0U)}}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define ETH\_DMACRDRLR\_RDRL\_Msk                        (0x3FFUL << ETH\_DMACRDRLR\_RDRL\_Pos) }}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define ETH\_DMACRDRLR\_RDRL                            ETH\_DMACRDRLR\_RDRL\_Msk   }\textcolor{comment}{/* Receive Descriptor Ring Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8641 }
\DoxyCodeLine{8642 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Interrupt Enable Register */}}
\DoxyCodeLine{8643 \textcolor{preprocessor}{\#define ETH\_DMACIER\_NIE\_Pos                           (15U)}}
\DoxyCodeLine{8644 \textcolor{preprocessor}{\#define ETH\_DMACIER\_NIE\_Msk                           (0x1UL << ETH\_DMACIER\_NIE\_Pos) }}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define ETH\_DMACIER\_NIE                               ETH\_DMACIER\_NIE\_Msk      }\textcolor{comment}{/* Normal Interrupt Summary Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8646 \textcolor{preprocessor}{\#define ETH\_DMACIER\_AIE\_Pos                           (14U)}}
\DoxyCodeLine{8647 \textcolor{preprocessor}{\#define ETH\_DMACIER\_AIE\_Msk                           (0x1UL << ETH\_DMACIER\_AIE\_Pos) }}
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define ETH\_DMACIER\_AIE                               ETH\_DMACIER\_AIE\_Msk      }\textcolor{comment}{/* Abnormal Interrupt Summary Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define ETH\_DMACIER\_CDEE\_Pos                          (13U)}}
\DoxyCodeLine{8650 \textcolor{preprocessor}{\#define ETH\_DMACIER\_CDEE\_Msk                          (0x1UL << ETH\_DMACIER\_CDEE\_Pos) }}
\DoxyCodeLine{8651 \textcolor{preprocessor}{\#define ETH\_DMACIER\_CDEE                              ETH\_DMACIER\_CDEE\_Msk     }\textcolor{comment}{/* Context Descriptor Error Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8652 \textcolor{preprocessor}{\#define ETH\_DMACIER\_FBEE\_Pos                          (12U)}}
\DoxyCodeLine{8653 \textcolor{preprocessor}{\#define ETH\_DMACIER\_FBEE\_Msk                          (0x1UL << ETH\_DMACIER\_FBEE\_Pos) }}
\DoxyCodeLine{8654 \textcolor{preprocessor}{\#define ETH\_DMACIER\_FBEE                              ETH\_DMACIER\_FBEE\_Msk     }\textcolor{comment}{/* Fatal Bus Error Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8655 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ERIE\_Pos                          (11U)}}
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ERIE\_Msk                          (0x1UL << ETH\_DMACIER\_ERIE\_Pos) }}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ERIE                              ETH\_DMACIER\_ERIE\_Msk     }\textcolor{comment}{/* Early Receive Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ETIE\_Pos                          (10U)}}
\DoxyCodeLine{8659 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ETIE\_Msk                          (0x1UL << ETH\_DMACIER\_ETIE\_Pos) }}
\DoxyCodeLine{8660 \textcolor{preprocessor}{\#define ETH\_DMACIER\_ETIE                              ETH\_DMACIER\_ETIE\_Msk     }\textcolor{comment}{/* Early Transmit Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RWTE\_Pos                          (9U)}}
\DoxyCodeLine{8662 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RWTE\_Msk                          (0x1UL << ETH\_DMACIER\_RWTE\_Pos) }}
\DoxyCodeLine{8663 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RWTE                              ETH\_DMACIER\_RWTE\_Msk     }\textcolor{comment}{/* Receive Watchdog Timeout Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8664 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RSE\_Pos                           (8U)}}
\DoxyCodeLine{8665 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RSE\_Msk                           (0x1UL << ETH\_DMACIER\_RSE\_Pos) }}
\DoxyCodeLine{8666 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RSE                               ETH\_DMACIER\_RSE\_Msk      }\textcolor{comment}{/* Receive Stopped Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8667 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RBUE\_Pos                          (7U)}}
\DoxyCodeLine{8668 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RBUE\_Msk                          (0x1UL << ETH\_DMACIER\_RBUE\_Pos) }}
\DoxyCodeLine{8669 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RBUE                              ETH\_DMACIER\_RBUE\_Msk     }\textcolor{comment}{/* Receive Buffer Unavailable Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8670 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RIE\_Pos                           (6U)}}
\DoxyCodeLine{8671 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RIE\_Msk                           (0x1UL << ETH\_DMACIER\_RIE\_Pos) }}
\DoxyCodeLine{8672 \textcolor{preprocessor}{\#define ETH\_DMACIER\_RIE                               ETH\_DMACIER\_RIE\_Msk      }\textcolor{comment}{/* Receive Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8673 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TBUE\_Pos                          (2U)}}
\DoxyCodeLine{8674 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TBUE\_Msk                          (0x1UL << ETH\_DMACIER\_TBUE\_Pos) }}
\DoxyCodeLine{8675 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TBUE                              ETH\_DMACIER\_TBUE\_Msk     }\textcolor{comment}{/* Transmit Buffer Unavailable Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8676 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TXSE\_Pos                          (1U)}}
\DoxyCodeLine{8677 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TXSE\_Msk                          (0x1UL << ETH\_DMACIER\_TXSE\_Pos) }}
\DoxyCodeLine{8678 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TXSE                              ETH\_DMACIER\_TXSE\_Msk     }\textcolor{comment}{/* Transmit Stopped Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TIE\_Pos                           (0U)}}
\DoxyCodeLine{8680 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TIE\_Msk                           (0x1UL << ETH\_DMACIER\_TIE\_Pos) }}
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#define ETH\_DMACIER\_TIE                               ETH\_DMACIER\_TIE\_Msk      }\textcolor{comment}{/* Transmit Interrupt Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8682 }
\DoxyCodeLine{8683 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Rx Interrupt Watchdog Timer Register */}}
\DoxyCodeLine{8684 \textcolor{preprocessor}{\#define ETH\_DMACRIWTR\_RWT\_Pos                         (0U)}}
\DoxyCodeLine{8685 \textcolor{preprocessor}{\#define ETH\_DMACRIWTR\_RWT\_Msk                         (0xFFUL << ETH\_DMACRIWTR\_RWT\_Pos) }}
\DoxyCodeLine{8686 \textcolor{preprocessor}{\#define ETH\_DMACRIWTR\_RWT                             ETH\_DMACRIWTR\_RWT\_Msk    }\textcolor{comment}{/* Receive Interrupt Watchdog Timer Count */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8687 }
\DoxyCodeLine{8688 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Current App Tx Desc Register */}}
\DoxyCodeLine{8689 \textcolor{preprocessor}{\#define ETH\_DMACCATDR\_CURTDESAPTR\_Pos                 (0U)}}
\DoxyCodeLine{8690 \textcolor{preprocessor}{\#define ETH\_DMACCATDR\_CURTDESAPTR\_Msk                 (0xFFFFFFFFUL << ETH\_DMACCATDR\_CURTDESAPTR\_Pos) }}
\DoxyCodeLine{8691 \textcolor{preprocessor}{\#define ETH\_DMACCATDR\_CURTDESAPTR                     ETH\_DMACCATDR\_CURTDESAPTR\_Msk }\textcolor{comment}{/* Application Transmit Descriptor Address Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8692 }
\DoxyCodeLine{8693 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Current App Rx Desc Register */}}
\DoxyCodeLine{8694 \textcolor{preprocessor}{\#define ETH\_DMACCARDR\_CURRDESAPTR\_Pos                 (0U)}}
\DoxyCodeLine{8695 \textcolor{preprocessor}{\#define ETH\_DMACCARDR\_CURRDESAPTR\_Msk                 (0xFFFFFFFFUL << ETH\_DMACCARDR\_CURRDESAPTR\_Pos) }}
\DoxyCodeLine{8696 \textcolor{preprocessor}{\#define ETH\_DMACCARDR\_CURRDESAPTR                     ETH\_DMACCARDR\_CURRDESAPTR\_Msk }\textcolor{comment}{/* Application Receive Descriptor Address Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8697 }
\DoxyCodeLine{8698 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Current App Tx Buffer Register */}}
\DoxyCodeLine{8699 \textcolor{preprocessor}{\#define ETH\_DMACCATBR\_CURTBUFAPTR\_Pos                 (0U)}}
\DoxyCodeLine{8700 \textcolor{preprocessor}{\#define ETH\_DMACCATBR\_CURTBUFAPTR\_Msk                 (0xFFFFFFFFUL << ETH\_DMACCATBR\_CURTBUFAPTR\_Pos) }}
\DoxyCodeLine{8701 \textcolor{preprocessor}{\#define ETH\_DMACCATBR\_CURTBUFAPTR                     ETH\_DMACCATBR\_CURTBUFAPTR\_Msk }\textcolor{comment}{/* Application Transmit Buffer Address Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8702 }
\DoxyCodeLine{8703 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Current App Rx Buffer Register */}}
\DoxyCodeLine{8704 \textcolor{preprocessor}{\#define ETH\_DMACCARBR\_CURRBUFAPTR\_Pos                 (0U)}}
\DoxyCodeLine{8705 \textcolor{preprocessor}{\#define ETH\_DMACCARBR\_CURRBUFAPTR\_Msk                 (0xFFFFFFFFUL << ETH\_DMACCARBR\_CURRBUFAPTR\_Pos) }}
\DoxyCodeLine{8706 \textcolor{preprocessor}{\#define ETH\_DMACCARBR\_CURRBUFAPTR                     ETH\_DMACCARBR\_CURRBUFAPTR\_Msk }\textcolor{comment}{/* Application Receive Buffer Address Pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8707 }
\DoxyCodeLine{8708 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel Status Register */}}
\DoxyCodeLine{8709 \textcolor{preprocessor}{\#define ETH\_DMACSR\_REB\_Pos                            (19U)}}
\DoxyCodeLine{8710 \textcolor{preprocessor}{\#define ETH\_DMACSR\_REB\_Msk                            (0x7UL << ETH\_DMACSR\_REB\_Pos) }}
\DoxyCodeLine{8711 \textcolor{preprocessor}{\#define ETH\_DMACSR\_REB                                ETH\_DMACSR\_REB\_Msk       }\textcolor{comment}{/* Rx DMA Error Bits */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8712 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TEB\_Pos                            (16U)}}
\DoxyCodeLine{8713 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TEB\_Msk                            (0x7UL << ETH\_DMACSR\_TEB\_Pos) }}
\DoxyCodeLine{8714 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TEB                                ETH\_DMACSR\_TEB\_Msk       }\textcolor{comment}{/* Tx DMA Error Bits */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8715 \textcolor{preprocessor}{\#define ETH\_DMACSR\_NIS\_Pos                            (15U)}}
\DoxyCodeLine{8716 \textcolor{preprocessor}{\#define ETH\_DMACSR\_NIS\_Msk                            (0x1UL << ETH\_DMACSR\_NIS\_Pos) }}
\DoxyCodeLine{8717 \textcolor{preprocessor}{\#define ETH\_DMACSR\_NIS                                ETH\_DMACSR\_NIS\_Msk       }\textcolor{comment}{/* Normal Interrupt Summary */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8718 \textcolor{preprocessor}{\#define ETH\_DMACSR\_AIS\_Pos                            (14U)}}
\DoxyCodeLine{8719 \textcolor{preprocessor}{\#define ETH\_DMACSR\_AIS\_Msk                            (0x1UL << ETH\_DMACSR\_AIS\_Pos) }}
\DoxyCodeLine{8720 \textcolor{preprocessor}{\#define ETH\_DMACSR\_AIS                                ETH\_DMACSR\_AIS\_Msk       }\textcolor{comment}{/* Abnormal Interrupt Summary */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8721 \textcolor{preprocessor}{\#define ETH\_DMACSR\_CDE\_Pos                            (13U)}}
\DoxyCodeLine{8722 \textcolor{preprocessor}{\#define ETH\_DMACSR\_CDE\_Msk                            (0x1UL << ETH\_DMACSR\_CDE\_Pos) }}
\DoxyCodeLine{8723 \textcolor{preprocessor}{\#define ETH\_DMACSR\_CDE                                ETH\_DMACSR\_CDE\_Msk       }\textcolor{comment}{/* Context Descriptor Error */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8724 \textcolor{preprocessor}{\#define ETH\_DMACSR\_FBE\_Pos                            (12U)}}
\DoxyCodeLine{8725 \textcolor{preprocessor}{\#define ETH\_DMACSR\_FBE\_Msk                            (0x1UL << ETH\_DMACSR\_FBE\_Pos) }}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define ETH\_DMACSR\_FBE                                ETH\_DMACSR\_FBE\_Msk       }\textcolor{comment}{/* Fatal Bus Error */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8727 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ERI\_Pos                            (11U)}}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ERI\_Msk                            (0x1UL << ETH\_DMACSR\_ERI\_Pos) }}
\DoxyCodeLine{8729 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ERI                                ETH\_DMACSR\_ERI\_Msk       }\textcolor{comment}{/* Early Receive Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8730 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ETI\_Pos                            (10U)}}
\DoxyCodeLine{8731 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ETI\_Msk                            (0x1UL << ETH\_DMACSR\_ETI\_Pos) }}
\DoxyCodeLine{8732 \textcolor{preprocessor}{\#define ETH\_DMACSR\_ETI                                ETH\_DMACSR\_ETI\_Msk       }\textcolor{comment}{/* Early Transmit Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8733 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RWT\_Pos                            (9U)}}
\DoxyCodeLine{8734 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RWT\_Msk                            (0x1UL << ETH\_DMACSR\_RWT\_Pos) }}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RWT                                ETH\_DMACSR\_RWT\_Msk       }\textcolor{comment}{/* Receive Watchdog Timeout */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8736 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RPS\_Pos                            (8U)}}
\DoxyCodeLine{8737 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RPS\_Msk                            (0x1UL << ETH\_DMACSR\_RPS\_Pos) }}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RPS                                ETH\_DMACSR\_RPS\_Msk       }\textcolor{comment}{/* Receive Process Stopped */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8739 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RBU\_Pos                            (7U)}}
\DoxyCodeLine{8740 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RBU\_Msk                            (0x1UL << ETH\_DMACSR\_RBU\_Pos) }}
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RBU                                ETH\_DMACSR\_RBU\_Msk       }\textcolor{comment}{/* Receive Buffer Unavailable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8742 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RI\_Pos                             (6U)}}
\DoxyCodeLine{8743 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RI\_Msk                             (0x1UL << ETH\_DMACSR\_RI\_Pos) }}
\DoxyCodeLine{8744 \textcolor{preprocessor}{\#define ETH\_DMACSR\_RI                                 ETH\_DMACSR\_RI\_Msk        }\textcolor{comment}{/* Receive Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8745 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TBU\_Pos                            (2U)}}
\DoxyCodeLine{8746 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TBU\_Msk                            (0x1UL << ETH\_DMACSR\_TBU\_Pos) }}
\DoxyCodeLine{8747 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TBU                                ETH\_DMACSR\_TBU\_Msk       }\textcolor{comment}{/* Transmit Buffer Unavailable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8748 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TPS\_Pos                            (1U)}}
\DoxyCodeLine{8749 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TPS\_Msk                            (0x1UL << ETH\_DMACSR\_TPS\_Pos) }}
\DoxyCodeLine{8750 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TPS                                ETH\_DMACSR\_TPS\_Msk       }\textcolor{comment}{/* Transmit Process Stopped */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8751 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TI\_Pos                             (0U)}}
\DoxyCodeLine{8752 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TI\_Msk                             (0x1UL << ETH\_DMACSR\_TI\_Pos) }}
\DoxyCodeLine{8753 \textcolor{preprocessor}{\#define ETH\_DMACSR\_TI                                 ETH\_DMACSR\_TI\_Msk        }\textcolor{comment}{/* Transmit Interrupt */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8754 }
\DoxyCodeLine{8755 \textcolor{comment}{/* Bit definition for Ethernet DMA Channel missed frame count register */}}
\DoxyCodeLine{8756 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFCO\_Pos                         (15U)}}
\DoxyCodeLine{8757 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFCO\_Msk                         (0x1UL << ETH\_DMACMFCR\_MFCO\_Pos) }}
\DoxyCodeLine{8758 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFCO                             ETH\_DMACMFCR\_MFCO\_Msk    }\textcolor{comment}{/* Overflow status of the MFC Counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8759 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFC\_Pos                          (0U)}}
\DoxyCodeLine{8760 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFC\_Msk                          (0x7FFUL << ETH\_DMACMFCR\_MFC\_Pos) }}
\DoxyCodeLine{8761 \textcolor{preprocessor}{\#define ETH\_DMACMFCR\_MFC                              ETH\_DMACMFCR\_MFC\_Msk     }\textcolor{comment}{/* The number of packet counters dropped by the DMA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8762 }
\DoxyCodeLine{8763 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8764 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8765 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{8766 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8767 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8768 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/}}
\DoxyCodeLine{8769 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Pos      (23U)}}
\DoxyCodeLine{8770 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Msk      (0x3UL << DMA\_SxCR\_MBURST\_Pos)                }}
\DoxyCodeLine{8771 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST          DMA\_SxCR\_MBURST\_Msk                           }}
\DoxyCodeLine{8772 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0        (0x1UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{8773 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1        (0x2UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{8774 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Pos      (21U)}}
\DoxyCodeLine{8775 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Msk      (0x3UL << DMA\_SxCR\_PBURST\_Pos)                }}
\DoxyCodeLine{8776 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST          DMA\_SxCR\_PBURST\_Msk                           }}
\DoxyCodeLine{8777 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0        (0x1UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{8778 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1        (0x2UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{8779 \textcolor{preprocessor}{\#define DMA\_SxCR\_TRBUFF\_Pos      (20U)}}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define DMA\_SxCR\_TRBUFF\_Msk      (0x1UL << DMA\_SxCR\_TRBUFF\_Pos)                 }}
\DoxyCodeLine{8781 \textcolor{preprocessor}{\#define DMA\_SxCR\_TRBUFF          DMA\_SxCR\_TRBUFF\_Msk                            }}
\DoxyCodeLine{8782 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Pos          (19U)}}
\DoxyCodeLine{8783 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Msk          (0x1UL << DMA\_SxCR\_CT\_Pos)                    }}
\DoxyCodeLine{8784 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT              DMA\_SxCR\_CT\_Msk                               }}
\DoxyCodeLine{8785 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Pos         (18U)}}
\DoxyCodeLine{8786 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Msk         (0x1UL << DMA\_SxCR\_DBM\_Pos)                   }}
\DoxyCodeLine{8787 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM             DMA\_SxCR\_DBM\_Msk                              }}
\DoxyCodeLine{8788 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Pos          (16U)}}
\DoxyCodeLine{8789 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Msk          (0x3UL << DMA\_SxCR\_PL\_Pos)                    }}
\DoxyCodeLine{8790 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL              DMA\_SxCR\_PL\_Msk                               }}
\DoxyCodeLine{8791 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0            (0x1UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{8792 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1            (0x2UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{8793 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Pos      (15U)}}
\DoxyCodeLine{8794 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Msk      (0x1UL << DMA\_SxCR\_PINCOS\_Pos)                }}
\DoxyCodeLine{8795 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS          DMA\_SxCR\_PINCOS\_Msk                           }}
\DoxyCodeLine{8796 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Pos       (13U)}}
\DoxyCodeLine{8797 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Msk       (0x3UL << DMA\_SxCR\_MSIZE\_Pos)                 }}
\DoxyCodeLine{8798 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE           DMA\_SxCR\_MSIZE\_Msk                            }}
\DoxyCodeLine{8799 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0         (0x1UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{8800 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1         (0x2UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{8801 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Pos       (11U)}}
\DoxyCodeLine{8802 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Msk       (0x3UL << DMA\_SxCR\_PSIZE\_Pos)                 }}
\DoxyCodeLine{8803 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE           DMA\_SxCR\_PSIZE\_Msk                            }\textcolor{comment}{/*< Peripheral data size */}\textcolor{preprocessor}{}}
\DoxyCodeLine{8804 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0         (0x1UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{8805 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1         (0x2UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{8806 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Pos        (10U)}}
\DoxyCodeLine{8807 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Msk        (0x1UL << DMA\_SxCR\_MINC\_Pos)                  }}
\DoxyCodeLine{8808 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC            DMA\_SxCR\_MINC\_Msk                             }}
\DoxyCodeLine{8809 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Pos        (9U)}}
\DoxyCodeLine{8810 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Msk        (0x1UL << DMA\_SxCR\_PINC\_Pos)                  }}
\DoxyCodeLine{8811 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC            DMA\_SxCR\_PINC\_Msk                             }}
\DoxyCodeLine{8812 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Pos        (8U)}}
\DoxyCodeLine{8813 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Msk        (0x1UL << DMA\_SxCR\_CIRC\_Pos)                  }}
\DoxyCodeLine{8814 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC            DMA\_SxCR\_CIRC\_Msk                             }}
\DoxyCodeLine{8815 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Pos         (6U)}}
\DoxyCodeLine{8816 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Msk         (0x3UL << DMA\_SxCR\_DIR\_Pos)                   }}
\DoxyCodeLine{8817 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR             DMA\_SxCR\_DIR\_Msk                              }}
\DoxyCodeLine{8818 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0           (0x1UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{8819 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1           (0x2UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Pos      (5U)}}
\DoxyCodeLine{8821 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Msk      (0x1UL << DMA\_SxCR\_PFCTRL\_Pos)                }}
\DoxyCodeLine{8822 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL          DMA\_SxCR\_PFCTRL\_Msk                           }}
\DoxyCodeLine{8823 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Pos        (4U)}}
\DoxyCodeLine{8824 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Msk        (0x1UL << DMA\_SxCR\_TCIE\_Pos)                  }}
\DoxyCodeLine{8825 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE            DMA\_SxCR\_TCIE\_Msk                             }}
\DoxyCodeLine{8826 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Pos        (3U)}}
\DoxyCodeLine{8827 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Msk        (0x1UL << DMA\_SxCR\_HTIE\_Pos)                  }}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE            DMA\_SxCR\_HTIE\_Msk                             }}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Pos        (2U)}}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Msk        (0x1UL << DMA\_SxCR\_TEIE\_Pos)                  }}
\DoxyCodeLine{8831 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE            DMA\_SxCR\_TEIE\_Msk                             }}
\DoxyCodeLine{8832 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Pos       (1U)}}
\DoxyCodeLine{8833 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Msk       (0x1UL << DMA\_SxCR\_DMEIE\_Pos)                 }}
\DoxyCodeLine{8834 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE           DMA\_SxCR\_DMEIE\_Msk                            }}
\DoxyCodeLine{8835 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Pos          (0U)}}
\DoxyCodeLine{8836 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Msk          (0x1UL << DMA\_SxCR\_EN\_Pos)                    }}
\DoxyCodeLine{8837 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN              DMA\_SxCR\_EN\_Msk                               }}
\DoxyCodeLine{8839 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{8840 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Pos            (0U)}}
\DoxyCodeLine{8841 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Msk            (0xFFFFUL << DMA\_SxNDT\_Pos)                   }}
\DoxyCodeLine{8842 \textcolor{preprocessor}{\#define DMA\_SxNDT                DMA\_SxNDT\_Msk                                 }}
\DoxyCodeLine{8843 \textcolor{preprocessor}{\#define DMA\_SxNDT\_0              (0x0001UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8844 \textcolor{preprocessor}{\#define DMA\_SxNDT\_1              (0x0002UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8845 \textcolor{preprocessor}{\#define DMA\_SxNDT\_2              (0x0004UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8846 \textcolor{preprocessor}{\#define DMA\_SxNDT\_3              (0x0008UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define DMA\_SxNDT\_4              (0x0010UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8848 \textcolor{preprocessor}{\#define DMA\_SxNDT\_5              (0x0020UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8849 \textcolor{preprocessor}{\#define DMA\_SxNDT\_6              (0x0040UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8850 \textcolor{preprocessor}{\#define DMA\_SxNDT\_7              (0x0080UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8851 \textcolor{preprocessor}{\#define DMA\_SxNDT\_8              (0x0100UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8852 \textcolor{preprocessor}{\#define DMA\_SxNDT\_9              (0x0200UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8853 \textcolor{preprocessor}{\#define DMA\_SxNDT\_10             (0x0400UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8854 \textcolor{preprocessor}{\#define DMA\_SxNDT\_11             (0x0800UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define DMA\_SxNDT\_12             (0x1000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define DMA\_SxNDT\_13             (0x2000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8857 \textcolor{preprocessor}{\#define DMA\_SxNDT\_14             (0x4000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8858 \textcolor{preprocessor}{\#define DMA\_SxNDT\_15             (0x8000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{8860 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/}}
\DoxyCodeLine{8861 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Pos       (7U)}}
\DoxyCodeLine{8862 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Msk       (0x1UL << DMA\_SxFCR\_FEIE\_Pos)                 }}
\DoxyCodeLine{8863 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE           DMA\_SxFCR\_FEIE\_Msk                            }}
\DoxyCodeLine{8864 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Pos         (3U)}}
\DoxyCodeLine{8865 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Msk         (0x7UL << DMA\_SxFCR\_FS\_Pos)                   }}
\DoxyCodeLine{8866 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS             DMA\_SxFCR\_FS\_Msk                              }}
\DoxyCodeLine{8867 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0           (0x1UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{8868 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1           (0x2UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{8869 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2           (0x4UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{8870 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Pos      (2U)}}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Msk      (0x1UL << DMA\_SxFCR\_DMDIS\_Pos)                }}
\DoxyCodeLine{8872 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS          DMA\_SxFCR\_DMDIS\_Msk                           }}
\DoxyCodeLine{8873 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Pos        (0U)}}
\DoxyCodeLine{8874 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Msk        (0x3UL << DMA\_SxFCR\_FTH\_Pos)                  }}
\DoxyCodeLine{8875 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH            DMA\_SxFCR\_FTH\_Msk                             }}
\DoxyCodeLine{8876 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0          (0x1UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{8877 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1          (0x2UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{8879 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/}}
\DoxyCodeLine{8880 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Pos       (27U)}}
\DoxyCodeLine{8881 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Msk       (0x1UL << DMA\_LISR\_TCIF3\_Pos)                 }}
\DoxyCodeLine{8882 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3           DMA\_LISR\_TCIF3\_Msk                            }}
\DoxyCodeLine{8883 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Pos       (26U)}}
\DoxyCodeLine{8884 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Msk       (0x1UL << DMA\_LISR\_HTIF3\_Pos)                 }}
\DoxyCodeLine{8885 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3           DMA\_LISR\_HTIF3\_Msk                            }}
\DoxyCodeLine{8886 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Pos       (25U)}}
\DoxyCodeLine{8887 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Msk       (0x1UL << DMA\_LISR\_TEIF3\_Pos)                 }}
\DoxyCodeLine{8888 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3           DMA\_LISR\_TEIF3\_Msk                            }}
\DoxyCodeLine{8889 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Pos      (24U)}}
\DoxyCodeLine{8890 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Msk      (0x1UL << DMA\_LISR\_DMEIF3\_Pos)                }}
\DoxyCodeLine{8891 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3          DMA\_LISR\_DMEIF3\_Msk                           }}
\DoxyCodeLine{8892 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Pos       (22U)}}
\DoxyCodeLine{8893 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Msk       (0x1UL << DMA\_LISR\_FEIF3\_Pos)                 }}
\DoxyCodeLine{8894 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3           DMA\_LISR\_FEIF3\_Msk                            }}
\DoxyCodeLine{8895 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Pos       (21U)}}
\DoxyCodeLine{8896 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Msk       (0x1UL << DMA\_LISR\_TCIF2\_Pos)                 }}
\DoxyCodeLine{8897 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2           DMA\_LISR\_TCIF2\_Msk                            }}
\DoxyCodeLine{8898 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Pos       (20U)}}
\DoxyCodeLine{8899 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Msk       (0x1UL << DMA\_LISR\_HTIF2\_Pos)                 }}
\DoxyCodeLine{8900 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2           DMA\_LISR\_HTIF2\_Msk                            }}
\DoxyCodeLine{8901 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Pos       (19U)}}
\DoxyCodeLine{8902 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Msk       (0x1UL << DMA\_LISR\_TEIF2\_Pos)                 }}
\DoxyCodeLine{8903 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2           DMA\_LISR\_TEIF2\_Msk                            }}
\DoxyCodeLine{8904 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Pos      (18U)}}
\DoxyCodeLine{8905 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Msk      (0x1UL << DMA\_LISR\_DMEIF2\_Pos)                }}
\DoxyCodeLine{8906 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2          DMA\_LISR\_DMEIF2\_Msk                           }}
\DoxyCodeLine{8907 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Pos       (16U)}}
\DoxyCodeLine{8908 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Msk       (0x1UL << DMA\_LISR\_FEIF2\_Pos)                 }}
\DoxyCodeLine{8909 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2           DMA\_LISR\_FEIF2\_Msk                            }}
\DoxyCodeLine{8910 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Pos       (11U)}}
\DoxyCodeLine{8911 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Msk       (0x1UL << DMA\_LISR\_TCIF1\_Pos)                 }}
\DoxyCodeLine{8912 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1           DMA\_LISR\_TCIF1\_Msk                            }}
\DoxyCodeLine{8913 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Pos       (10U)}}
\DoxyCodeLine{8914 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Msk       (0x1UL << DMA\_LISR\_HTIF1\_Pos)                 }}
\DoxyCodeLine{8915 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1           DMA\_LISR\_HTIF1\_Msk                            }}
\DoxyCodeLine{8916 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Pos       (9U)}}
\DoxyCodeLine{8917 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Msk       (0x1UL << DMA\_LISR\_TEIF1\_Pos)                 }}
\DoxyCodeLine{8918 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1           DMA\_LISR\_TEIF1\_Msk                            }}
\DoxyCodeLine{8919 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Pos      (8U)}}
\DoxyCodeLine{8920 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Msk      (0x1UL << DMA\_LISR\_DMEIF1\_Pos)                }}
\DoxyCodeLine{8921 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1          DMA\_LISR\_DMEIF1\_Msk                           }}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Pos       (6U)}}
\DoxyCodeLine{8923 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Msk       (0x1UL << DMA\_LISR\_FEIF1\_Pos)                 }}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1           DMA\_LISR\_FEIF1\_Msk                            }}
\DoxyCodeLine{8925 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Pos       (5U)}}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Msk       (0x1UL << DMA\_LISR\_TCIF0\_Pos)                 }}
\DoxyCodeLine{8927 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0           DMA\_LISR\_TCIF0\_Msk                            }}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Pos       (4U)}}
\DoxyCodeLine{8929 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Msk       (0x1UL << DMA\_LISR\_HTIF0\_Pos)                 }}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0           DMA\_LISR\_HTIF0\_Msk                            }}
\DoxyCodeLine{8931 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Pos       (3U)}}
\DoxyCodeLine{8932 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Msk       (0x1UL << DMA\_LISR\_TEIF0\_Pos)                 }}
\DoxyCodeLine{8933 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0           DMA\_LISR\_TEIF0\_Msk                            }}
\DoxyCodeLine{8934 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Pos      (2U)}}
\DoxyCodeLine{8935 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Msk      (0x1UL << DMA\_LISR\_DMEIF0\_Pos)                }}
\DoxyCodeLine{8936 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0          DMA\_LISR\_DMEIF0\_Msk                           }}
\DoxyCodeLine{8937 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Pos       (0U)}}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Msk       (0x1UL << DMA\_LISR\_FEIF0\_Pos)                 }}
\DoxyCodeLine{8939 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0           DMA\_LISR\_FEIF0\_Msk                            }}
\DoxyCodeLine{8941 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/}}
\DoxyCodeLine{8942 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Pos       (27U)}}
\DoxyCodeLine{8943 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Msk       (0x1UL << DMA\_HISR\_TCIF7\_Pos)                 }}
\DoxyCodeLine{8944 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7           DMA\_HISR\_TCIF7\_Msk                            }}
\DoxyCodeLine{8945 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Pos       (26U)}}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Msk       (0x1UL << DMA\_HISR\_HTIF7\_Pos)                 }}
\DoxyCodeLine{8947 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7           DMA\_HISR\_HTIF7\_Msk                            }}
\DoxyCodeLine{8948 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Pos       (25U)}}
\DoxyCodeLine{8949 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Msk       (0x1UL << DMA\_HISR\_TEIF7\_Pos)                 }}
\DoxyCodeLine{8950 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7           DMA\_HISR\_TEIF7\_Msk                            }}
\DoxyCodeLine{8951 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Pos      (24U)}}
\DoxyCodeLine{8952 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Msk      (0x1UL << DMA\_HISR\_DMEIF7\_Pos)                }}
\DoxyCodeLine{8953 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7          DMA\_HISR\_DMEIF7\_Msk                           }}
\DoxyCodeLine{8954 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Pos       (22U)}}
\DoxyCodeLine{8955 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Msk       (0x1UL << DMA\_HISR\_FEIF7\_Pos)                 }}
\DoxyCodeLine{8956 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7           DMA\_HISR\_FEIF7\_Msk                            }}
\DoxyCodeLine{8957 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Pos       (21U)}}
\DoxyCodeLine{8958 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Msk       (0x1UL << DMA\_HISR\_TCIF6\_Pos)                 }}
\DoxyCodeLine{8959 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6           DMA\_HISR\_TCIF6\_Msk                            }}
\DoxyCodeLine{8960 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Pos       (20U)}}
\DoxyCodeLine{8961 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Msk       (0x1UL << DMA\_HISR\_HTIF6\_Pos)                 }}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6           DMA\_HISR\_HTIF6\_Msk                            }}
\DoxyCodeLine{8963 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Pos       (19U)}}
\DoxyCodeLine{8964 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Msk       (0x1UL << DMA\_HISR\_TEIF6\_Pos)                 }}
\DoxyCodeLine{8965 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6           DMA\_HISR\_TEIF6\_Msk                            }}
\DoxyCodeLine{8966 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Pos      (18U)}}
\DoxyCodeLine{8967 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Msk      (0x1UL << DMA\_HISR\_DMEIF6\_Pos)                }}
\DoxyCodeLine{8968 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6          DMA\_HISR\_DMEIF6\_Msk                           }}
\DoxyCodeLine{8969 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Pos       (16U)}}
\DoxyCodeLine{8970 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Msk       (0x1UL << DMA\_HISR\_FEIF6\_Pos)                 }}
\DoxyCodeLine{8971 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6           DMA\_HISR\_FEIF6\_Msk                            }}
\DoxyCodeLine{8972 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Pos       (11U)}}
\DoxyCodeLine{8973 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Msk       (0x1UL << DMA\_HISR\_TCIF5\_Pos)                 }}
\DoxyCodeLine{8974 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5           DMA\_HISR\_TCIF5\_Msk                            }}
\DoxyCodeLine{8975 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Pos       (10U)}}
\DoxyCodeLine{8976 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Msk       (0x1UL << DMA\_HISR\_HTIF5\_Pos)                 }}
\DoxyCodeLine{8977 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5           DMA\_HISR\_HTIF5\_Msk                            }}
\DoxyCodeLine{8978 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Pos       (9U)}}
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Msk       (0x1UL << DMA\_HISR\_TEIF5\_Pos)                 }}
\DoxyCodeLine{8980 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5           DMA\_HISR\_TEIF5\_Msk                            }}
\DoxyCodeLine{8981 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Pos      (8U)}}
\DoxyCodeLine{8982 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Msk      (0x1UL << DMA\_HISR\_DMEIF5\_Pos)                }}
\DoxyCodeLine{8983 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5          DMA\_HISR\_DMEIF5\_Msk                           }}
\DoxyCodeLine{8984 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Pos       (6U)}}
\DoxyCodeLine{8985 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Msk       (0x1UL << DMA\_HISR\_FEIF5\_Pos)                 }}
\DoxyCodeLine{8986 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5           DMA\_HISR\_FEIF5\_Msk                            }}
\DoxyCodeLine{8987 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Pos       (5U)}}
\DoxyCodeLine{8988 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Msk       (0x1UL << DMA\_HISR\_TCIF4\_Pos)                 }}
\DoxyCodeLine{8989 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4           DMA\_HISR\_TCIF4\_Msk                            }}
\DoxyCodeLine{8990 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Pos       (4U)}}
\DoxyCodeLine{8991 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Msk       (0x1UL << DMA\_HISR\_HTIF4\_Pos)                 }}
\DoxyCodeLine{8992 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4           DMA\_HISR\_HTIF4\_Msk                            }}
\DoxyCodeLine{8993 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Pos       (3U)}}
\DoxyCodeLine{8994 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Msk       (0x1UL << DMA\_HISR\_TEIF4\_Pos)                 }}
\DoxyCodeLine{8995 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4           DMA\_HISR\_TEIF4\_Msk                            }}
\DoxyCodeLine{8996 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Pos      (2U)}}
\DoxyCodeLine{8997 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Msk      (0x1UL << DMA\_HISR\_DMEIF4\_Pos)                }}
\DoxyCodeLine{8998 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4          DMA\_HISR\_DMEIF4\_Msk                           }}
\DoxyCodeLine{8999 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Pos       (0U)}}
\DoxyCodeLine{9000 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Msk       (0x1UL << DMA\_HISR\_FEIF4\_Pos)                 }}
\DoxyCodeLine{9001 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4           DMA\_HISR\_FEIF4\_Msk                            }}
\DoxyCodeLine{9003 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/}}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Pos     (27U)}}
\DoxyCodeLine{9005 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF3\_Pos)               }}
\DoxyCodeLine{9006 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3         DMA\_LIFCR\_CTCIF3\_Msk                          }}
\DoxyCodeLine{9007 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Pos     (26U)}}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF3\_Pos)               }}
\DoxyCodeLine{9009 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3         DMA\_LIFCR\_CHTIF3\_Msk                          }}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Pos     (25U)}}
\DoxyCodeLine{9011 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF3\_Pos)               }}
\DoxyCodeLine{9012 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3         DMA\_LIFCR\_CTEIF3\_Msk                          }}
\DoxyCodeLine{9013 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Pos    (24U)}}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF3\_Pos)              }}
\DoxyCodeLine{9015 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3        DMA\_LIFCR\_CDMEIF3\_Msk                         }}
\DoxyCodeLine{9016 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Pos     (22U)}}
\DoxyCodeLine{9017 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF3\_Pos)               }}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3         DMA\_LIFCR\_CFEIF3\_Msk                          }}
\DoxyCodeLine{9019 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Pos     (21U)}}
\DoxyCodeLine{9020 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF2\_Pos)               }}
\DoxyCodeLine{9021 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2         DMA\_LIFCR\_CTCIF2\_Msk                          }}
\DoxyCodeLine{9022 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Pos     (20U)}}
\DoxyCodeLine{9023 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF2\_Pos)               }}
\DoxyCodeLine{9024 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2         DMA\_LIFCR\_CHTIF2\_Msk                          }}
\DoxyCodeLine{9025 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Pos     (19U)}}
\DoxyCodeLine{9026 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF2\_Pos)               }}
\DoxyCodeLine{9027 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2         DMA\_LIFCR\_CTEIF2\_Msk                          }}
\DoxyCodeLine{9028 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Pos    (18U)}}
\DoxyCodeLine{9029 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF2\_Pos)              }}
\DoxyCodeLine{9030 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2        DMA\_LIFCR\_CDMEIF2\_Msk                         }}
\DoxyCodeLine{9031 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Pos     (16U)}}
\DoxyCodeLine{9032 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF2\_Pos)               }}
\DoxyCodeLine{9033 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2         DMA\_LIFCR\_CFEIF2\_Msk                          }}
\DoxyCodeLine{9034 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Pos     (11U)}}
\DoxyCodeLine{9035 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF1\_Pos)               }}
\DoxyCodeLine{9036 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1         DMA\_LIFCR\_CTCIF1\_Msk                          }}
\DoxyCodeLine{9037 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Pos     (10U)}}
\DoxyCodeLine{9038 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF1\_Pos)               }}
\DoxyCodeLine{9039 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1         DMA\_LIFCR\_CHTIF1\_Msk                          }}
\DoxyCodeLine{9040 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Pos     (9U)}}
\DoxyCodeLine{9041 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF1\_Pos)               }}
\DoxyCodeLine{9042 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1         DMA\_LIFCR\_CTEIF1\_Msk                          }}
\DoxyCodeLine{9043 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Pos    (8U)}}
\DoxyCodeLine{9044 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF1\_Pos)              }}
\DoxyCodeLine{9045 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1        DMA\_LIFCR\_CDMEIF1\_Msk                         }}
\DoxyCodeLine{9046 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Pos     (6U)}}
\DoxyCodeLine{9047 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF1\_Pos)               }}
\DoxyCodeLine{9048 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1         DMA\_LIFCR\_CFEIF1\_Msk                          }}
\DoxyCodeLine{9049 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Pos     (5U)}}
\DoxyCodeLine{9050 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF0\_Pos)               }}
\DoxyCodeLine{9051 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0         DMA\_LIFCR\_CTCIF0\_Msk                          }}
\DoxyCodeLine{9052 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Pos     (4U)}}
\DoxyCodeLine{9053 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF0\_Pos)               }}
\DoxyCodeLine{9054 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0         DMA\_LIFCR\_CHTIF0\_Msk                          }}
\DoxyCodeLine{9055 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Pos     (3U)}}
\DoxyCodeLine{9056 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF0\_Pos)               }}
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0         DMA\_LIFCR\_CTEIF0\_Msk                          }}
\DoxyCodeLine{9058 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Pos    (2U)}}
\DoxyCodeLine{9059 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF0\_Pos)              }}
\DoxyCodeLine{9060 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0        DMA\_LIFCR\_CDMEIF0\_Msk                         }}
\DoxyCodeLine{9061 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Pos     (0U)}}
\DoxyCodeLine{9062 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF0\_Pos)               }}
\DoxyCodeLine{9063 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0         DMA\_LIFCR\_CFEIF0\_Msk                          }}
\DoxyCodeLine{9065 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/}}
\DoxyCodeLine{9066 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Pos     (27U)}}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF7\_Pos)               }}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7         DMA\_HIFCR\_CTCIF7\_Msk                          }}
\DoxyCodeLine{9069 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Pos     (26U)}}
\DoxyCodeLine{9070 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF7\_Pos)               }}
\DoxyCodeLine{9071 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7         DMA\_HIFCR\_CHTIF7\_Msk                          }}
\DoxyCodeLine{9072 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Pos     (25U)}}
\DoxyCodeLine{9073 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF7\_Pos)               }}
\DoxyCodeLine{9074 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7         DMA\_HIFCR\_CTEIF7\_Msk                          }}
\DoxyCodeLine{9075 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Pos    (24U)}}
\DoxyCodeLine{9076 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF7\_Pos)              }}
\DoxyCodeLine{9077 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7        DMA\_HIFCR\_CDMEIF7\_Msk                         }}
\DoxyCodeLine{9078 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Pos     (22U)}}
\DoxyCodeLine{9079 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF7\_Pos)               }}
\DoxyCodeLine{9080 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7         DMA\_HIFCR\_CFEIF7\_Msk                          }}
\DoxyCodeLine{9081 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Pos     (21U)}}
\DoxyCodeLine{9082 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF6\_Pos)               }}
\DoxyCodeLine{9083 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6         DMA\_HIFCR\_CTCIF6\_Msk                          }}
\DoxyCodeLine{9084 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Pos     (20U)}}
\DoxyCodeLine{9085 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF6\_Pos)               }}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6         DMA\_HIFCR\_CHTIF6\_Msk                          }}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Pos     (19U)}}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF6\_Pos)               }}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6         DMA\_HIFCR\_CTEIF6\_Msk                          }}
\DoxyCodeLine{9090 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Pos    (18U)}}
\DoxyCodeLine{9091 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF6\_Pos)              }}
\DoxyCodeLine{9092 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6        DMA\_HIFCR\_CDMEIF6\_Msk                         }}
\DoxyCodeLine{9093 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Pos     (16U)}}
\DoxyCodeLine{9094 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF6\_Pos)               }}
\DoxyCodeLine{9095 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6         DMA\_HIFCR\_CFEIF6\_Msk                          }}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Pos     (11U)}}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF5\_Pos)               }}
\DoxyCodeLine{9098 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5         DMA\_HIFCR\_CTCIF5\_Msk                          }}
\DoxyCodeLine{9099 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Pos     (10U)}}
\DoxyCodeLine{9100 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF5\_Pos)               }}
\DoxyCodeLine{9101 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5         DMA\_HIFCR\_CHTIF5\_Msk                          }}
\DoxyCodeLine{9102 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Pos     (9U)}}
\DoxyCodeLine{9103 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF5\_Pos)               }}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5         DMA\_HIFCR\_CTEIF5\_Msk                          }}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Pos    (8U)}}
\DoxyCodeLine{9106 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF5\_Pos)              }}
\DoxyCodeLine{9107 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5        DMA\_HIFCR\_CDMEIF5\_Msk                         }}
\DoxyCodeLine{9108 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Pos     (6U)}}
\DoxyCodeLine{9109 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF5\_Pos)               }}
\DoxyCodeLine{9110 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5         DMA\_HIFCR\_CFEIF5\_Msk                          }}
\DoxyCodeLine{9111 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Pos     (5U)}}
\DoxyCodeLine{9112 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF4\_Pos)               }}
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4         DMA\_HIFCR\_CTCIF4\_Msk                          }}
\DoxyCodeLine{9114 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Pos     (4U)}}
\DoxyCodeLine{9115 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF4\_Pos)               }}
\DoxyCodeLine{9116 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4         DMA\_HIFCR\_CHTIF4\_Msk                          }}
\DoxyCodeLine{9117 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Pos     (3U)}}
\DoxyCodeLine{9118 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF4\_Pos)               }}
\DoxyCodeLine{9119 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4         DMA\_HIFCR\_CTEIF4\_Msk                          }}
\DoxyCodeLine{9120 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Pos    (2U)}}
\DoxyCodeLine{9121 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF4\_Pos)              }}
\DoxyCodeLine{9122 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4        DMA\_HIFCR\_CDMEIF4\_Msk                         }}
\DoxyCodeLine{9123 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Pos     (0U)}}
\DoxyCodeLine{9124 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF4\_Pos)               }}
\DoxyCodeLine{9125 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4         DMA\_HIFCR\_CFEIF4\_Msk                          }}
\DoxyCodeLine{9127 \textcolor{comment}{/******************  Bit definition for DMA\_SxPAR register  ********************/}}
\DoxyCodeLine{9128 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Pos         (0U)}}
\DoxyCodeLine{9129 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Msk         (0xFFFFFFFFUL << DMA\_SxPAR\_PA\_Pos)            }}
\DoxyCodeLine{9130 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA             DMA\_SxPAR\_PA\_Msk                              }}
\DoxyCodeLine{9132 \textcolor{comment}{/******************  Bit definition for DMA\_SxM0AR register  ********************/}}
\DoxyCodeLine{9133 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Pos       (0U)}}
\DoxyCodeLine{9134 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Msk       (0xFFFFFFFFUL << DMA\_SxM0AR\_M0A\_Pos)          }}
\DoxyCodeLine{9135 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A           DMA\_SxM0AR\_M0A\_Msk                            }}
\DoxyCodeLine{9137 \textcolor{comment}{/******************  Bit definition for DMA\_SxM1AR register  ********************/}}
\DoxyCodeLine{9138 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Pos       (0U)}}
\DoxyCodeLine{9139 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Msk       (0xFFFFFFFFUL << DMA\_SxM1AR\_M1A\_Pos)          }}
\DoxyCodeLine{9140 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A           DMA\_SxM1AR\_M1A\_Msk                            }}
\DoxyCodeLine{9142 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9143 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9144 \textcolor{comment}{/*                             DMAMUX Controller                              */}}
\DoxyCodeLine{9145 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9146 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9147 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CxCR register  **************/}}
\DoxyCodeLine{9148 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Pos      (0U)}}
\DoxyCodeLine{9149 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_Msk      (0xFFUL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)   }}
\DoxyCodeLine{9150 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID          DMAMUX\_CxCR\_DMAREQ\_ID\_Msk               }}
\DoxyCodeLine{9151 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_0        (0x01UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9152 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_1        (0x02UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9153 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_2        (0x04UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9154 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_3        (0x08UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9155 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_4        (0x10UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9156 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_5        (0x20UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9157 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_6        (0x40UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9158 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_DMAREQ\_ID\_7        (0x80UL << DMAMUX\_CxCR\_DMAREQ\_ID\_Pos)    }}
\DoxyCodeLine{9159 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Pos           (8U)}}
\DoxyCodeLine{9160 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE\_Msk           (0x1UL << DMAMUX\_CxCR\_SOIE\_Pos)         }}
\DoxyCodeLine{9161 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SOIE               DMAMUX\_CxCR\_SOIE\_Msk                    }}
\DoxyCodeLine{9162 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Pos            (9U)}}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE\_Msk            (0x1UL << DMAMUX\_CxCR\_EGE\_Pos)          }}
\DoxyCodeLine{9164 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_EGE                DMAMUX\_CxCR\_EGE\_Msk                     }}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Pos             (16U)}}
\DoxyCodeLine{9166 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE\_Msk             (0x1UL << DMAMUX\_CxCR\_SE\_Pos)           }}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SE                 DMAMUX\_CxCR\_SE\_Msk                      }}
\DoxyCodeLine{9168 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Pos           (17U)}}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_Msk           (0x3UL << DMAMUX\_CxCR\_SPOL\_Pos)         }}
\DoxyCodeLine{9170 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL               DMAMUX\_CxCR\_SPOL\_Msk                    }}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_0             (0x1UL << DMAMUX\_CxCR\_SPOL\_Pos)          }}
\DoxyCodeLine{9172 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SPOL\_1             (0x2UL << DMAMUX\_CxCR\_SPOL\_Pos)          }}
\DoxyCodeLine{9173 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Pos          (19U)}}
\DoxyCodeLine{9174 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_Msk          (0x1FUL << DMAMUX\_CxCR\_NBREQ\_Pos)       }}
\DoxyCodeLine{9175 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ              DMAMUX\_CxCR\_NBREQ\_Msk                   }}
\DoxyCodeLine{9176 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_0            (0x01UL << DMAMUX\_CxCR\_NBREQ\_Pos)        }}
\DoxyCodeLine{9177 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_1            (0x02UL << DMAMUX\_CxCR\_NBREQ\_Pos)        }}
\DoxyCodeLine{9178 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_2            (0x04UL << DMAMUX\_CxCR\_NBREQ\_Pos)        }}
\DoxyCodeLine{9179 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_3            (0x08UL << DMAMUX\_CxCR\_NBREQ\_Pos)        }}
\DoxyCodeLine{9180 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_NBREQ\_4            (0x10UL << DMAMUX\_CxCR\_NBREQ\_Pos)        }}
\DoxyCodeLine{9181 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Pos        (24U)}}
\DoxyCodeLine{9182 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_Msk        (0x1FUL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)     }}
\DoxyCodeLine{9183 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID            DMAMUX\_CxCR\_SYNC\_ID\_Msk                 }}
\DoxyCodeLine{9184 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_0          (0x01UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)      }}
\DoxyCodeLine{9185 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_1          (0x02UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)      }}
\DoxyCodeLine{9186 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_2          (0x04UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)      }}
\DoxyCodeLine{9187 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_3          (0x08UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)      }}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define DMAMUX\_CxCR\_SYNC\_ID\_4          (0x10UL << DMAMUX\_CxCR\_SYNC\_ID\_Pos)      }}
\DoxyCodeLine{9190 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CSR register  **************/}}
\DoxyCodeLine{9191 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Pos            (0U)}}
\DoxyCodeLine{9192 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0\_Msk            (0x1UL << DMAMUX\_CSR\_SOF0\_Pos)          }}
\DoxyCodeLine{9193 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF0                DMAMUX\_CSR\_SOF0\_Msk                     }}
\DoxyCodeLine{9194 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Pos            (1U)}}
\DoxyCodeLine{9195 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1\_Msk            (0x1UL << DMAMUX\_CSR\_SOF1\_Pos)          }}
\DoxyCodeLine{9196 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF1                DMAMUX\_CSR\_SOF1\_Msk                     }}
\DoxyCodeLine{9197 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Pos            (2U)}}
\DoxyCodeLine{9198 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2\_Msk            (0x1UL << DMAMUX\_CSR\_SOF2\_Pos)          }}
\DoxyCodeLine{9199 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF2                DMAMUX\_CSR\_SOF2\_Msk                     }}
\DoxyCodeLine{9200 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Pos            (3U)}}
\DoxyCodeLine{9201 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3\_Msk            (0x1UL << DMAMUX\_CSR\_SOF3\_Pos)          }}
\DoxyCodeLine{9202 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF3                DMAMUX\_CSR\_SOF3\_Msk                     }}
\DoxyCodeLine{9203 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Pos            (4U)}}
\DoxyCodeLine{9204 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4\_Msk            (0x1UL << DMAMUX\_CSR\_SOF4\_Pos)          }}
\DoxyCodeLine{9205 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF4                DMAMUX\_CSR\_SOF4\_Msk                     }}
\DoxyCodeLine{9206 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Pos            (5U)}}
\DoxyCodeLine{9207 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5\_Msk            (0x1UL << DMAMUX\_CSR\_SOF5\_Pos)          }}
\DoxyCodeLine{9208 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF5                DMAMUX\_CSR\_SOF5\_Msk                     }}
\DoxyCodeLine{9209 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Pos            (6U)}}
\DoxyCodeLine{9210 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6\_Msk            (0x1UL << DMAMUX\_CSR\_SOF6\_Pos)          }}
\DoxyCodeLine{9211 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF6                DMAMUX\_CSR\_SOF6\_Msk                     }}
\DoxyCodeLine{9212 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Pos            (7U)}}
\DoxyCodeLine{9213 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7\_Msk            (0x1UL << DMAMUX\_CSR\_SOF7\_Pos)          }}
\DoxyCodeLine{9214 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF7                DMAMUX\_CSR\_SOF7\_Msk                     }}
\DoxyCodeLine{9215 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Pos            (8U)}}
\DoxyCodeLine{9216 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8\_Msk            (0x1UL << DMAMUX\_CSR\_SOF8\_Pos)          }}
\DoxyCodeLine{9217 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF8                DMAMUX\_CSR\_SOF8\_Msk                     }}
\DoxyCodeLine{9218 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Pos            (9U)}}
\DoxyCodeLine{9219 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9\_Msk            (0x1UL << DMAMUX\_CSR\_SOF9\_Pos)          }}
\DoxyCodeLine{9220 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF9                DMAMUX\_CSR\_SOF9\_Msk                     }}
\DoxyCodeLine{9221 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Pos           (10U)}}
\DoxyCodeLine{9222 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10\_Msk           (0x1UL << DMAMUX\_CSR\_SOF10\_Pos)         }}
\DoxyCodeLine{9223 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF10               DMAMUX\_CSR\_SOF10\_Msk                    }}
\DoxyCodeLine{9224 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Pos           (11U)}}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11\_Msk           (0x1UL << DMAMUX\_CSR\_SOF11\_Pos)         }}
\DoxyCodeLine{9226 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF11               DMAMUX\_CSR\_SOF11\_Msk                    }}
\DoxyCodeLine{9227 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12\_Pos           (12U)}}
\DoxyCodeLine{9228 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12\_Msk           (0x1UL << DMAMUX\_CSR\_SOF12\_Pos)         }}
\DoxyCodeLine{9229 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF12               DMAMUX\_CSR\_SOF12\_Msk                    }}
\DoxyCodeLine{9230 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13\_Pos           (13U)}}
\DoxyCodeLine{9231 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13\_Msk           (0x1UL << DMAMUX\_CSR\_SOF13\_Pos)         }}
\DoxyCodeLine{9232 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF13               DMAMUX\_CSR\_SOF13\_Msk                    }}
\DoxyCodeLine{9233 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14\_Pos           (14U)}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14\_Msk           (0x1UL << DMAMUX\_CSR\_SOF14\_Pos)         }}
\DoxyCodeLine{9235 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF14               DMAMUX\_CSR\_SOF14\_Msk                    }}
\DoxyCodeLine{9236 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15\_Pos           (15U)}}
\DoxyCodeLine{9237 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15\_Msk           (0x1UL << DMAMUX\_CSR\_SOF15\_Pos)         }}
\DoxyCodeLine{9238 \textcolor{preprocessor}{\#define DMAMUX\_CSR\_SOF15               DMAMUX\_CSR\_SOF15\_Msk                    }}
\DoxyCodeLine{9240 \textcolor{comment}{/********************  Bits definition for DMAMUX\_CFR register  **************/}}
\DoxyCodeLine{9241 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Pos           (0U)}}
\DoxyCodeLine{9242 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF0\_Pos)         }}
\DoxyCodeLine{9243 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF0               DMAMUX\_CFR\_CSOF0\_Msk                    }}
\DoxyCodeLine{9244 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Pos           (1U)}}
\DoxyCodeLine{9245 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF1\_Pos)         }}
\DoxyCodeLine{9246 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF1               DMAMUX\_CFR\_CSOF1\_Msk                    }}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Pos           (2U)}}
\DoxyCodeLine{9248 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF2\_Pos)         }}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF2               DMAMUX\_CFR\_CSOF2\_Msk                    }}
\DoxyCodeLine{9250 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Pos           (3U)}}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF3\_Pos)         }}
\DoxyCodeLine{9252 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF3               DMAMUX\_CFR\_CSOF3\_Msk                    }}
\DoxyCodeLine{9253 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Pos           (4U)}}
\DoxyCodeLine{9254 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF4\_Pos)         }}
\DoxyCodeLine{9255 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF4               DMAMUX\_CFR\_CSOF4\_Msk                    }}
\DoxyCodeLine{9256 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Pos           (5U)}}
\DoxyCodeLine{9257 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF5\_Pos)         }}
\DoxyCodeLine{9258 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF5               DMAMUX\_CFR\_CSOF5\_Msk                    }}
\DoxyCodeLine{9259 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Pos           (6U)}}
\DoxyCodeLine{9260 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF6\_Pos)         }}
\DoxyCodeLine{9261 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF6               DMAMUX\_CFR\_CSOF6\_Msk                    }}
\DoxyCodeLine{9262 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Pos           (7U)}}
\DoxyCodeLine{9263 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF7\_Pos)         }}
\DoxyCodeLine{9264 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF7               DMAMUX\_CFR\_CSOF7\_Msk                    }}
\DoxyCodeLine{9265 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Pos           (8U)}}
\DoxyCodeLine{9266 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF8\_Pos)         }}
\DoxyCodeLine{9267 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF8               DMAMUX\_CFR\_CSOF8\_Msk                    }}
\DoxyCodeLine{9268 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Pos           (9U)}}
\DoxyCodeLine{9269 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9\_Msk           (0x1UL << DMAMUX\_CFR\_CSOF9\_Pos)         }}
\DoxyCodeLine{9270 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF9               DMAMUX\_CFR\_CSOF9\_Msk                    }}
\DoxyCodeLine{9271 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Pos          (10U)}}
\DoxyCodeLine{9272 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF10\_Pos)        }}
\DoxyCodeLine{9273 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF10              DMAMUX\_CFR\_CSOF10\_Msk                   }}
\DoxyCodeLine{9274 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Pos          (11U)}}
\DoxyCodeLine{9275 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF11\_Pos)        }}
\DoxyCodeLine{9276 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF11              DMAMUX\_CFR\_CSOF11\_Msk                   }}
\DoxyCodeLine{9277 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12\_Pos          (12U)}}
\DoxyCodeLine{9278 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF12\_Pos)        }}
\DoxyCodeLine{9279 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF12              DMAMUX\_CFR\_CSOF12\_Msk                   }}
\DoxyCodeLine{9280 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13\_Pos          (13U)}}
\DoxyCodeLine{9281 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF13\_Pos)        }}
\DoxyCodeLine{9282 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF13              DMAMUX\_CFR\_CSOF13\_Msk                   }}
\DoxyCodeLine{9283 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14\_Pos          (14U)}}
\DoxyCodeLine{9284 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF14\_Pos)        }}
\DoxyCodeLine{9285 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF14              DMAMUX\_CFR\_CSOF14\_Msk                   }}
\DoxyCodeLine{9286 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15\_Pos          (15U)}}
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15\_Msk          (0x1UL << DMAMUX\_CFR\_CSOF15\_Pos)        }}
\DoxyCodeLine{9288 \textcolor{preprocessor}{\#define DMAMUX\_CFR\_CSOF15              DMAMUX\_CFR\_CSOF15\_Msk                   }}
\DoxyCodeLine{9290 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGxCR register  ************/}}
\DoxyCodeLine{9291 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Pos        (0U)}}
\DoxyCodeLine{9292 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_Msk        (0x1FUL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)     }}
\DoxyCodeLine{9293 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID            DMAMUX\_RGxCR\_SIG\_ID\_Msk                 }}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_0          (0x01UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)      }}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_1          (0x02UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)      }}
\DoxyCodeLine{9296 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_2          (0x04UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)      }}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_3          (0x08UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)      }}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_SIG\_ID\_4          (0x10UL << DMAMUX\_RGxCR\_SIG\_ID\_Pos)      }}
\DoxyCodeLine{9299 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Pos           (8U)}}
\DoxyCodeLine{9300 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE\_Msk           (0x1UL << DMAMUX\_RGxCR\_OIE\_Pos)         }}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_OIE               DMAMUX\_RGxCR\_OIE\_Msk                    }}
\DoxyCodeLine{9302 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Pos            (16U)}}
\DoxyCodeLine{9303 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE\_Msk            (0x1UL << DMAMUX\_RGxCR\_GE\_Pos)          }}
\DoxyCodeLine{9304 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GE                DMAMUX\_RGxCR\_GE\_Msk                     }}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Pos          (17U)}}
\DoxyCodeLine{9306 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_Msk          (0x3UL << DMAMUX\_RGxCR\_GPOL\_Pos)        }}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL              DMAMUX\_RGxCR\_GPOL\_Msk                   }}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_0            (0x1UL << DMAMUX\_RGxCR\_GPOL\_Pos)         }}
\DoxyCodeLine{9309 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GPOL\_1            (0x2UL << DMAMUX\_RGxCR\_GPOL\_Pos)         }}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Pos        (19U)}}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_Msk        (0x1FUL << DMAMUX\_RGxCR\_GNBREQ\_Pos)     }}
\DoxyCodeLine{9312 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ            DMAMUX\_RGxCR\_GNBREQ\_Msk                 }}
\DoxyCodeLine{9313 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_0          (0x01UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)      }}
\DoxyCodeLine{9314 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_1          (0x02UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)      }}
\DoxyCodeLine{9315 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_2          (0x04UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)      }}
\DoxyCodeLine{9316 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_3          (0x08UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)      }}
\DoxyCodeLine{9317 \textcolor{preprocessor}{\#define DMAMUX\_RGxCR\_GNBREQ\_4          (0x10UL << DMAMUX\_RGxCR\_GNBREQ\_Pos)      }}
\DoxyCodeLine{9319 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGSR register  **************/}}
\DoxyCodeLine{9320 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Pos            (0U)}}
\DoxyCodeLine{9321 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0\_Msk            (0x1UL << DMAMUX\_RGSR\_OF0\_Pos)          }}
\DoxyCodeLine{9322 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF0                DMAMUX\_RGSR\_OF0\_Msk                     }}
\DoxyCodeLine{9323 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Pos            (1U)}}
\DoxyCodeLine{9324 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1\_Msk            (0x1UL << DMAMUX\_RGSR\_OF1\_Pos)          }}
\DoxyCodeLine{9325 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF1                DMAMUX\_RGSR\_OF1\_Msk                     }}
\DoxyCodeLine{9326 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Pos            (2U)}}
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2\_Msk            (0x1UL << DMAMUX\_RGSR\_OF2\_Pos)          }}
\DoxyCodeLine{9328 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF2                DMAMUX\_RGSR\_OF2\_Msk                     }}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Pos            (3U)}}
\DoxyCodeLine{9330 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3\_Msk            (0x1UL << DMAMUX\_RGSR\_OF3\_Pos)          }}
\DoxyCodeLine{9331 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF3                DMAMUX\_RGSR\_OF3\_Msk                     }}
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF4\_Pos            (4U)}}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF4\_Msk            (0x1UL << DMAMUX\_RGSR\_OF4\_Pos)          }}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF4                DMAMUX\_RGSR\_OF4\_Msk                     }}
\DoxyCodeLine{9335 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF5\_Pos            (5U)}}
\DoxyCodeLine{9336 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF5\_Msk            (0x1UL << DMAMUX\_RGSR\_OF5\_Pos)          }}
\DoxyCodeLine{9337 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF5                DMAMUX\_RGSR\_OF5\_Msk                     }}
\DoxyCodeLine{9338 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF6\_Pos            (6U)}}
\DoxyCodeLine{9339 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF6\_Msk            (0x1UL << DMAMUX\_RGSR\_OF6\_Pos)          }}
\DoxyCodeLine{9340 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF6                DMAMUX\_RGSR\_OF6\_Msk                     }}
\DoxyCodeLine{9341 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF7\_Pos            (7U)}}
\DoxyCodeLine{9342 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF7\_Msk            (0x1UL << DMAMUX\_RGSR\_OF7\_Pos)          }}
\DoxyCodeLine{9343 \textcolor{preprocessor}{\#define DMAMUX\_RGSR\_OF7                DMAMUX\_RGSR\_OF7\_Msk                     }}
\DoxyCodeLine{9345 \textcolor{comment}{/********************  Bits definition for DMAMUX\_RGCFR register  **************/}}
\DoxyCodeLine{9346 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Pos          (0U)}}
\DoxyCodeLine{9347 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF0\_Pos)        }}
\DoxyCodeLine{9348 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF0              DMAMUX\_RGCFR\_COF0\_Msk                   }}
\DoxyCodeLine{9349 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Pos          (1U)}}
\DoxyCodeLine{9350 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF1\_Pos)        }}
\DoxyCodeLine{9351 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF1              DMAMUX\_RGCFR\_COF1\_Msk                   }}
\DoxyCodeLine{9352 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Pos          (2U)}}
\DoxyCodeLine{9353 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF2\_Pos)        }}
\DoxyCodeLine{9354 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF2              DMAMUX\_RGCFR\_COF2\_Msk                   }}
\DoxyCodeLine{9355 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Pos          (3U)}}
\DoxyCodeLine{9356 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF3\_Pos)        }}
\DoxyCodeLine{9357 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF3              DMAMUX\_RGCFR\_COF3\_Msk                   }}
\DoxyCodeLine{9358 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF4\_Pos          (4U)}}
\DoxyCodeLine{9359 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF4\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF4\_Pos)        }}
\DoxyCodeLine{9360 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF4              DMAMUX\_RGCFR\_COF4\_Msk                   }}
\DoxyCodeLine{9361 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF5\_Pos          (5U)}}
\DoxyCodeLine{9362 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF5\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF5\_Pos)        }}
\DoxyCodeLine{9363 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF5              DMAMUX\_RGCFR\_COF5\_Msk                   }}
\DoxyCodeLine{9364 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF6\_Pos          (6U)}}
\DoxyCodeLine{9365 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF6\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF6\_Pos)        }}
\DoxyCodeLine{9366 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF6              DMAMUX\_RGCFR\_COF6\_Msk                   }}
\DoxyCodeLine{9367 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF7\_Pos          (7U)}}
\DoxyCodeLine{9368 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF7\_Msk          (0x1UL << DMAMUX\_RGCFR\_COF7\_Pos)        }}
\DoxyCodeLine{9369 \textcolor{preprocessor}{\#define DMAMUX\_RGCFR\_COF7              DMAMUX\_RGCFR\_COF7\_Msk                   }}
\DoxyCodeLine{9371 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9372 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9373 \textcolor{comment}{/*                         AHB Master DMA2D Controller (DMA2D)                */}}
\DoxyCodeLine{9374 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9375 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9376 }
\DoxyCodeLine{9377 \textcolor{comment}{/********************  Bit definition for DMA2D\_CR register  ******************/}}
\DoxyCodeLine{9378 }
\DoxyCodeLine{9379 \textcolor{preprocessor}{\#define DMA2D\_CR\_START\_Pos         (0U)}}
\DoxyCodeLine{9380 \textcolor{preprocessor}{\#define DMA2D\_CR\_START\_Msk         (0x1UL << DMA2D\_CR\_START\_Pos)               }}
\DoxyCodeLine{9381 \textcolor{preprocessor}{\#define DMA2D\_CR\_START             DMA2D\_CR\_START\_Msk                          }}
\DoxyCodeLine{9382 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP\_Pos          (1U)}}
\DoxyCodeLine{9383 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP\_Msk          (0x1UL << DMA2D\_CR\_SUSP\_Pos)                }}
\DoxyCodeLine{9384 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP              DMA2D\_CR\_SUSP\_Msk                           }}
\DoxyCodeLine{9385 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT\_Pos         (2U)}}
\DoxyCodeLine{9386 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT\_Msk         (0x1UL << DMA2D\_CR\_ABORT\_Pos)               }}
\DoxyCodeLine{9387 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT             DMA2D\_CR\_ABORT\_Msk                          }}
\DoxyCodeLine{9388 \textcolor{preprocessor}{\#define DMA2D\_CR\_LOM\_Pos           (6U)}}
\DoxyCodeLine{9389 \textcolor{preprocessor}{\#define DMA2D\_CR\_LOM\_Msk           (0x1UL << DMA2D\_CR\_LOM\_Pos)                 }}
\DoxyCodeLine{9390 \textcolor{preprocessor}{\#define DMA2D\_CR\_LOM               DMA2D\_CR\_LOM\_Msk                            }}
\DoxyCodeLine{9391 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE\_Pos          (8U)}}
\DoxyCodeLine{9392 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE\_Msk          (0x1UL << DMA2D\_CR\_TEIE\_Pos)                }}
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE              DMA2D\_CR\_TEIE\_Msk                           }}
\DoxyCodeLine{9394 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE\_Pos          (9U)}}
\DoxyCodeLine{9395 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE\_Msk          (0x1UL << DMA2D\_CR\_TCIE\_Pos)                }}
\DoxyCodeLine{9396 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE              DMA2D\_CR\_TCIE\_Msk                           }}
\DoxyCodeLine{9397 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE\_Pos          (10U)}}
\DoxyCodeLine{9398 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE\_Msk          (0x1UL << DMA2D\_CR\_TWIE\_Pos)                }}
\DoxyCodeLine{9399 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE              DMA2D\_CR\_TWIE\_Msk                           }}
\DoxyCodeLine{9400 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE\_Pos         (11U)}}
\DoxyCodeLine{9401 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE\_Msk         (0x1UL << DMA2D\_CR\_CAEIE\_Pos)               }}
\DoxyCodeLine{9402 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE             DMA2D\_CR\_CAEIE\_Msk                          }}
\DoxyCodeLine{9403 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE\_Pos         (12U)}}
\DoxyCodeLine{9404 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE\_Msk         (0x1UL << DMA2D\_CR\_CTCIE\_Pos)               }}
\DoxyCodeLine{9405 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE             DMA2D\_CR\_CTCIE\_Msk                          }}
\DoxyCodeLine{9406 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE\_Pos          (13U)}}
\DoxyCodeLine{9407 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE\_Msk          (0x1UL << DMA2D\_CR\_CEIE\_Pos)                }}
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE              DMA2D\_CR\_CEIE\_Msk                           }}
\DoxyCodeLine{9409 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_Pos          (16U)}}
\DoxyCodeLine{9410 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_Msk          (0x7UL << DMA2D\_CR\_MODE\_Pos)                }}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE              DMA2D\_CR\_MODE\_Msk                           }}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_0            (0x1UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{9413 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_1            (0x2UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{9414 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_2            (0x4UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{9416 \textcolor{comment}{/********************  Bit definition for DMA2D\_ISR register  *****************/}}
\DoxyCodeLine{9417 }
\DoxyCodeLine{9418 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF\_Pos         (0U)}}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF\_Msk         (0x1UL << DMA2D\_ISR\_TEIF\_Pos)               }}
\DoxyCodeLine{9420 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF             DMA2D\_ISR\_TEIF\_Msk                          }}
\DoxyCodeLine{9421 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF\_Pos         (1U)}}
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF\_Msk         (0x1UL << DMA2D\_ISR\_TCIF\_Pos)               }}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF             DMA2D\_ISR\_TCIF\_Msk                          }}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF\_Pos         (2U)}}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF\_Msk         (0x1UL << DMA2D\_ISR\_TWIF\_Pos)               }}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF             DMA2D\_ISR\_TWIF\_Msk                          }}
\DoxyCodeLine{9427 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF\_Pos        (3U)}}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF\_Msk        (0x1UL << DMA2D\_ISR\_CAEIF\_Pos)              }}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF            DMA2D\_ISR\_CAEIF\_Msk                         }}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF\_Pos        (4U)}}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF\_Msk        (0x1UL << DMA2D\_ISR\_CTCIF\_Pos)              }}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF            DMA2D\_ISR\_CTCIF\_Msk                         }}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF\_Pos         (5U)}}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF\_Msk         (0x1UL << DMA2D\_ISR\_CEIF\_Pos)               }}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF             DMA2D\_ISR\_CEIF\_Msk                          }}
\DoxyCodeLine{9437 \textcolor{comment}{/********************  Bit definition for DMA2D\_IFCR register  ****************/}}
\DoxyCodeLine{9438 }
\DoxyCodeLine{9439 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF\_Pos       (0U)}}
\DoxyCodeLine{9440 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTEIF\_Pos)             }}
\DoxyCodeLine{9441 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF           DMA2D\_IFCR\_CTEIF\_Msk                        }}
\DoxyCodeLine{9442 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF\_Pos       (1U)}}
\DoxyCodeLine{9443 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTCIF\_Pos)             }}
\DoxyCodeLine{9444 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF           DMA2D\_IFCR\_CTCIF\_Msk                        }}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF\_Pos       (2U)}}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTWIF\_Pos)             }}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF           DMA2D\_IFCR\_CTWIF\_Msk                        }}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF\_Pos      (3U)}}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF\_Msk      (0x1UL << DMA2D\_IFCR\_CAECIF\_Pos)            }}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF          DMA2D\_IFCR\_CAECIF\_Msk                       }}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF\_Pos      (4U)}}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF\_Msk      (0x1UL << DMA2D\_IFCR\_CCTCIF\_Pos)            }}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF          DMA2D\_IFCR\_CCTCIF\_Msk                       }}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF\_Pos       (5U)}}
\DoxyCodeLine{9455 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF\_Msk       (0x1UL << DMA2D\_IFCR\_CCEIF\_Pos)             }}
\DoxyCodeLine{9456 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF           DMA2D\_IFCR\_CCEIF\_Msk                        }}
\DoxyCodeLine{9458 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGMAR register  ***************/}}
\DoxyCodeLine{9459 }
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA\_Pos         (0U)}}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA\_Msk         (0xFFFFFFFFUL << DMA2D\_FGMAR\_MA\_Pos)        }}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA             DMA2D\_FGMAR\_MA\_Msk                          }}
\DoxyCodeLine{9464 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGOR register  ****************/}}
\DoxyCodeLine{9465 }
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO\_Pos          (0U)}}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO\_Msk          (0xFFFFUL << DMA2D\_FGOR\_LO\_Pos)             }}
\DoxyCodeLine{9468 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO              DMA2D\_FGOR\_LO\_Msk                           }}
\DoxyCodeLine{9470 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGMAR register  ***************/}}
\DoxyCodeLine{9471 }
\DoxyCodeLine{9472 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA\_Pos         (0U)}}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA\_Msk         (0xFFFFFFFFUL << DMA2D\_BGMAR\_MA\_Pos)        }}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA             DMA2D\_BGMAR\_MA\_Msk                          }}
\DoxyCodeLine{9476 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGOR register  ****************/}}
\DoxyCodeLine{9477 }
\DoxyCodeLine{9478 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO\_Pos          (0U)}}
\DoxyCodeLine{9479 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO\_Msk          (0xFFFFUL << DMA2D\_BGOR\_LO\_Pos)             }}
\DoxyCodeLine{9480 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO              DMA2D\_BGOR\_LO\_Msk                           }}
\DoxyCodeLine{9482 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGPFCCR register  *************/}}
\DoxyCodeLine{9483 }
\DoxyCodeLine{9484 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_Pos       (0U)}}
\DoxyCodeLine{9485 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_Msk       (0xFUL << DMA2D\_FGPFCCR\_CM\_Pos)             }}
\DoxyCodeLine{9486 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM           DMA2D\_FGPFCCR\_CM\_Msk                        }}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_0         (0x1UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_1         (0x2UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9489 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_2         (0x4UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_3         (0x8UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM\_Pos      (4U)}}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM\_Msk      (0x1UL << DMA2D\_FGPFCCR\_CCM\_Pos)            }}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM          DMA2D\_FGPFCCR\_CCM\_Msk                       }}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START\_Pos    (5U)}}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START\_Msk    (0x1UL << DMA2D\_FGPFCCR\_START\_Pos)          }}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START        DMA2D\_FGPFCCR\_START\_Msk                     }}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS\_Pos       (8U)}}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS\_Msk       (0xFFUL << DMA2D\_FGPFCCR\_CS\_Pos)            }}
\DoxyCodeLine{9499 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS           DMA2D\_FGPFCCR\_CS\_Msk                        }}
\DoxyCodeLine{9500 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_Pos       (16U)}}
\DoxyCodeLine{9501 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_Msk       (0x3UL << DMA2D\_FGPFCCR\_AM\_Pos)             }}
\DoxyCodeLine{9502 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM           DMA2D\_FGPFCCR\_AM\_Msk                        }}
\DoxyCodeLine{9503 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_0         (0x1UL << DMA2D\_FGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{9504 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_1         (0x2UL << DMA2D\_FGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CSS\_Pos      (18U)}}
\DoxyCodeLine{9506 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CSS\_Msk      (0x3UL << DMA2D\_FGPFCCR\_CSS\_Pos)            }}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CSS          DMA2D\_FGPFCCR\_CSS\_Msk                       }\textcolor{comment}{/* !< Chroma Sub-\/Sampling */}\textcolor{preprocessor}{}}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CSS\_0        (0x1UL << DMA2D\_FGPFCCR\_CSS\_Pos)             }}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CSS\_1        (0x2UL << DMA2D\_FGPFCCR\_CSS\_Pos)             }}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AI\_Pos       (20U)}}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AI\_Msk       (0x1UL << DMA2D\_FGPFCCR\_AI\_Pos)             }}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AI           DMA2D\_FGPFCCR\_AI\_Msk                        }}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_RBS\_Pos      (21U)}}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_RBS\_Msk      (0x1UL << DMA2D\_FGPFCCR\_RBS\_Pos)            }}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_RBS          DMA2D\_FGPFCCR\_RBS\_Msk                       }}
\DoxyCodeLine{9516 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA\_Pos    (24U)}}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA\_Msk    (0xFFUL << DMA2D\_FGPFCCR\_ALPHA\_Pos)         }}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA        DMA2D\_FGPFCCR\_ALPHA\_Msk                     }}
\DoxyCodeLine{9520 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCOLR register  **************/}}
\DoxyCodeLine{9521 }
\DoxyCodeLine{9522 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE\_Pos      (0U)}}
\DoxyCodeLine{9523 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE\_Msk      (0xFFUL << DMA2D\_FGCOLR\_BLUE\_Pos)           }}
\DoxyCodeLine{9524 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE          DMA2D\_FGCOLR\_BLUE\_Msk                       }}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN\_Pos     (8U)}}
\DoxyCodeLine{9526 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN\_Msk     (0xFFUL << DMA2D\_FGCOLR\_GREEN\_Pos)          }}
\DoxyCodeLine{9527 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN         DMA2D\_FGCOLR\_GREEN\_Msk                      }}
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED\_Pos       (16U)}}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED\_Msk       (0xFFUL << DMA2D\_FGCOLR\_RED\_Pos)            }}
\DoxyCodeLine{9530 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED           DMA2D\_FGCOLR\_RED\_Msk                        }}
\DoxyCodeLine{9532 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGPFCCR register  *************/}}
\DoxyCodeLine{9533 }
\DoxyCodeLine{9534 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_Pos       (0U)}}
\DoxyCodeLine{9535 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_Msk       (0xFUL << DMA2D\_BGPFCCR\_CM\_Pos)             }}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM           DMA2D\_BGPFCCR\_CM\_Msk                        }}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_0         (0x1UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_1         (0x2UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9539 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_2         (0x4UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9540 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_3         (0x8UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM\_Pos      (4U)}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM\_Msk      (0x1UL << DMA2D\_BGPFCCR\_CCM\_Pos)            }}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM          DMA2D\_BGPFCCR\_CCM\_Msk                       }}
\DoxyCodeLine{9544 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START\_Pos    (5U)}}
\DoxyCodeLine{9545 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START\_Msk    (0x1UL << DMA2D\_BGPFCCR\_START\_Pos)          }}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START        DMA2D\_BGPFCCR\_START\_Msk                     }}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS\_Pos       (8U)}}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS\_Msk       (0xFFUL << DMA2D\_BGPFCCR\_CS\_Pos)            }}
\DoxyCodeLine{9549 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS           DMA2D\_BGPFCCR\_CS\_Msk                        }}
\DoxyCodeLine{9550 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_Pos       (16U)}}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_Msk       (0x3UL << DMA2D\_BGPFCCR\_AM\_Pos)             }}
\DoxyCodeLine{9552 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM           DMA2D\_BGPFCCR\_AM\_Msk                        }}
\DoxyCodeLine{9553 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_0         (0x1UL << DMA2D\_BGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{9554 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_1         (0x2UL << DMA2D\_BGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{9555 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AI\_Pos       (20U)}}
\DoxyCodeLine{9556 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AI\_Msk       (0x1UL << DMA2D\_BGPFCCR\_AI\_Pos)             }}
\DoxyCodeLine{9557 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AI           DMA2D\_BGPFCCR\_AI\_Msk                        }}
\DoxyCodeLine{9558 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_RBS\_Pos      (21U)}}
\DoxyCodeLine{9559 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_RBS\_Msk      (0x1UL << DMA2D\_BGPFCCR\_RBS\_Pos)            }}
\DoxyCodeLine{9560 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_RBS          DMA2D\_BGPFCCR\_RBS\_Msk                       }}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA\_Pos    (24U)}}
\DoxyCodeLine{9562 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA\_Msk    (0xFFUL << DMA2D\_BGPFCCR\_ALPHA\_Pos)         }}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA        DMA2D\_BGPFCCR\_ALPHA\_Msk                     }}
\DoxyCodeLine{9565 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCOLR register  **************/}}
\DoxyCodeLine{9566 }
\DoxyCodeLine{9567 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE\_Pos      (0U)}}
\DoxyCodeLine{9568 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE\_Msk      (0xFFUL << DMA2D\_BGCOLR\_BLUE\_Pos)           }}
\DoxyCodeLine{9569 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE          DMA2D\_BGCOLR\_BLUE\_Msk                       }}
\DoxyCodeLine{9570 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN\_Pos     (8U)}}
\DoxyCodeLine{9571 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN\_Msk     (0xFFUL << DMA2D\_BGCOLR\_GREEN\_Pos)          }}
\DoxyCodeLine{9572 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN         DMA2D\_BGCOLR\_GREEN\_Msk                      }}
\DoxyCodeLine{9573 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED\_Pos       (16U)}}
\DoxyCodeLine{9574 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED\_Msk       (0xFFUL << DMA2D\_BGCOLR\_RED\_Pos)            }}
\DoxyCodeLine{9575 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED           DMA2D\_BGCOLR\_RED\_Msk                        }}
\DoxyCodeLine{9577 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCMAR register  **************/}}
\DoxyCodeLine{9578 }
\DoxyCodeLine{9579 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA\_Pos        (0U)}}
\DoxyCodeLine{9580 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA2D\_FGCMAR\_MA\_Pos)       }}
\DoxyCodeLine{9581 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA            DMA2D\_FGCMAR\_MA\_Msk                         }}
\DoxyCodeLine{9583 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCMAR register  **************/}}
\DoxyCodeLine{9584 }
\DoxyCodeLine{9585 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA\_Pos        (0U)}}
\DoxyCodeLine{9586 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA2D\_BGCMAR\_MA\_Pos)       }}
\DoxyCodeLine{9587 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA            DMA2D\_BGCMAR\_MA\_Msk                         }}
\DoxyCodeLine{9589 \textcolor{comment}{/********************  Bit definition for DMA2D\_OPFCCR register  **************/}}
\DoxyCodeLine{9590 }
\DoxyCodeLine{9591 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_Pos        (0U)}}
\DoxyCodeLine{9592 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_Msk        (0x7UL << DMA2D\_OPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9593 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM            DMA2D\_OPFCCR\_CM\_Msk                         }}
\DoxyCodeLine{9594 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_0          (0x1UL << DMA2D\_OPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9595 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_1          (0x2UL << DMA2D\_OPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9596 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_2          (0x4UL << DMA2D\_OPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{9597 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_SB\_Pos        (8U)}}
\DoxyCodeLine{9598 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_SB\_Msk        (0x1UL << DMA2D\_OPFCCR\_SB\_Pos)              }}
\DoxyCodeLine{9599 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_SB            DMA2D\_OPFCCR\_SB\_Msk                         }}
\DoxyCodeLine{9600 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_AI\_Pos        (20U)}}
\DoxyCodeLine{9601 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_AI\_Msk        (0x1UL << DMA2D\_OPFCCR\_AI\_Pos)              }}
\DoxyCodeLine{9602 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_AI            DMA2D\_OPFCCR\_AI\_Msk                         }}
\DoxyCodeLine{9603 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_RBS\_Pos       (21U)}}
\DoxyCodeLine{9604 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_RBS\_Msk       (0x1UL << DMA2D\_OPFCCR\_RBS\_Pos)             }}
\DoxyCodeLine{9605 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_RBS           DMA2D\_OPFCCR\_RBS\_Msk                        }}
\DoxyCodeLine{9607 \textcolor{comment}{/********************  Bit definition for DMA2D\_OCOLR register  ***************/}}
\DoxyCodeLine{9608 }
\DoxyCodeLine{9611 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_1\_Pos     (0U)}}
\DoxyCodeLine{9612 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_1\_Msk     (0xFFUL <<DMA2D\_OCOLR\_BLUE\_1\_Pos)            }\textcolor{comment}{/*0x000000FFU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9613 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_1         DMA2D\_OCOLR\_BLUE\_1\_Msk                      }}
\DoxyCodeLine{9614 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_1\_Pos    (8U)}}
\DoxyCodeLine{9615 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_1\_Msk    (0xFFUL<<DMA2D\_OCOLR\_GREEN\_1\_Pos)            }\textcolor{comment}{/*0x0000FF00U)*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9616 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_1        DMA2D\_OCOLR\_GREEN\_1\_Msk                     }}
\DoxyCodeLine{9617 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_1\_Pos      (16U)}}
\DoxyCodeLine{9618 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_1\_Msk      (0xFFUL << DMA2D\_OCOLR\_RED\_1\_Pos)            }\textcolor{comment}{/*0x00FF0000U */}\textcolor{preprocessor}{}}
\DoxyCodeLine{9619 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_1          DMA2D\_OCOLR\_RED\_1\_Msk                       }}
\DoxyCodeLine{9620 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_1\_Pos    (24U)}}
\DoxyCodeLine{9621 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_1\_Msk    (0xFFUL << DMA2D\_OCOLR\_ALPHA\_1\_Pos)          }\textcolor{comment}{/*0xFF000000U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9622 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_1        DMA2D\_OCOLR\_ALPHA\_1\_Msk                     }}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_2\_Pos     (0U)}}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_2\_Msk     (0x1FUL <<DMA2D\_OCOLR\_BLUE\_2\_Pos)            }\textcolor{comment}{/*0x0000001FU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9627 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_2         DMA2D\_OCOLR\_BLUE\_2\_Msk                      }}
\DoxyCodeLine{9628 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_2\_Pos    (5U)}}
\DoxyCodeLine{9629 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_2\_Msk    (0x7EUL << DMA2D\_OCOLR\_GREEN\_2\_Pos)          }\textcolor{comment}{/* 0x000007E0U */}\textcolor{preprocessor}{}}
\DoxyCodeLine{9630 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_2        DMA2D\_OCOLR\_GREEN\_2\_Msk                     }}
\DoxyCodeLine{9631 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_2\_Pos      (11U)}}
\DoxyCodeLine{9632 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_2\_Msk      (0xF8UL<<DMA2D\_OCOLR\_RED\_2\_Pos)              }\textcolor{comment}{/*0x0000F800U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_2          DMA2D\_OCOLR\_RED\_2\_Msk                       }}
\DoxyCodeLine{9636 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_3\_Pos     (0U)}}
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_3\_Msk     (0x1FUL << DMA2D\_OCOLR\_BLUE\_3\_Pos)           }\textcolor{comment}{/*0x0000001FU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_3         DMA2D\_OCOLR\_BLUE\_3\_Msk                      }}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_3\_Pos    (5U)}}
\DoxyCodeLine{9640 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_3\_Msk    (0x3EUL << DMA2D\_OCOLR\_GREEN\_3\_Pos)          }\textcolor{comment}{/*0x000003E0U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9641 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_3        DMA2D\_OCOLR\_GREEN\_3\_Msk                     }}
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_3\_Pos      (10U)}}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_3\_Msk      (0x7CUL << DMA2D\_OCOLR\_RED\_3\_Pos)            }\textcolor{comment}{/* 0x00007C00U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_3          DMA2D\_OCOLR\_RED\_3\_Msk                       }}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_3\_Pos    (15U)}}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_3\_Msk    (0x1UL << DMA2D\_OCOLR\_ALPHA\_3\_Pos)           }\textcolor{comment}{/*0x00008000U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_3        DMA2D\_OCOLR\_ALPHA\_3\_Msk                     }}
\DoxyCodeLine{9650 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_4\_Pos     (0U)}}
\DoxyCodeLine{9651 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_4\_Msk     (0xFUL << DMA2D\_OCOLR\_BLUE\_4\_Pos)            }\textcolor{comment}{/*0x0000000FU*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9652 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_4         DMA2D\_OCOLR\_BLUE\_4\_Msk                      }}
\DoxyCodeLine{9653 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_4\_Pos    (4U)}}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_4\_Msk    (0xFUL << DMA2D\_OCOLR\_GREEN\_4\_Pos)           }\textcolor{comment}{/*0x000000F0U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_4        DMA2D\_OCOLR\_GREEN\_4\_Msk                     }}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_4\_Pos      (8U)}}
\DoxyCodeLine{9657 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_4\_Msk      (0xFUL << DMA2D\_OCOLR\_RED\_4\_Pos)             }\textcolor{comment}{/*0x00000F00U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9658 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_4          DMA2D\_OCOLR\_RED\_4\_Msk                       }}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_4\_Pos    (12U)}}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_4\_Msk    (0xFUL << DMA2D\_OCOLR\_ALPHA\_4\_Pos)            }\textcolor{comment}{/*0x0000F000U*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_4        DMA2D\_OCOLR\_ALPHA\_4\_Msk                     }}
\DoxyCodeLine{9663 \textcolor{comment}{/********************  Bit definition for DMA2D\_OMAR register  ****************/}}
\DoxyCodeLine{9664 }
\DoxyCodeLine{9665 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA\_Pos          (0U)}}
\DoxyCodeLine{9666 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA\_Msk          (0xFFFFFFFFUL << DMA2D\_OMAR\_MA\_Pos)         }}
\DoxyCodeLine{9667 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA              DMA2D\_OMAR\_MA\_Msk                           }}
\DoxyCodeLine{9669 \textcolor{comment}{/********************  Bit definition for DMA2D\_OOR register  *****************/}}
\DoxyCodeLine{9670 }
\DoxyCodeLine{9671 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO\_Pos           (0U)}}
\DoxyCodeLine{9672 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO\_Msk           (0xFFFFUL << DMA2D\_OOR\_LO\_Pos)              }}
\DoxyCodeLine{9673 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO               DMA2D\_OOR\_LO\_Msk                            }}
\DoxyCodeLine{9675 \textcolor{comment}{/********************  Bit definition for DMA2D\_NLR register  *****************/}}
\DoxyCodeLine{9676 }
\DoxyCodeLine{9677 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL\_Pos           (0U)}}
\DoxyCodeLine{9678 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL\_Msk           (0xFFFFUL << DMA2D\_NLR\_NL\_Pos)              }}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL               DMA2D\_NLR\_NL\_Msk                            }}
\DoxyCodeLine{9680 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL\_Pos           (16U)}}
\DoxyCodeLine{9681 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL\_Msk           (0x3FFFUL << DMA2D\_NLR\_PL\_Pos)              }}
\DoxyCodeLine{9682 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL               DMA2D\_NLR\_PL\_Msk                            }}
\DoxyCodeLine{9684 \textcolor{comment}{/********************  Bit definition for DMA2D\_LWR register  *****************/}}
\DoxyCodeLine{9685 }
\DoxyCodeLine{9686 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW\_Pos           (0U)}}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW\_Msk           (0xFFFFUL << DMA2D\_LWR\_LW\_Pos)              }}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW               DMA2D\_LWR\_LW\_Msk                            }}
\DoxyCodeLine{9690 \textcolor{comment}{/********************  Bit definition for DMA2D\_AMTCR register  ***************/}}
\DoxyCodeLine{9691 }
\DoxyCodeLine{9692 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN\_Pos         (0U)}}
\DoxyCodeLine{9693 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN\_Msk         (0x1UL << DMA2D\_AMTCR\_EN\_Pos)               }}
\DoxyCodeLine{9694 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN             DMA2D\_AMTCR\_EN\_Msk                          }}
\DoxyCodeLine{9695 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT\_Pos         (8U)}}
\DoxyCodeLine{9696 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT\_Msk         (0xFFUL << DMA2D\_AMTCR\_DT\_Pos)              }}
\DoxyCodeLine{9697 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT             DMA2D\_AMTCR\_DT\_Msk                          }}
\DoxyCodeLine{9700 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCLUT register  **************/}}
\DoxyCodeLine{9701 }
\DoxyCodeLine{9702 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCLUT register  **************/}}
\DoxyCodeLine{9703 }
\DoxyCodeLine{9704 }
\DoxyCodeLine{9705 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9706 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9707 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{9708 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9709 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9710 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR1 register  *******************/}}
\DoxyCodeLine{9711 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR\_Pos          (0U)}}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR\_Msk          (0x3FFFFFUL << EXTI\_RTSR1\_TR\_Pos)           }}
\DoxyCodeLine{9713 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR              EXTI\_RTSR1\_TR\_Msk                           }}
\DoxyCodeLine{9714 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR0\_Pos         (0U)}}
\DoxyCodeLine{9715 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR0\_Msk         (0x1UL << EXTI\_RTSR1\_TR0\_Pos)               }}
\DoxyCodeLine{9716 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR0             EXTI\_RTSR1\_TR0\_Msk                          }}
\DoxyCodeLine{9717 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR1\_Pos         (1U)}}
\DoxyCodeLine{9718 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR1\_Msk         (0x1UL << EXTI\_RTSR1\_TR1\_Pos)               }}
\DoxyCodeLine{9719 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR1             EXTI\_RTSR1\_TR1\_Msk                          }}
\DoxyCodeLine{9720 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR2\_Pos         (2U)}}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR2\_Msk         (0x1UL << EXTI\_RTSR1\_TR2\_Pos)               }}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR2             EXTI\_RTSR1\_TR2\_Msk                          }}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR3\_Pos         (3U)}}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR3\_Msk         (0x1UL << EXTI\_RTSR1\_TR3\_Pos)               }}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR3             EXTI\_RTSR1\_TR3\_Msk                          }}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR4\_Pos         (4U)}}
\DoxyCodeLine{9727 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR4\_Msk         (0x1UL << EXTI\_RTSR1\_TR4\_Pos)               }}
\DoxyCodeLine{9728 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR4             EXTI\_RTSR1\_TR4\_Msk                          }}
\DoxyCodeLine{9729 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR5\_Pos         (5U)}}
\DoxyCodeLine{9730 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR5\_Msk         (0x1UL << EXTI\_RTSR1\_TR5\_Pos)               }}
\DoxyCodeLine{9731 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR5             EXTI\_RTSR1\_TR5\_Msk                          }}
\DoxyCodeLine{9732 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR6\_Pos         (6U)}}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR6\_Msk         (0x1UL << EXTI\_RTSR1\_TR6\_Pos)               }}
\DoxyCodeLine{9734 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR6             EXTI\_RTSR1\_TR6\_Msk                          }}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR7\_Pos         (7U)}}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR7\_Msk         (0x1UL << EXTI\_RTSR1\_TR7\_Pos)               }}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR7             EXTI\_RTSR1\_TR7\_Msk                          }}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR8\_Pos         (8U)}}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR8\_Msk         (0x1UL << EXTI\_RTSR1\_TR8\_Pos)               }}
\DoxyCodeLine{9740 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR8             EXTI\_RTSR1\_TR8\_Msk                          }}
\DoxyCodeLine{9741 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR9\_Pos         (9U)}}
\DoxyCodeLine{9742 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR9\_Msk         (0x1UL << EXTI\_RTSR1\_TR9\_Pos)               }}
\DoxyCodeLine{9743 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR9             EXTI\_RTSR1\_TR9\_Msk                          }}
\DoxyCodeLine{9744 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR10\_Pos        (10U)}}
\DoxyCodeLine{9745 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR10\_Msk        (0x1UL << EXTI\_RTSR1\_TR10\_Pos)              }}
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR10            EXTI\_RTSR1\_TR10\_Msk                         }}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR11\_Pos        (11U)}}
\DoxyCodeLine{9748 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR11\_Msk        (0x1UL << EXTI\_RTSR1\_TR11\_Pos)              }}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR11            EXTI\_RTSR1\_TR11\_Msk                         }}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR12\_Pos        (12U)}}
\DoxyCodeLine{9751 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR12\_Msk        (0x1UL << EXTI\_RTSR1\_TR12\_Pos)              }}
\DoxyCodeLine{9752 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR12            EXTI\_RTSR1\_TR12\_Msk                         }}
\DoxyCodeLine{9753 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR13\_Pos        (13U)}}
\DoxyCodeLine{9754 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR13\_Msk        (0x1UL << EXTI\_RTSR1\_TR13\_Pos)              }}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR13            EXTI\_RTSR1\_TR13\_Msk                         }}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR14\_Pos        (14U)}}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR14\_Msk        (0x1UL << EXTI\_RTSR1\_TR14\_Pos)              }}
\DoxyCodeLine{9758 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR14            EXTI\_RTSR1\_TR14\_Msk                         }}
\DoxyCodeLine{9759 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR15\_Pos        (15U)}}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR15\_Msk        (0x1UL << EXTI\_RTSR1\_TR15\_Pos)              }}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR15            EXTI\_RTSR1\_TR15\_Msk                         }}
\DoxyCodeLine{9762 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR16\_Pos        (16U)}}
\DoxyCodeLine{9763 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR16\_Msk        (0x1UL << EXTI\_RTSR1\_TR16\_Pos)              }}
\DoxyCodeLine{9764 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR16            EXTI\_RTSR1\_TR16\_Msk                         }}
\DoxyCodeLine{9765 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR17\_Pos        (17U)}}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR17\_Msk        (0x1UL << EXTI\_RTSR1\_TR17\_Pos)              }}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR17            EXTI\_RTSR1\_TR17\_Msk                         }}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR18\_Pos        (18U)}}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR18\_Msk        (0x1UL << EXTI\_RTSR1\_TR18\_Pos)              }}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR18            EXTI\_RTSR1\_TR18\_Msk                         }}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR19\_Pos        (19U)}}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR19\_Msk        (0x1UL << EXTI\_RTSR1\_TR19\_Pos)              }}
\DoxyCodeLine{9773 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR19            EXTI\_RTSR1\_TR19\_Msk                         }}
\DoxyCodeLine{9774 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR20\_Pos        (20U)}}
\DoxyCodeLine{9775 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR20\_Msk        (0x1UL << EXTI\_RTSR1\_TR20\_Pos)              }}
\DoxyCodeLine{9776 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR20            EXTI\_RTSR1\_TR20\_Msk                         }}
\DoxyCodeLine{9777 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR21\_Pos        (21U)}}
\DoxyCodeLine{9778 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR21\_Msk        (0x1UL << EXTI\_RTSR1\_TR21\_Pos)              }}
\DoxyCodeLine{9779 \textcolor{preprocessor}{\#define EXTI\_RTSR1\_TR21            EXTI\_RTSR1\_TR21\_Msk                         }}
\DoxyCodeLine{9781 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR1 register  *******************/}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR\_Pos          (0U)}}
\DoxyCodeLine{9783 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR\_Msk          (0x3FFFFFUL << EXTI\_FTSR1\_TR\_Pos)           }}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR              EXTI\_FTSR1\_TR\_Msk                           }}
\DoxyCodeLine{9785 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR0\_Pos         (0U)}}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR0\_Msk         (0x1UL << EXTI\_FTSR1\_TR0\_Pos)               }}
\DoxyCodeLine{9787 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR0             EXTI\_FTSR1\_TR0\_Msk                          }}
\DoxyCodeLine{9788 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR1\_Pos         (1U)}}
\DoxyCodeLine{9789 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR1\_Msk         (0x1UL << EXTI\_FTSR1\_TR1\_Pos)               }}
\DoxyCodeLine{9790 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR1             EXTI\_FTSR1\_TR1\_Msk                          }}
\DoxyCodeLine{9791 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR2\_Pos         (2U)}}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR2\_Msk         (0x1UL << EXTI\_FTSR1\_TR2\_Pos)               }}
\DoxyCodeLine{9793 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR2             EXTI\_FTSR1\_TR2\_Msk                          }}
\DoxyCodeLine{9794 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR3\_Pos         (3U)}}
\DoxyCodeLine{9795 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR3\_Msk         (0x1UL << EXTI\_FTSR1\_TR3\_Pos)               }}
\DoxyCodeLine{9796 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR3             EXTI\_FTSR1\_TR3\_Msk                          }}
\DoxyCodeLine{9797 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR4\_Pos         (4U)}}
\DoxyCodeLine{9798 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR4\_Msk         (0x1UL << EXTI\_FTSR1\_TR4\_Pos)               }}
\DoxyCodeLine{9799 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR4             EXTI\_FTSR1\_TR4\_Msk                          }}
\DoxyCodeLine{9800 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR5\_Pos         (5U)}}
\DoxyCodeLine{9801 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR5\_Msk         (0x1UL << EXTI\_FTSR1\_TR5\_Pos)               }}
\DoxyCodeLine{9802 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR5             EXTI\_FTSR1\_TR5\_Msk                          }}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR6\_Pos         (6U)}}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR6\_Msk         (0x1UL << EXTI\_FTSR1\_TR6\_Pos)               }}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR6             EXTI\_FTSR1\_TR6\_Msk                          }}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR7\_Pos         (7U)}}
\DoxyCodeLine{9807 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR7\_Msk         (0x1UL << EXTI\_FTSR1\_TR7\_Pos)               }}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR7             EXTI\_FTSR1\_TR7\_Msk                          }}
\DoxyCodeLine{9809 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR8\_Pos         (8U)}}
\DoxyCodeLine{9810 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR8\_Msk         (0x1UL << EXTI\_FTSR1\_TR8\_Pos)               }}
\DoxyCodeLine{9811 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR8             EXTI\_FTSR1\_TR8\_Msk                          }}
\DoxyCodeLine{9812 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR9\_Pos         (9U)}}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR9\_Msk         (0x1UL << EXTI\_FTSR1\_TR9\_Pos)               }}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR9             EXTI\_FTSR1\_TR9\_Msk                          }}
\DoxyCodeLine{9815 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR10\_Pos        (10U)}}
\DoxyCodeLine{9816 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR10\_Msk        (0x1UL << EXTI\_FTSR1\_TR10\_Pos)              }}
\DoxyCodeLine{9817 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR10            EXTI\_FTSR1\_TR10\_Msk                         }}
\DoxyCodeLine{9818 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR11\_Pos        (11U)}}
\DoxyCodeLine{9819 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR11\_Msk        (0x1UL << EXTI\_FTSR1\_TR11\_Pos)              }}
\DoxyCodeLine{9820 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR11            EXTI\_FTSR1\_TR11\_Msk                         }}
\DoxyCodeLine{9821 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR12\_Pos        (12U)}}
\DoxyCodeLine{9822 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR12\_Msk        (0x1UL << EXTI\_FTSR1\_TR12\_Pos)              }}
\DoxyCodeLine{9823 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR12            EXTI\_FTSR1\_TR12\_Msk                         }}
\DoxyCodeLine{9824 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR13\_Pos        (13U)}}
\DoxyCodeLine{9825 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR13\_Msk        (0x1UL << EXTI\_FTSR1\_TR13\_Pos)              }}
\DoxyCodeLine{9826 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR13            EXTI\_FTSR1\_TR13\_Msk                         }}
\DoxyCodeLine{9827 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR14\_Pos        (14U)}}
\DoxyCodeLine{9828 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR14\_Msk        (0x1UL << EXTI\_FTSR1\_TR14\_Pos)              }}
\DoxyCodeLine{9829 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR14            EXTI\_FTSR1\_TR14\_Msk                         }}
\DoxyCodeLine{9830 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR15\_Pos        (15U)}}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR15\_Msk        (0x1UL << EXTI\_FTSR1\_TR15\_Pos)              }}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR15            EXTI\_FTSR1\_TR15\_Msk                         }}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR16\_Pos        (16U)}}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR16\_Msk        (0x1UL << EXTI\_FTSR1\_TR16\_Pos)              }}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR16            EXTI\_FTSR1\_TR16\_Msk                         }}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR17\_Pos        (17U)}}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR17\_Msk        (0x1UL << EXTI\_FTSR1\_TR17\_Pos)              }}
\DoxyCodeLine{9838 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR17            EXTI\_FTSR1\_TR17\_Msk                         }}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR18\_Pos        (18U)}}
\DoxyCodeLine{9840 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR18\_Msk        (0x1UL << EXTI\_FTSR1\_TR18\_Pos)              }}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR18            EXTI\_FTSR1\_TR18\_Msk                         }}
\DoxyCodeLine{9842 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR19\_Pos        (19U)}}
\DoxyCodeLine{9843 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR19\_Msk        (0x1UL << EXTI\_FTSR1\_TR19\_Pos)              }}
\DoxyCodeLine{9844 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR19            EXTI\_FTSR1\_TR19\_Msk                         }}
\DoxyCodeLine{9845 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR20\_Pos        (20U)}}
\DoxyCodeLine{9846 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR20\_Msk        (0x1UL << EXTI\_FTSR1\_TR20\_Pos)              }}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR20            EXTI\_FTSR1\_TR20\_Msk                         }}
\DoxyCodeLine{9848 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR21\_Pos        (21U)}}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR21\_Msk        (0x1UL << EXTI\_FTSR1\_TR21\_Pos)              }}
\DoxyCodeLine{9850 \textcolor{preprocessor}{\#define EXTI\_FTSR1\_TR21            EXTI\_FTSR1\_TR21\_Msk                         }}
\DoxyCodeLine{9852 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER1 register  ******************/}}
\DoxyCodeLine{9853 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER0\_Pos     (0U)}}
\DoxyCodeLine{9854 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER0\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER0\_Pos)           }}
\DoxyCodeLine{9855 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER0         EXTI\_SWIER1\_SWIER0\_Msk                      }}
\DoxyCodeLine{9856 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER1\_Pos     (1U)}}
\DoxyCodeLine{9857 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER1\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER1\_Pos)           }}
\DoxyCodeLine{9858 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER1         EXTI\_SWIER1\_SWIER1\_Msk                      }}
\DoxyCodeLine{9859 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER2\_Pos     (2U)}}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER2\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER2\_Pos)           }}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER2         EXTI\_SWIER1\_SWIER2\_Msk                      }}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER3\_Pos     (3U)}}
\DoxyCodeLine{9863 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER3\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER3\_Pos)           }}
\DoxyCodeLine{9864 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER3         EXTI\_SWIER1\_SWIER3\_Msk                      }}
\DoxyCodeLine{9865 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER4\_Pos     (4U)}}
\DoxyCodeLine{9866 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER4\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER4\_Pos)           }}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER4         EXTI\_SWIER1\_SWIER4\_Msk                      }}
\DoxyCodeLine{9868 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER5\_Pos     (5U)}}
\DoxyCodeLine{9869 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER5\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER5\_Pos)           }}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER5         EXTI\_SWIER1\_SWIER5\_Msk                      }}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER6\_Pos     (6U)}}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER6\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER6\_Pos)           }}
\DoxyCodeLine{9873 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER6         EXTI\_SWIER1\_SWIER6\_Msk                      }}
\DoxyCodeLine{9874 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER7\_Pos     (7U)}}
\DoxyCodeLine{9875 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER7\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER7\_Pos)           }}
\DoxyCodeLine{9876 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER7         EXTI\_SWIER1\_SWIER7\_Msk                      }}
\DoxyCodeLine{9877 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER8\_Pos     (8U)}}
\DoxyCodeLine{9878 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER8\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER8\_Pos)           }}
\DoxyCodeLine{9879 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER8         EXTI\_SWIER1\_SWIER8\_Msk                      }}
\DoxyCodeLine{9880 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER9\_Pos     (9U)}}
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER9\_Msk     (0x1UL << EXTI\_SWIER1\_SWIER9\_Pos)           }}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER9         EXTI\_SWIER1\_SWIER9\_Msk                      }}
\DoxyCodeLine{9883 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER10\_Pos    (10U)}}
\DoxyCodeLine{9884 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER10\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER10\_Pos)          }}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER10        EXTI\_SWIER1\_SWIER10\_Msk                     }}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER11\_Pos    (11U)}}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER11\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER11\_Pos)          }}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER11        EXTI\_SWIER1\_SWIER11\_Msk                     }}
\DoxyCodeLine{9889 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER12\_Pos    (12U)}}
\DoxyCodeLine{9890 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER12\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER12\_Pos)          }}
\DoxyCodeLine{9891 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER12        EXTI\_SWIER1\_SWIER12\_Msk                     }}
\DoxyCodeLine{9892 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER13\_Pos    (13U)}}
\DoxyCodeLine{9893 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER13\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER13\_Pos)          }}
\DoxyCodeLine{9894 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER13        EXTI\_SWIER1\_SWIER13\_Msk                     }}
\DoxyCodeLine{9895 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER14\_Pos    (14U)}}
\DoxyCodeLine{9896 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER14\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER14\_Pos)          }}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER14        EXTI\_SWIER1\_SWIER14\_Msk                     }}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER15\_Pos    (15U)}}
\DoxyCodeLine{9899 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER15\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER15\_Pos)          }}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER15        EXTI\_SWIER1\_SWIER15\_Msk                     }}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER16\_Pos    (16U)}}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER16\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER16\_Pos)          }}
\DoxyCodeLine{9903 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER16        EXTI\_SWIER1\_SWIER16\_Msk                     }}
\DoxyCodeLine{9904 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER17\_Pos    (17U)}}
\DoxyCodeLine{9905 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER17\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER17\_Pos)          }}
\DoxyCodeLine{9906 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER17        EXTI\_SWIER1\_SWIER17\_Msk                     }}
\DoxyCodeLine{9907 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER18\_Pos    (18U)}}
\DoxyCodeLine{9908 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER18\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER18\_Pos)          }}
\DoxyCodeLine{9909 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER18        EXTI\_SWIER1\_SWIER18\_Msk                     }}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER19\_Pos    (19U)}}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER19\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER19\_Pos)          }}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER19        EXTI\_SWIER1\_SWIER19\_Msk                     }}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER20\_Pos    (20U)}}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER20\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER20\_Pos)          }}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER20        EXTI\_SWIER1\_SWIER20\_Msk                     }}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER21\_Pos    (21U)}}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER21\_Msk    (0x1UL << EXTI\_SWIER1\_SWIER21\_Pos)          }}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define EXTI\_SWIER1\_SWIER21        EXTI\_SWIER1\_SWIER21\_Msk                     }}
\DoxyCodeLine{9920 \textcolor{comment}{/******************  Bit definition for EXTI\_D3PMR1 register  ******************/}}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR0\_Pos        (0U)}}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR0\_Msk        (0x1UL << EXTI\_D3PMR1\_MR0\_Pos)              }}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR0            EXTI\_D3PMR1\_MR0\_Msk                         }}
\DoxyCodeLine{9924 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR1\_Pos        (1U)}}
\DoxyCodeLine{9925 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR1\_Msk        (0x1UL << EXTI\_D3PMR1\_MR1\_Pos)              }}
\DoxyCodeLine{9926 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR1            EXTI\_D3PMR1\_MR1\_Msk                         }}
\DoxyCodeLine{9927 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR2\_Pos        (2U)}}
\DoxyCodeLine{9928 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR2\_Msk        (0x1UL << EXTI\_D3PMR1\_MR2\_Pos)              }}
\DoxyCodeLine{9929 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR2            EXTI\_D3PMR1\_MR2\_Msk                         }}
\DoxyCodeLine{9930 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR3\_Pos        (3U)}}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR3\_Msk        (0x1UL << EXTI\_D3PMR1\_MR3\_Pos)              }}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR3            EXTI\_D3PMR1\_MR3\_Msk                         }}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR4\_Pos        (4U)}}
\DoxyCodeLine{9934 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR4\_Msk        (0x1UL << EXTI\_D3PMR1\_MR4\_Pos)              }}
\DoxyCodeLine{9935 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR4            EXTI\_D3PMR1\_MR4\_Msk                         }}
\DoxyCodeLine{9936 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR5\_Pos        (5U)}}
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR5\_Msk        (0x1UL << EXTI\_D3PMR1\_MR5\_Pos)              }}
\DoxyCodeLine{9938 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR5            EXTI\_D3PMR1\_MR5\_Msk                         }}
\DoxyCodeLine{9939 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR6\_Pos        (6U)}}
\DoxyCodeLine{9940 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR6\_Msk        (0x1UL << EXTI\_D3PMR1\_MR6\_Pos)              }}
\DoxyCodeLine{9941 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR6            EXTI\_D3PMR1\_MR6\_Msk                         }}
\DoxyCodeLine{9942 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR7\_Pos        (7U)}}
\DoxyCodeLine{9943 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR7\_Msk        (0x1UL << EXTI\_D3PMR1\_MR7\_Pos)              }}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR7            EXTI\_D3PMR1\_MR7\_Msk                         }}
\DoxyCodeLine{9945 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR8\_Pos        (8U)}}
\DoxyCodeLine{9946 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR8\_Msk        (0x1UL << EXTI\_D3PMR1\_MR8\_Pos)              }}
\DoxyCodeLine{9947 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR8            EXTI\_D3PMR1\_MR8\_Msk                         }}
\DoxyCodeLine{9948 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR9\_Pos        (9U)}}
\DoxyCodeLine{9949 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR9\_Msk        (0x1UL << EXTI\_D3PMR1\_MR9\_Pos)              }}
\DoxyCodeLine{9950 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR9            EXTI\_D3PMR1\_MR9\_Msk                         }}
\DoxyCodeLine{9951 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR10\_Pos       (10U)}}
\DoxyCodeLine{9952 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR10\_Msk       (0x1UL << EXTI\_D3PMR1\_MR10\_Pos)             }}
\DoxyCodeLine{9953 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR10           EXTI\_D3PMR1\_MR10\_Msk                        }}
\DoxyCodeLine{9954 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR11\_Pos       (11U)}}
\DoxyCodeLine{9955 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR11\_Msk       (0x1UL << EXTI\_D3PMR1\_MR11\_Pos)             }}
\DoxyCodeLine{9956 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR11           EXTI\_D3PMR1\_MR11\_Msk                        }}
\DoxyCodeLine{9957 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR12\_Pos       (12U)}}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR12\_Msk       (0x1UL << EXTI\_D3PMR1\_MR12\_Pos)             }}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR12           EXTI\_D3PMR1\_MR12\_Msk                        }}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR13\_Pos       (13U)}}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR13\_Msk       (0x1UL << EXTI\_D3PMR1\_MR13\_Pos)             }}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR13           EXTI\_D3PMR1\_MR13\_Msk                        }}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR14\_Pos       (14U)}}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR14\_Msk       (0x1UL << EXTI\_D3PMR1\_MR14\_Pos)             }}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR14           EXTI\_D3PMR1\_MR14\_Msk                        }}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR15\_Pos       (15U)}}
\DoxyCodeLine{9967 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR15\_Msk       (0x1UL << EXTI\_D3PMR1\_MR15\_Pos)             }}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR15           EXTI\_D3PMR1\_MR15\_Msk                        }}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR19\_Pos       (19U)}}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR19\_Msk       (0x1UL << EXTI\_D3PMR1\_MR19\_Pos)             }}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR19           EXTI\_D3PMR1\_MR19\_Msk                        }}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR20\_Pos       (20U)}}
\DoxyCodeLine{9973 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR20\_Msk       (0x1UL << EXTI\_D3PMR1\_MR20\_Pos)             }}
\DoxyCodeLine{9974 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR20           EXTI\_D3PMR1\_MR20\_Msk                        }}
\DoxyCodeLine{9975 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR21\_Pos       (21U)}}
\DoxyCodeLine{9976 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR21\_Msk       (0x1UL << EXTI\_D3PMR1\_MR21\_Pos)             }}
\DoxyCodeLine{9977 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR21           EXTI\_D3PMR1\_MR21\_Msk                        }}
\DoxyCodeLine{9978 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR25\_Pos       (24U)}}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR25\_Msk       (0x1UL << EXTI\_D3PMR1\_MR25\_Pos)             }}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define EXTI\_D3PMR1\_MR25           EXTI\_D3PMR1\_MR25\_Msk                        }}
\DoxyCodeLine{9982 \textcolor{comment}{/*******************  Bit definition for EXTI\_D3PCR1L register  ****************/}}
\DoxyCodeLine{9983 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS0\_Pos       (0U)}}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS0\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS0\_Pos)           }}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS0           EXTI\_D3PCR1L\_PCS0\_Msk                      }}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS1\_Pos       (2U)}}
\DoxyCodeLine{9987 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS1\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS1\_Pos)           }}
\DoxyCodeLine{9988 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS1           EXTI\_D3PCR1L\_PCS1\_Msk                      }}
\DoxyCodeLine{9989 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS2\_Pos       (4U)}}
\DoxyCodeLine{9990 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS2\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS2\_Pos)           }}
\DoxyCodeLine{9991 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS2           EXTI\_D3PCR1L\_PCS2\_Msk                      }}
\DoxyCodeLine{9992 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS3\_Pos       (6U)}}
\DoxyCodeLine{9993 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS3\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS3\_Pos)           }}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS3           EXTI\_D3PCR1L\_PCS3\_Msk                      }}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS4\_Pos       (8U)}}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS4\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS4\_Pos)           }}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS4           EXTI\_D3PCR1L\_PCS4\_Msk                      }}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS5\_Pos       (10U)}}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS5\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS5\_Pos)           }}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS5           EXTI\_D3PCR1L\_PCS5\_Msk                      }}
\DoxyCodeLine{10001 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS6\_Pos       (12U)}}
\DoxyCodeLine{10002 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS6\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS6\_Pos)           }}
\DoxyCodeLine{10003 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS6           EXTI\_D3PCR1L\_PCS6\_Msk                      }}
\DoxyCodeLine{10004 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS7\_Pos       (14U)}}
\DoxyCodeLine{10005 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS7\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS7\_Pos)           }}
\DoxyCodeLine{10006 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS7           EXTI\_D3PCR1L\_PCS7\_Msk                      }}
\DoxyCodeLine{10007 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS8\_Pos       (16U)}}
\DoxyCodeLine{10008 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS8\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS8\_Pos)           }}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS8           EXTI\_D3PCR1L\_PCS8\_Msk                      }}
\DoxyCodeLine{10010 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS9\_Pos       (18U)}}
\DoxyCodeLine{10011 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS9\_Msk       (0x3UL << EXTI\_D3PCR1L\_PCS9\_Pos)           }}
\DoxyCodeLine{10012 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS9           EXTI\_D3PCR1L\_PCS9\_Msk                      }}
\DoxyCodeLine{10013 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS10\_Pos      (20U)}}
\DoxyCodeLine{10014 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS10\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS10\_Pos)          }}
\DoxyCodeLine{10015 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS10          EXTI\_D3PCR1L\_PCS10\_Msk                     }}
\DoxyCodeLine{10016 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS11\_Pos      (22U)}}
\DoxyCodeLine{10017 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS11\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS11\_Pos)          }}
\DoxyCodeLine{10018 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS11          EXTI\_D3PCR1L\_PCS11\_Msk                     }}
\DoxyCodeLine{10019 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS12\_Pos      (24U)}}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS12\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS12\_Pos)          }}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS12          EXTI\_D3PCR1L\_PCS12\_Msk                     }}
\DoxyCodeLine{10022 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS13\_Pos      (26U)}}
\DoxyCodeLine{10023 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS13\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS13\_Pos)          }}
\DoxyCodeLine{10024 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS13          EXTI\_D3PCR1L\_PCS13\_Msk                     }}
\DoxyCodeLine{10025 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS14\_Pos      (28U)}}
\DoxyCodeLine{10026 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS14\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS14\_Pos)          }}
\DoxyCodeLine{10027 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS14          EXTI\_D3PCR1L\_PCS14\_Msk                     }}
\DoxyCodeLine{10028 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS15\_Pos      (30U)}}
\DoxyCodeLine{10029 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS15\_Msk      (0x3UL << EXTI\_D3PCR1L\_PCS15\_Pos)          }}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define EXTI\_D3PCR1L\_PCS15          EXTI\_D3PCR1L\_PCS15\_Msk                     }}
\DoxyCodeLine{10032 \textcolor{comment}{/*******************  Bit definition for EXTI\_D3PCR1H register  ****************/}}
\DoxyCodeLine{10033 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS19\_Pos       (6U)}}
\DoxyCodeLine{10034 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS19\_Msk       (0x3UL << EXTI\_D3PCR1H\_PCS19\_Pos)         }}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS19           EXTI\_D3PCR1H\_PCS19\_Msk                    }}
\DoxyCodeLine{10036 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS20\_Pos       (8U)}}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS20\_Msk       (0x3UL << EXTI\_D3PCR1H\_PCS20\_Pos)         }}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS20           EXTI\_D3PCR1H\_PCS20\_Msk                    }}
\DoxyCodeLine{10039 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS21\_Pos       (10U)}}
\DoxyCodeLine{10040 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS21\_Msk       (0x3UL << EXTI\_D3PCR1H\_PCS21\_Pos)         }}
\DoxyCodeLine{10041 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS21           EXTI\_D3PCR1H\_PCS21\_Msk                    }}
\DoxyCodeLine{10042 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS25\_Pos       (18U)}}
\DoxyCodeLine{10043 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS25\_Msk       (0x3UL << EXTI\_D3PCR1H\_PCS25\_Pos)         }}
\DoxyCodeLine{10044 \textcolor{preprocessor}{\#define EXTI\_D3PCR1H\_PCS25           EXTI\_D3PCR1H\_PCS25\_Msk                    }}
\DoxyCodeLine{10046 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR2 register  *******************/}}
\DoxyCodeLine{10047 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR\_Pos          (17U)}}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR\_Msk          (0x5UL << EXTI\_RTSR2\_TR\_Pos)                }}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR              EXTI\_RTSR2\_TR\_Msk                           }}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR49\_Pos        (17U)}}
\DoxyCodeLine{10051 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR49\_Msk        (0x1UL << EXTI\_RTSR2\_TR49\_Pos)              }}
\DoxyCodeLine{10052 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR49            EXTI\_RTSR2\_TR49\_Msk                         }}
\DoxyCodeLine{10053 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR51\_Pos        (19U)}}
\DoxyCodeLine{10054 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR51\_Msk        (0x1UL << EXTI\_RTSR2\_TR51\_Pos)              }}
\DoxyCodeLine{10055 \textcolor{preprocessor}{\#define EXTI\_RTSR2\_TR51            EXTI\_RTSR2\_TR51\_Msk                         }}
\DoxyCodeLine{10057 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR2 register  *******************/}}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR\_Pos          (17U)}}
\DoxyCodeLine{10059 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR\_Msk          (0x5UL << EXTI\_FTSR2\_TR\_Pos)                }}
\DoxyCodeLine{10060 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR              EXTI\_FTSR2\_TR\_Msk                           }}
\DoxyCodeLine{10061 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR49\_Pos        (17U)}}
\DoxyCodeLine{10062 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR49\_Msk        (0x1UL << EXTI\_FTSR2\_TR49\_Pos)              }}
\DoxyCodeLine{10063 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR49            EXTI\_FTSR2\_TR49\_Msk                         }}
\DoxyCodeLine{10064 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR51\_Pos        (19U)}}
\DoxyCodeLine{10065 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR51\_Msk        (0x1UL << EXTI\_FTSR2\_TR51\_Pos)              }}
\DoxyCodeLine{10066 \textcolor{preprocessor}{\#define EXTI\_FTSR2\_TR51            EXTI\_FTSR2\_TR51\_Msk                         }}
\DoxyCodeLine{10068 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER2 register  ******************/}}
\DoxyCodeLine{10069 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER49\_Pos    (17U)}}
\DoxyCodeLine{10070 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER49\_Msk    (0x1UL << EXTI\_SWIER2\_SWIER49\_Pos)          }}
\DoxyCodeLine{10071 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER49        EXTI\_SWIER2\_SWIER49\_Msk                     }}
\DoxyCodeLine{10072 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER51\_Pos    (19U)}}
\DoxyCodeLine{10073 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER51\_Msk    (0x1UL << EXTI\_SWIER2\_SWIER51\_Pos)          }}
\DoxyCodeLine{10074 \textcolor{preprocessor}{\#define EXTI\_SWIER2\_SWIER51        EXTI\_SWIER2\_SWIER51\_Msk                     }}
\DoxyCodeLine{10076 \textcolor{comment}{/******************  Bit definition for EXTI\_D3PMR2 register  ******************/}}
\DoxyCodeLine{10077 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR34\_Pos       (2U)}}
\DoxyCodeLine{10078 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR34\_Msk       (0x1UL << EXTI\_D3PMR2\_MR34\_Pos)             }}
\DoxyCodeLine{10079 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR34           EXTI\_D3PMR2\_MR34\_Msk                        }}
\DoxyCodeLine{10080 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR35\_Pos       (3U)}}
\DoxyCodeLine{10081 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR35\_Msk       (0x1UL << EXTI\_D3PMR2\_MR35\_Pos)             }}
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR35           EXTI\_D3PMR2\_MR35\_Msk                        }}
\DoxyCodeLine{10083 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR41\_Pos       (9U)}}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR41\_Msk       (0x1UL << EXTI\_D3PMR2\_MR41\_Pos)             }}
\DoxyCodeLine{10085 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR41           EXTI\_D3PMR2\_MR41\_Msk                        }}
\DoxyCodeLine{10086 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR48\_Pos       (16U)}}
\DoxyCodeLine{10087 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR48\_Msk       (0x1UL << EXTI\_D3PMR2\_MR48\_Pos)             }}
\DoxyCodeLine{10088 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR48           EXTI\_D3PMR2\_MR48\_Msk                        }}
\DoxyCodeLine{10089 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR49\_Pos       (17U)}}
\DoxyCodeLine{10090 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR49\_Msk       (0x1UL << EXTI\_D3PMR2\_MR49\_Pos)             }}
\DoxyCodeLine{10091 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR49           EXTI\_D3PMR2\_MR49\_Msk                        }}
\DoxyCodeLine{10092 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR50\_Pos       (18U)}}
\DoxyCodeLine{10093 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR50\_Msk       (0x1UL << EXTI\_D3PMR2\_MR50\_Pos)             }}
\DoxyCodeLine{10094 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR50           EXTI\_D3PMR2\_MR50\_Msk                        }}
\DoxyCodeLine{10095 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR51\_Pos       (19U)}}
\DoxyCodeLine{10096 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR51\_Msk       (0x1UL << EXTI\_D3PMR2\_MR51\_Pos)             }}
\DoxyCodeLine{10097 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR51           EXTI\_D3PMR2\_MR51\_Msk                        }}
\DoxyCodeLine{10098 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR52\_Pos       (20U)}}
\DoxyCodeLine{10099 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR52\_Msk       (0x1UL << EXTI\_D3PMR2\_MR52\_Pos)             }}
\DoxyCodeLine{10100 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR52           EXTI\_D3PMR2\_MR52\_Msk                        }}
\DoxyCodeLine{10101 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR53\_Pos       (21U)}}
\DoxyCodeLine{10102 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR53\_Msk       (0x1UL << EXTI\_D3PMR2\_MR53\_Pos)             }}
\DoxyCodeLine{10103 \textcolor{preprocessor}{\#define EXTI\_D3PMR2\_MR53           EXTI\_D3PMR2\_MR53\_Msk                        }}
\DoxyCodeLine{10104 \textcolor{comment}{/*******************  Bit definition for EXTI\_D3PCR2L register  ****************/}}
\DoxyCodeLine{10105 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS34\_Pos       (4U)}}
\DoxyCodeLine{10106 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS34\_Msk       (0x3UL << EXTI\_D3PCR2L\_PCS34\_Pos)         }}
\DoxyCodeLine{10107 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS34           EXTI\_D3PCR2L\_PCS34\_Msk                    }}
\DoxyCodeLine{10108 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS35\_Pos       (6U)}}
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS35\_Msk       (0x3UL << EXTI\_D3PCR2L\_PCS35\_Pos)         }}
\DoxyCodeLine{10110 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS35           EXTI\_D3PCR2L\_PCS35\_Msk                    }}
\DoxyCodeLine{10111 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS41\_Pos       (18U)}}
\DoxyCodeLine{10112 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS41\_Msk       (0x3UL << EXTI\_D3PCR2L\_PCS41\_Pos)         }}
\DoxyCodeLine{10113 \textcolor{preprocessor}{\#define EXTI\_D3PCR2L\_PCS41           EXTI\_D3PCR2L\_PCS41\_Msk                    }}
\DoxyCodeLine{10116 \textcolor{comment}{/*******************  Bit definition for EXTI\_D3PCR2H register  ****************/}}
\DoxyCodeLine{10117 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS48\_Pos       (0U)}}
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS48\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS48\_Pos)         }}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS48           EXTI\_D3PCR2H\_PCS48\_Msk                    }}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS49\_Pos       (2U)}}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS49\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS49\_Pos)         }}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS49           EXTI\_D3PCR2H\_PCS49\_Msk                    }}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS50\_Pos       (4U)}}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS50\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS50\_Pos)         }}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS50           EXTI\_D3PCR2H\_PCS50\_Msk                    }}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS51\_Pos       (6U)}}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS51\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS51\_Pos)         }}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS51           EXTI\_D3PCR2H\_PCS51\_Msk                    }}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS52\_Pos       (8U)}}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS52\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS52\_Pos)         }}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS52           EXTI\_D3PCR2H\_PCS52\_Msk                    }}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS53\_Pos       (10U)}}
\DoxyCodeLine{10133 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS53\_Msk       (0x3UL << EXTI\_D3PCR2H\_PCS53\_Pos)         }}
\DoxyCodeLine{10134 \textcolor{preprocessor}{\#define EXTI\_D3PCR2H\_PCS53           EXTI\_D3PCR2H\_PCS53\_Msk                    }}
\DoxyCodeLine{10135 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR3 register  *******************/}}
\DoxyCodeLine{10136 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR\_Pos          (21U)}}
\DoxyCodeLine{10137 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR\_Msk          (0x3UL << EXTI\_RTSR3\_TR\_Pos)                }}
\DoxyCodeLine{10138 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR              EXTI\_RTSR3\_TR\_Msk                           }}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR85\_Pos        (21U)}}
\DoxyCodeLine{10140 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR85\_Msk        (0x1UL << EXTI\_RTSR3\_TR85\_Pos)              }}
\DoxyCodeLine{10141 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR85            EXTI\_RTSR3\_TR85\_Msk                         }}
\DoxyCodeLine{10142 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR86\_Pos        (22U)}}
\DoxyCodeLine{10143 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR86\_Msk        (0x1UL << EXTI\_RTSR3\_TR86\_Pos)              }}
\DoxyCodeLine{10144 \textcolor{preprocessor}{\#define EXTI\_RTSR3\_TR86            EXTI\_RTSR3\_TR86\_Msk                         }}
\DoxyCodeLine{10146 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR3 register  *******************/}}
\DoxyCodeLine{10147 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR\_Pos          (21U)}}
\DoxyCodeLine{10148 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR\_Msk          (0x3UL << EXTI\_FTSR3\_TR\_Pos)               }}
\DoxyCodeLine{10149 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR              EXTI\_FTSR3\_TR\_Msk                           }}
\DoxyCodeLine{10150 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR85\_Pos        (21U)}}
\DoxyCodeLine{10151 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR85\_Msk        (0x1UL << EXTI\_FTSR3\_TR85\_Pos)              }}
\DoxyCodeLine{10152 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR85            EXTI\_FTSR3\_TR85\_Msk                         }}
\DoxyCodeLine{10153 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR86\_Pos        (22U)}}
\DoxyCodeLine{10154 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR86\_Msk        (0x1UL << EXTI\_FTSR3\_TR86\_Pos)              }}
\DoxyCodeLine{10155 \textcolor{preprocessor}{\#define EXTI\_FTSR3\_TR86            EXTI\_FTSR3\_TR86\_Msk                         }}
\DoxyCodeLine{10157 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER3 register  ******************/}}
\DoxyCodeLine{10158 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWI\_Pos        (21U)}}
\DoxyCodeLine{10159 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWI\_Msk        (0x3UL << EXTI\_SWIER3\_SWI\_Pos)             }}
\DoxyCodeLine{10160 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWI            EXTI\_SWIER3\_SWI\_Msk                         }}
\DoxyCodeLine{10161 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER85\_Pos    (21U)}}
\DoxyCodeLine{10162 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER85\_Msk    (0x1UL << EXTI\_SWIER3\_SWIER85\_Pos)          }}
\DoxyCodeLine{10163 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER85        EXTI\_SWIER3\_SWIER85\_Msk                     }}
\DoxyCodeLine{10164 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER86\_Pos    (22U)}}
\DoxyCodeLine{10165 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER86\_Msk    (0x1UL << EXTI\_SWIER3\_SWIER86\_Pos)          }}
\DoxyCodeLine{10166 \textcolor{preprocessor}{\#define EXTI\_SWIER3\_SWIER86        EXTI\_SWIER3\_SWIER86\_Msk                     }}
\DoxyCodeLine{10168 \textcolor{comment}{/******************  Bit definition for EXTI\_D3PMR3 register  ******************/}}
\DoxyCodeLine{10169 \textcolor{preprocessor}{\#define EXTI\_D3PMR3\_MR88\_Pos       (24U)}}
\DoxyCodeLine{10170 \textcolor{preprocessor}{\#define EXTI\_D3PMR3\_MR88\_Msk       (0x1UL << EXTI\_D3PMR3\_MR88\_Pos)             }}
\DoxyCodeLine{10171 \textcolor{preprocessor}{\#define EXTI\_D3PMR3\_MR88           EXTI\_D3PMR3\_MR88\_Msk                        }}
\DoxyCodeLine{10173 \textcolor{comment}{/*******************  Bit definition for EXTI\_D3PCR3H register  ****************/}}
\DoxyCodeLine{10174 \textcolor{preprocessor}{\#define EXTI\_D3PCR3H\_PCS88\_Pos       (16U)}}
\DoxyCodeLine{10175 \textcolor{preprocessor}{\#define EXTI\_D3PCR3H\_PCS88\_Msk       (0x3UL << EXTI\_D3PCR3H\_PCS88\_Pos)         }}
\DoxyCodeLine{10176 \textcolor{preprocessor}{\#define EXTI\_D3PCR3H\_PCS88           EXTI\_D3PCR3H\_PCS88\_Msk                    }}
\DoxyCodeLine{10178 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR1 register  *******************/}}
\DoxyCodeLine{10179 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Pos           (0U)}}
\DoxyCodeLine{10180 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM\_Msk           (0xFFFFFFFFUL << EXTI\_IMR1\_IM\_Pos)          }}
\DoxyCodeLine{10181 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM               EXTI\_IMR1\_IM\_Msk                            }}
\DoxyCodeLine{10182 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Pos          (0U)}}
\DoxyCodeLine{10183 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0\_Msk          (0x1UL << EXTI\_IMR1\_IM0\_Pos)                }}
\DoxyCodeLine{10184 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM0              EXTI\_IMR1\_IM0\_Msk                           }}
\DoxyCodeLine{10185 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Pos          (1U)}}
\DoxyCodeLine{10186 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1\_Msk          (0x1UL << EXTI\_IMR1\_IM1\_Pos)                }}
\DoxyCodeLine{10187 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM1              EXTI\_IMR1\_IM1\_Msk                           }}
\DoxyCodeLine{10188 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Pos          (2U)}}
\DoxyCodeLine{10189 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2\_Msk          (0x1UL << EXTI\_IMR1\_IM2\_Pos)                }}
\DoxyCodeLine{10190 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM2              EXTI\_IMR1\_IM2\_Msk                           }}
\DoxyCodeLine{10191 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Pos          (3U)}}
\DoxyCodeLine{10192 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3\_Msk          (0x1UL << EXTI\_IMR1\_IM3\_Pos)                }}
\DoxyCodeLine{10193 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM3              EXTI\_IMR1\_IM3\_Msk                           }}
\DoxyCodeLine{10194 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Pos          (4U)}}
\DoxyCodeLine{10195 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4\_Msk          (0x1UL << EXTI\_IMR1\_IM4\_Pos)                }}
\DoxyCodeLine{10196 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM4              EXTI\_IMR1\_IM4\_Msk                           }}
\DoxyCodeLine{10197 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Pos          (5U)}}
\DoxyCodeLine{10198 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5\_Msk          (0x1UL << EXTI\_IMR1\_IM5\_Pos)                }}
\DoxyCodeLine{10199 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM5              EXTI\_IMR1\_IM5\_Msk                           }}
\DoxyCodeLine{10200 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Pos          (6U)}}
\DoxyCodeLine{10201 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6\_Msk          (0x1UL << EXTI\_IMR1\_IM6\_Pos)                }}
\DoxyCodeLine{10202 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM6              EXTI\_IMR1\_IM6\_Msk                           }}
\DoxyCodeLine{10203 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Pos          (7U)}}
\DoxyCodeLine{10204 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7\_Msk          (0x1UL << EXTI\_IMR1\_IM7\_Pos)                }}
\DoxyCodeLine{10205 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM7              EXTI\_IMR1\_IM7\_Msk                           }}
\DoxyCodeLine{10206 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Pos          (8U)}}
\DoxyCodeLine{10207 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8\_Msk          (0x1UL << EXTI\_IMR1\_IM8\_Pos)                }}
\DoxyCodeLine{10208 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM8              EXTI\_IMR1\_IM8\_Msk                           }}
\DoxyCodeLine{10209 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Pos          (9U)}}
\DoxyCodeLine{10210 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9\_Msk          (0x1UL << EXTI\_IMR1\_IM9\_Pos)                }}
\DoxyCodeLine{10211 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM9              EXTI\_IMR1\_IM9\_Msk                           }}
\DoxyCodeLine{10212 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Pos         (10U)}}
\DoxyCodeLine{10213 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10\_Msk         (0x1UL << EXTI\_IMR1\_IM10\_Pos)               }}
\DoxyCodeLine{10214 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM10             EXTI\_IMR1\_IM10\_Msk                          }}
\DoxyCodeLine{10215 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Pos         (11U)}}
\DoxyCodeLine{10216 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11\_Msk         (0x1UL << EXTI\_IMR1\_IM11\_Pos)               }}
\DoxyCodeLine{10217 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM11             EXTI\_IMR1\_IM11\_Msk                          }}
\DoxyCodeLine{10218 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Pos         (12U)}}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12\_Msk         (0x1UL << EXTI\_IMR1\_IM12\_Pos)               }}
\DoxyCodeLine{10220 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM12             EXTI\_IMR1\_IM12\_Msk                          }}
\DoxyCodeLine{10221 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Pos         (13U)}}
\DoxyCodeLine{10222 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13\_Msk         (0x1UL << EXTI\_IMR1\_IM13\_Pos)               }}
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM13             EXTI\_IMR1\_IM13\_Msk                          }}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Pos         (14U)}}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14\_Msk         (0x1UL << EXTI\_IMR1\_IM14\_Pos)               }}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM14             EXTI\_IMR1\_IM14\_Msk                          }}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Pos         (15U)}}
\DoxyCodeLine{10228 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15\_Msk         (0x1UL << EXTI\_IMR1\_IM15\_Pos)               }}
\DoxyCodeLine{10229 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM15             EXTI\_IMR1\_IM15\_Msk                          }}
\DoxyCodeLine{10230 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Pos         (16U)}}
\DoxyCodeLine{10231 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16\_Msk         (0x1UL << EXTI\_IMR1\_IM16\_Pos)               }}
\DoxyCodeLine{10232 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM16             EXTI\_IMR1\_IM16\_Msk                          }}
\DoxyCodeLine{10233 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Pos         (17U)}}
\DoxyCodeLine{10234 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17\_Msk         (0x1UL << EXTI\_IMR1\_IM17\_Pos)               }}
\DoxyCodeLine{10235 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM17             EXTI\_IMR1\_IM17\_Msk                          }}
\DoxyCodeLine{10236 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Pos         (18U)}}
\DoxyCodeLine{10237 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18\_Msk         (0x1UL << EXTI\_IMR1\_IM18\_Pos)               }}
\DoxyCodeLine{10238 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM18             EXTI\_IMR1\_IM18\_Msk                          }}
\DoxyCodeLine{10239 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Pos         (19U)}}
\DoxyCodeLine{10240 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19\_Msk         (0x1UL << EXTI\_IMR1\_IM19\_Pos)               }}
\DoxyCodeLine{10241 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM19             EXTI\_IMR1\_IM19\_Msk                          }}
\DoxyCodeLine{10242 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Pos         (20U)}}
\DoxyCodeLine{10243 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20\_Msk         (0x1UL << EXTI\_IMR1\_IM20\_Pos)               }}
\DoxyCodeLine{10244 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM20             EXTI\_IMR1\_IM20\_Msk                          }}
\DoxyCodeLine{10245 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Pos         (21U)}}
\DoxyCodeLine{10246 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21\_Msk         (0x1UL << EXTI\_IMR1\_IM21\_Pos)               }}
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM21             EXTI\_IMR1\_IM21\_Msk                          }}
\DoxyCodeLine{10248 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Pos         (22U)}}
\DoxyCodeLine{10249 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22\_Msk         (0x1UL << EXTI\_IMR1\_IM22\_Pos)               }}
\DoxyCodeLine{10250 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM22             EXTI\_IMR1\_IM22\_Msk                          }}
\DoxyCodeLine{10251 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Pos         (23U)}}
\DoxyCodeLine{10252 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23\_Msk         (0x1UL << EXTI\_IMR1\_IM23\_Pos)               }}
\DoxyCodeLine{10253 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM23             EXTI\_IMR1\_IM23\_Msk                          }}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Pos         (24U)}}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24\_Msk         (0x1UL << EXTI\_IMR1\_IM24\_Pos)               }}
\DoxyCodeLine{10256 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM24             EXTI\_IMR1\_IM24\_Msk                          }}
\DoxyCodeLine{10257 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Pos         (25U)}}
\DoxyCodeLine{10258 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25\_Msk         (0x1UL << EXTI\_IMR1\_IM25\_Pos)               }}
\DoxyCodeLine{10259 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM25             EXTI\_IMR1\_IM25\_Msk                          }}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Pos         (26U)}}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26\_Msk         (0x1UL << EXTI\_IMR1\_IM26\_Pos)               }}
\DoxyCodeLine{10262 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM26             EXTI\_IMR1\_IM26\_Msk                          }}
\DoxyCodeLine{10263 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Pos         (27U)}}
\DoxyCodeLine{10264 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27\_Msk         (0x1UL << EXTI\_IMR1\_IM27\_Pos)               }}
\DoxyCodeLine{10265 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM27             EXTI\_IMR1\_IM27\_Msk                          }}
\DoxyCodeLine{10266 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Pos         (28U)}}
\DoxyCodeLine{10267 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28\_Msk         (0x1UL << EXTI\_IMR1\_IM28\_Pos)               }}
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM28             EXTI\_IMR1\_IM28\_Msk                          }}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Pos         (29U)}}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29\_Msk         (0x1UL << EXTI\_IMR1\_IM29\_Pos)               }}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM29             EXTI\_IMR1\_IM29\_Msk                          }}
\DoxyCodeLine{10272 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Pos         (30U)}}
\DoxyCodeLine{10273 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30\_Msk         (0x1UL << EXTI\_IMR1\_IM30\_Pos)               }}
\DoxyCodeLine{10274 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM30             EXTI\_IMR1\_IM30\_Msk                          }}
\DoxyCodeLine{10275 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31\_Pos         (31U)}}
\DoxyCodeLine{10276 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31\_Msk         (0x1UL << EXTI\_IMR1\_IM31\_Pos)               }}
\DoxyCodeLine{10277 \textcolor{preprocessor}{\#define EXTI\_IMR1\_IM31             EXTI\_IMR1\_IM31\_Msk                          }}
\DoxyCodeLine{10279 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR1 register  *******************/}}
\DoxyCodeLine{10280 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM\_Pos           (0U)}}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM\_Msk           (0xFFFFFFFFUL << EXTI\_EMR1\_EM\_Pos)          }}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM               EXTI\_EMR1\_EM\_Msk                            }}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Pos          (0U)}}
\DoxyCodeLine{10284 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0\_Msk          (0x1UL << EXTI\_EMR1\_EM0\_Pos)                }}
\DoxyCodeLine{10285 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM0              EXTI\_EMR1\_EM0\_Msk                           }}
\DoxyCodeLine{10286 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Pos          (1U)}}
\DoxyCodeLine{10287 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1\_Msk          (0x1UL << EXTI\_EMR1\_EM1\_Pos)                }}
\DoxyCodeLine{10288 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM1              EXTI\_EMR1\_EM1\_Msk                           }}
\DoxyCodeLine{10289 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Pos          (2U)}}
\DoxyCodeLine{10290 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2\_Msk          (0x1UL << EXTI\_EMR1\_EM2\_Pos)                }}
\DoxyCodeLine{10291 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM2              EXTI\_EMR1\_EM2\_Msk                           }}
\DoxyCodeLine{10292 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Pos          (3U)}}
\DoxyCodeLine{10293 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3\_Msk          (0x1UL << EXTI\_EMR1\_EM3\_Pos)                }}
\DoxyCodeLine{10294 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM3              EXTI\_EMR1\_EM3\_Msk                           }}
\DoxyCodeLine{10295 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Pos          (4U)}}
\DoxyCodeLine{10296 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4\_Msk          (0x1UL << EXTI\_EMR1\_EM4\_Pos)                }}
\DoxyCodeLine{10297 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM4              EXTI\_EMR1\_EM4\_Msk                           }}
\DoxyCodeLine{10298 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Pos          (5U)}}
\DoxyCodeLine{10299 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5\_Msk          (0x1UL << EXTI\_EMR1\_EM5\_Pos)                }}
\DoxyCodeLine{10300 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM5              EXTI\_EMR1\_EM5\_Msk                           }}
\DoxyCodeLine{10301 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Pos          (6U)}}
\DoxyCodeLine{10302 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6\_Msk          (0x1UL << EXTI\_EMR1\_EM6\_Pos)                }}
\DoxyCodeLine{10303 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM6              EXTI\_EMR1\_EM6\_Msk                           }}
\DoxyCodeLine{10304 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Pos          (7U)}}
\DoxyCodeLine{10305 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7\_Msk          (0x1UL << EXTI\_EMR1\_EM7\_Pos)                }}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM7              EXTI\_EMR1\_EM7\_Msk                           }}
\DoxyCodeLine{10307 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Pos          (8U)}}
\DoxyCodeLine{10308 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8\_Msk          (0x1UL << EXTI\_EMR1\_EM8\_Pos)                }}
\DoxyCodeLine{10309 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM8              EXTI\_EMR1\_EM8\_Msk                           }}
\DoxyCodeLine{10310 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Pos          (9U)}}
\DoxyCodeLine{10311 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9\_Msk          (0x1UL << EXTI\_EMR1\_EM9\_Pos)                }}
\DoxyCodeLine{10312 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM9              EXTI\_EMR1\_EM9\_Msk                           }}
\DoxyCodeLine{10313 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Pos         (10U)}}
\DoxyCodeLine{10314 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10\_Msk         (0x1UL << EXTI\_EMR1\_EM10\_Pos)               }}
\DoxyCodeLine{10315 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM10             EXTI\_EMR1\_EM10\_Msk                          }}
\DoxyCodeLine{10316 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Pos         (11U)}}
\DoxyCodeLine{10317 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11\_Msk         (0x1UL << EXTI\_EMR1\_EM11\_Pos)               }}
\DoxyCodeLine{10318 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM11             EXTI\_EMR1\_EM11\_Msk                          }}
\DoxyCodeLine{10319 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Pos         (12U)}}
\DoxyCodeLine{10320 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12\_Msk         (0x1UL << EXTI\_EMR1\_EM12\_Pos)               }}
\DoxyCodeLine{10321 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM12             EXTI\_EMR1\_EM12\_Msk                          }}
\DoxyCodeLine{10322 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Pos         (13U)}}
\DoxyCodeLine{10323 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13\_Msk         (0x1UL << EXTI\_EMR1\_EM13\_Pos)               }}
\DoxyCodeLine{10324 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM13             EXTI\_EMR1\_EM13\_Msk                          }}
\DoxyCodeLine{10325 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Pos         (14U)}}
\DoxyCodeLine{10326 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14\_Msk         (0x1UL << EXTI\_EMR1\_EM14\_Pos)               }}
\DoxyCodeLine{10327 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM14             EXTI\_EMR1\_EM14\_Msk                          }}
\DoxyCodeLine{10328 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Pos         (15U)}}
\DoxyCodeLine{10329 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15\_Msk         (0x1UL << EXTI\_EMR1\_EM15\_Pos)               }}
\DoxyCodeLine{10330 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM15             EXTI\_EMR1\_EM15\_Msk                          }}
\DoxyCodeLine{10331 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Pos         (16U)}}
\DoxyCodeLine{10332 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16\_Msk         (0x1UL << EXTI\_EMR1\_EM16\_Pos)               }}
\DoxyCodeLine{10333 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM16             EXTI\_EMR1\_EM16\_Msk                          }}
\DoxyCodeLine{10334 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Pos         (17U)}}
\DoxyCodeLine{10335 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17\_Msk         (0x1UL << EXTI\_EMR1\_EM17\_Pos)               }}
\DoxyCodeLine{10336 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM17             EXTI\_EMR1\_EM17\_Msk                          }}
\DoxyCodeLine{10337 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Pos         (18U)}}
\DoxyCodeLine{10338 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18\_Msk         (0x1UL << EXTI\_EMR1\_EM18\_Pos)               }}
\DoxyCodeLine{10339 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM18             EXTI\_EMR1\_EM18\_Msk                          }}
\DoxyCodeLine{10340 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Pos         (20U)}}
\DoxyCodeLine{10341 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20\_Msk         (0x1UL << EXTI\_EMR1\_EM20\_Pos)               }}
\DoxyCodeLine{10342 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM20             EXTI\_EMR1\_EM20\_Msk                          }}
\DoxyCodeLine{10343 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Pos         (21U)}}
\DoxyCodeLine{10344 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21\_Msk         (0x1UL << EXTI\_EMR1\_EM21\_Pos)               }}
\DoxyCodeLine{10345 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM21             EXTI\_EMR1\_EM21\_Msk                          }}
\DoxyCodeLine{10346 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Pos         (22U)}}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22\_Msk         (0x1UL << EXTI\_EMR1\_EM22\_Pos)               }}
\DoxyCodeLine{10348 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM22             EXTI\_EMR1\_EM22\_Msk                          }}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Pos         (23U)}}
\DoxyCodeLine{10350 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23\_Msk         (0x1UL << EXTI\_EMR1\_EM23\_Pos)               }}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM23             EXTI\_EMR1\_EM23\_Msk                          }}
\DoxyCodeLine{10352 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Pos         (24U)}}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24\_Msk         (0x1UL << EXTI\_EMR1\_EM24\_Pos)               }}
\DoxyCodeLine{10354 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM24             EXTI\_EMR1\_EM24\_Msk                          }}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Pos         (25U)}}
\DoxyCodeLine{10356 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25\_Msk         (0x1UL << EXTI\_EMR1\_EM25\_Pos)               }}
\DoxyCodeLine{10357 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM25             EXTI\_EMR1\_EM25\_Msk                          }}
\DoxyCodeLine{10358 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Pos         (26U)}}
\DoxyCodeLine{10359 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26\_Msk         (0x1UL << EXTI\_EMR1\_EM26\_Pos)               }}
\DoxyCodeLine{10360 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM26             EXTI\_EMR1\_EM26\_Msk                          }}
\DoxyCodeLine{10361 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Pos         (27U)}}
\DoxyCodeLine{10362 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27\_Msk         (0x1UL << EXTI\_EMR1\_EM27\_Pos)               }}
\DoxyCodeLine{10363 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM27             EXTI\_EMR1\_EM27\_Msk                          }}
\DoxyCodeLine{10364 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Pos         (28U)}}
\DoxyCodeLine{10365 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28\_Msk         (0x1UL << EXTI\_EMR1\_EM28\_Pos)               }}
\DoxyCodeLine{10366 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM28             EXTI\_EMR1\_EM28\_Msk                          }}
\DoxyCodeLine{10367 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Pos         (29U)}}
\DoxyCodeLine{10368 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29\_Msk         (0x1UL << EXTI\_EMR1\_EM29\_Pos)               }}
\DoxyCodeLine{10369 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM29             EXTI\_EMR1\_EM29\_Msk                          }}
\DoxyCodeLine{10370 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Pos         (30U)}}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30\_Msk         (0x1UL << EXTI\_EMR1\_EM30\_Pos)               }}
\DoxyCodeLine{10372 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM30             EXTI\_EMR1\_EM30\_Msk                          }}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31\_Pos         (31U)}}
\DoxyCodeLine{10374 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31\_Msk         (0x1UL << EXTI\_EMR1\_EM31\_Pos)               }}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define EXTI\_EMR1\_EM31             EXTI\_EMR1\_EM31\_Msk                          }}
\DoxyCodeLine{10377 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR1 register  ********************/}}
\DoxyCodeLine{10378 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR\_Pos            (0U)}}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR\_Msk            (0x3FFFFFUL << EXTI\_PR1\_PR\_Pos)             }}
\DoxyCodeLine{10380 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR                EXTI\_PR1\_PR\_Msk                             }}
\DoxyCodeLine{10381 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR0\_Pos           (0U)}}
\DoxyCodeLine{10382 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR0\_Msk           (0x1UL << EXTI\_PR1\_PR0\_Pos)                 }}
\DoxyCodeLine{10383 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR0               EXTI\_PR1\_PR0\_Msk                            }}
\DoxyCodeLine{10384 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR1\_Pos           (1U)}}
\DoxyCodeLine{10385 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR1\_Msk           (0x1UL << EXTI\_PR1\_PR1\_Pos)                 }}
\DoxyCodeLine{10386 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR1               EXTI\_PR1\_PR1\_Msk                            }}
\DoxyCodeLine{10387 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR2\_Pos           (2U)}}
\DoxyCodeLine{10388 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR2\_Msk           (0x1UL << EXTI\_PR1\_PR2\_Pos)                 }}
\DoxyCodeLine{10389 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR2               EXTI\_PR1\_PR2\_Msk                            }}
\DoxyCodeLine{10390 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR3\_Pos           (3U)}}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR3\_Msk           (0x1UL << EXTI\_PR1\_PR3\_Pos)                 }}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR3               EXTI\_PR1\_PR3\_Msk                            }}
\DoxyCodeLine{10393 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR4\_Pos           (4U)}}
\DoxyCodeLine{10394 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR4\_Msk           (0x1UL << EXTI\_PR1\_PR4\_Pos)                 }}
\DoxyCodeLine{10395 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR4               EXTI\_PR1\_PR4\_Msk                            }}
\DoxyCodeLine{10396 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR5\_Pos           (5U)}}
\DoxyCodeLine{10397 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR5\_Msk           (0x1UL << EXTI\_PR1\_PR5\_Pos)                 }}
\DoxyCodeLine{10398 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR5               EXTI\_PR1\_PR5\_Msk                            }}
\DoxyCodeLine{10399 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR6\_Pos           (6U)}}
\DoxyCodeLine{10400 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR6\_Msk           (0x1UL << EXTI\_PR1\_PR6\_Pos)                 }}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR6               EXTI\_PR1\_PR6\_Msk                            }}
\DoxyCodeLine{10402 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR7\_Pos           (7U)}}
\DoxyCodeLine{10403 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR7\_Msk           (0x1UL << EXTI\_PR1\_PR7\_Pos)                 }}
\DoxyCodeLine{10404 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR7               EXTI\_PR1\_PR7\_Msk                            }}
\DoxyCodeLine{10405 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR8\_Pos           (8U)}}
\DoxyCodeLine{10406 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR8\_Msk           (0x1UL << EXTI\_PR1\_PR8\_Pos)                 }}
\DoxyCodeLine{10407 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR8               EXTI\_PR1\_PR8\_Msk                            }}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR9\_Pos           (9U)}}
\DoxyCodeLine{10409 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR9\_Msk           (0x1UL << EXTI\_PR1\_PR9\_Pos)                 }}
\DoxyCodeLine{10410 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR9               EXTI\_PR1\_PR9\_Msk                            }}
\DoxyCodeLine{10411 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR10\_Pos          (10U)}}
\DoxyCodeLine{10412 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR10\_Msk          (0x1UL << EXTI\_PR1\_PR10\_Pos)                }}
\DoxyCodeLine{10413 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR10              EXTI\_PR1\_PR10\_Msk                           }}
\DoxyCodeLine{10414 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR11\_Pos          (11U)}}
\DoxyCodeLine{10415 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR11\_Msk          (0x1UL << EXTI\_PR1\_PR11\_Pos)                }}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR11              EXTI\_PR1\_PR11\_Msk                           }}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR12\_Pos          (12U)}}
\DoxyCodeLine{10418 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR12\_Msk          (0x1UL << EXTI\_PR1\_PR12\_Pos)                }}
\DoxyCodeLine{10419 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR12              EXTI\_PR1\_PR12\_Msk                           }}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR13\_Pos          (13U)}}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR13\_Msk          (0x1UL << EXTI\_PR1\_PR13\_Pos)                }}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR13              EXTI\_PR1\_PR13\_Msk                           }}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR14\_Pos          (14U)}}
\DoxyCodeLine{10424 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR14\_Msk          (0x1UL << EXTI\_PR1\_PR14\_Pos)                }}
\DoxyCodeLine{10425 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR14              EXTI\_PR1\_PR14\_Msk                           }}
\DoxyCodeLine{10426 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR15\_Pos          (15U)}}
\DoxyCodeLine{10427 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR15\_Msk          (0x1UL << EXTI\_PR1\_PR15\_Pos)                }}
\DoxyCodeLine{10428 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR15              EXTI\_PR1\_PR15\_Msk                           }}
\DoxyCodeLine{10429 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR16\_Pos          (16U)}}
\DoxyCodeLine{10430 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR16\_Msk          (0x1UL << EXTI\_PR1\_PR16\_Pos)                }}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR16              EXTI\_PR1\_PR16\_Msk                           }}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR17\_Pos          (17U)}}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR17\_Msk          (0x1UL << EXTI\_PR1\_PR17\_Pos)                }}
\DoxyCodeLine{10434 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR17              EXTI\_PR1\_PR17\_Msk                           }}
\DoxyCodeLine{10435 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR18\_Pos          (18U)}}
\DoxyCodeLine{10436 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR18\_Msk          (0x1UL << EXTI\_PR1\_PR18\_Pos)                }}
\DoxyCodeLine{10437 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR18              EXTI\_PR1\_PR18\_Msk                           }}
\DoxyCodeLine{10438 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR19\_Pos          (19U)}}
\DoxyCodeLine{10439 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR19\_Msk          (0x1UL << EXTI\_PR1\_PR19\_Pos)                }}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR19              EXTI\_PR1\_PR19\_Msk                           }}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR20\_Pos          (20U)}}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR20\_Msk          (0x1UL << EXTI\_PR1\_PR20\_Pos)                }}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR20              EXTI\_PR1\_PR20\_Msk                           }}
\DoxyCodeLine{10444 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR21\_Pos          (21U)}}
\DoxyCodeLine{10445 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR21\_Msk          (0x1UL << EXTI\_PR1\_PR21\_Pos)                }}
\DoxyCodeLine{10446 \textcolor{preprocessor}{\#define EXTI\_PR1\_PR21              EXTI\_PR1\_PR21\_Msk                           }}
\DoxyCodeLine{10448 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR2 register  *******************/}}
\DoxyCodeLine{10449 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Pos           (0U)}}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM\_Msk           (0xFFFFDFFFUL << EXTI\_IMR2\_IM\_Pos)          }}
\DoxyCodeLine{10451 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM               EXTI\_IMR2\_IM\_Msk                            }}
\DoxyCodeLine{10452 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32\_Pos         (0U)}}
\DoxyCodeLine{10453 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32\_Msk         (0x1UL << EXTI\_IMR2\_IM32\_Pos)               }}
\DoxyCodeLine{10454 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM32             EXTI\_IMR2\_IM32\_Msk                          }}
\DoxyCodeLine{10455 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33\_Pos         (1U)}}
\DoxyCodeLine{10456 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33\_Msk         (0x1UL << EXTI\_IMR2\_IM33\_Pos)               }}
\DoxyCodeLine{10457 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM33             EXTI\_IMR2\_IM33\_Msk                          }}
\DoxyCodeLine{10458 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Pos         (2U)}}
\DoxyCodeLine{10459 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34\_Msk         (0x1UL << EXTI\_IMR2\_IM34\_Pos)               }}
\DoxyCodeLine{10460 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM34             EXTI\_IMR2\_IM34\_Msk                          }}
\DoxyCodeLine{10461 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35\_Pos         (3U)}}
\DoxyCodeLine{10462 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35\_Msk         (0x1UL << EXTI\_IMR2\_IM35\_Pos)               }}
\DoxyCodeLine{10463 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM35             EXTI\_IMR2\_IM35\_Msk                          }}
\DoxyCodeLine{10464 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Pos         (4U)}}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36\_Msk         (0x1UL << EXTI\_IMR2\_IM36\_Pos)               }}
\DoxyCodeLine{10466 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM36             EXTI\_IMR2\_IM36\_Msk                          }}
\DoxyCodeLine{10467 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Pos         (5U)}}
\DoxyCodeLine{10468 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37\_Msk         (0x1UL << EXTI\_IMR2\_IM37\_Pos)               }}
\DoxyCodeLine{10469 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM37             EXTI\_IMR2\_IM37\_Msk                          }}
\DoxyCodeLine{10470 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Pos         (6U)}}
\DoxyCodeLine{10471 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38\_Msk         (0x1UL << EXTI\_IMR2\_IM38\_Pos)               }}
\DoxyCodeLine{10472 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM38             EXTI\_IMR2\_IM38\_Msk                          }}
\DoxyCodeLine{10473 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Pos         (7U)}}
\DoxyCodeLine{10474 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39\_Msk         (0x1UL << EXTI\_IMR2\_IM39\_Pos)               }}
\DoxyCodeLine{10475 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM39             EXTI\_IMR2\_IM39\_Msk                          }}
\DoxyCodeLine{10476 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Pos         (8U)}}
\DoxyCodeLine{10477 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40\_Msk         (0x1UL << EXTI\_IMR2\_IM40\_Pos)               }}
\DoxyCodeLine{10478 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM40             EXTI\_IMR2\_IM40\_Msk                          }}
\DoxyCodeLine{10479 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Pos         (9U)}}
\DoxyCodeLine{10480 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41\_Msk         (0x1UL << EXTI\_IMR2\_IM41\_Pos)               }}
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM41             EXTI\_IMR2\_IM41\_Msk                          }}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42\_Pos         (10U)}}
\DoxyCodeLine{10483 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42\_Msk         (0x1UL << EXTI\_IMR2\_IM42\_Pos)               }}
\DoxyCodeLine{10484 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM42             EXTI\_IMR2\_IM42\_Msk                          }}
\DoxyCodeLine{10485 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM43\_Pos         (11U)}}
\DoxyCodeLine{10486 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM43\_Msk         (0x1UL << EXTI\_IMR2\_IM43\_Pos)               }}
\DoxyCodeLine{10487 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM43             EXTI\_IMR2\_IM43\_Msk                          }}
\DoxyCodeLine{10488 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM47\_Pos         (15U)}}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM47\_Msk         (0x1UL << EXTI\_IMR2\_IM47\_Pos)               }}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM47             EXTI\_IMR2\_IM47\_Msk                          }}
\DoxyCodeLine{10491 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM48\_Pos         (16U)}}
\DoxyCodeLine{10492 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM48\_Msk         (0x1UL << EXTI\_IMR2\_IM48\_Pos)               }}
\DoxyCodeLine{10493 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM48             EXTI\_IMR2\_IM48\_Msk                          }}
\DoxyCodeLine{10494 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM49\_Pos         (17U)}}
\DoxyCodeLine{10495 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM49\_Msk         (0x1UL << EXTI\_IMR2\_IM49\_Pos)               }}
\DoxyCodeLine{10496 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM49             EXTI\_IMR2\_IM49\_Msk                          }}
\DoxyCodeLine{10497 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM50\_Pos         (18U)}}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM50\_Msk         (0x1UL << EXTI\_IMR2\_IM50\_Pos)               }}
\DoxyCodeLine{10499 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM50             EXTI\_IMR2\_IM50\_Msk                          }}
\DoxyCodeLine{10500 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM51\_Pos         (19U)}}
\DoxyCodeLine{10501 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM51\_Msk         (0x1UL << EXTI\_IMR2\_IM51\_Pos)               }}
\DoxyCodeLine{10502 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM51             EXTI\_IMR2\_IM51\_Msk                          }}
\DoxyCodeLine{10503 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM52\_Pos         (20U)}}
\DoxyCodeLine{10504 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM52\_Msk         (0x1UL << EXTI\_IMR2\_IM52\_Pos)               }}
\DoxyCodeLine{10505 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM52             EXTI\_IMR2\_IM52\_Msk                          }}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM53\_Pos         (21U)}}
\DoxyCodeLine{10507 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM53\_Msk         (0x1UL << EXTI\_IMR2\_IM53\_Pos)               }}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM53             EXTI\_IMR2\_IM53\_Msk                          }}
\DoxyCodeLine{10509 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM54\_Pos         (22U)}}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM54\_Msk         (0x1UL << EXTI\_IMR2\_IM54\_Pos)               }}
\DoxyCodeLine{10511 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM54             EXTI\_IMR2\_IM54\_Msk                          }}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM55\_Pos         (23U)}}
\DoxyCodeLine{10513 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM55\_Msk         (0x1UL << EXTI\_IMR2\_IM55\_Pos)               }}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM55             EXTI\_IMR2\_IM55\_Msk                          }}
\DoxyCodeLine{10515 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM56\_Pos         (24U)}}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM56\_Msk         (0x1UL << EXTI\_IMR2\_IM56\_Pos)               }}
\DoxyCodeLine{10517 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM56             EXTI\_IMR2\_IM56\_Msk                          }}
\DoxyCodeLine{10518 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM58\_Pos         (26U)}}
\DoxyCodeLine{10519 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM58\_Msk         (0x1UL << EXTI\_IMR2\_IM58\_Pos)               }}
\DoxyCodeLine{10520 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM58             EXTI\_IMR2\_IM58\_Msk                          }}
\DoxyCodeLine{10521 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM60\_Pos         (28U)}}
\DoxyCodeLine{10522 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM60\_Msk         (0x1UL << EXTI\_IMR2\_IM60\_Pos)               }}
\DoxyCodeLine{10523 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM60             EXTI\_IMR2\_IM60\_Msk                          }}
\DoxyCodeLine{10524 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM61\_Pos         (29U)}}
\DoxyCodeLine{10525 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM61\_Msk         (0x1UL << EXTI\_IMR2\_IM61\_Pos)               }}
\DoxyCodeLine{10526 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM61             EXTI\_IMR2\_IM61\_Msk                          }}
\DoxyCodeLine{10527 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM62\_Pos         (30U)}}
\DoxyCodeLine{10528 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM62\_Msk         (0x1UL << EXTI\_IMR2\_IM62\_Pos)               }}
\DoxyCodeLine{10529 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM62             EXTI\_IMR2\_IM62\_Msk                          }}
\DoxyCodeLine{10530 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM63\_Pos         (31U)}}
\DoxyCodeLine{10531 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM63\_Msk         (0x1UL << EXTI\_IMR2\_IM63\_Pos)               }}
\DoxyCodeLine{10532 \textcolor{preprocessor}{\#define EXTI\_IMR2\_IM63             EXTI\_IMR2\_IM63\_Msk                          }}
\DoxyCodeLine{10534 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR2 register  *******************/}}
\DoxyCodeLine{10535 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Pos           (0U)}}
\DoxyCodeLine{10536 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM\_Msk           (0xFFFFDFFFUL << EXTI\_EMR2\_EM\_Pos)          }}
\DoxyCodeLine{10537 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM               EXTI\_EMR2\_EM\_Msk                            }}
\DoxyCodeLine{10538 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32\_Pos         (0U)}}
\DoxyCodeLine{10539 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32\_Msk         (0x1UL << EXTI\_EMR2\_EM32\_Pos)               }}
\DoxyCodeLine{10540 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM32             EXTI\_EMR2\_EM32\_Msk                          }}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33\_Pos         (1U)}}
\DoxyCodeLine{10542 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33\_Msk         (0x1UL << EXTI\_EMR2\_EM33\_Pos)               }}
\DoxyCodeLine{10543 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM33             EXTI\_EMR2\_EM33\_Msk                          }}
\DoxyCodeLine{10544 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Pos         (2U)}}
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34\_Msk         (0x1UL << EXTI\_EMR2\_EM34\_Pos)               }}
\DoxyCodeLine{10546 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM34             EXTI\_EMR2\_EM34\_Msk                          }}
\DoxyCodeLine{10547 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35\_Pos         (3U)}}
\DoxyCodeLine{10548 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35\_Msk         (0x1UL << EXTI\_EMR2\_EM35\_Pos)               }}
\DoxyCodeLine{10549 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM35             EXTI\_EMR2\_EM35\_Msk                          }}
\DoxyCodeLine{10550 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Pos         (4U)}}
\DoxyCodeLine{10551 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36\_Msk         (0x1UL << EXTI\_EMR2\_EM36\_Pos)               }}
\DoxyCodeLine{10552 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM36             EXTI\_EMR2\_EM36\_Msk                          }}
\DoxyCodeLine{10553 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Pos         (5U)}}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37\_Msk         (0x1UL << EXTI\_EMR2\_EM37\_Pos)               }}
\DoxyCodeLine{10555 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM37             EXTI\_EMR2\_EM37\_Msk                          }}
\DoxyCodeLine{10556 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Pos         (6U)}}
\DoxyCodeLine{10557 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38\_Msk         (0x1UL << EXTI\_EMR2\_EM38\_Pos)               }}
\DoxyCodeLine{10558 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM38             EXTI\_EMR2\_EM38\_Msk                          }}
\DoxyCodeLine{10559 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Pos         (7U)}}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39\_Msk         (0x1UL << EXTI\_EMR2\_EM39\_Pos)               }}
\DoxyCodeLine{10561 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM39             EXTI\_EMR2\_EM39\_Msk                          }}
\DoxyCodeLine{10562 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Pos         (8U)}}
\DoxyCodeLine{10563 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40\_Msk         (0x1UL << EXTI\_EMR2\_EM40\_Pos)               }}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM40             EXTI\_EMR2\_EM40\_Msk                          }}
\DoxyCodeLine{10565 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Pos         (9U)}}
\DoxyCodeLine{10566 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41\_Msk         (0x1UL << EXTI\_EMR2\_EM41\_Pos)               }}
\DoxyCodeLine{10567 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM41             EXTI\_EMR2\_EM41\_Msk                          }}
\DoxyCodeLine{10568 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42\_Pos         (10U)}}
\DoxyCodeLine{10569 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42\_Msk         (0x1UL << EXTI\_EMR2\_EM42\_Pos)               }}
\DoxyCodeLine{10570 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM42             EXTI\_EMR2\_EM42\_Msk                          }}
\DoxyCodeLine{10571 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM43\_Pos         (11U)}}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM43\_Msk         (0x1UL << EXTI\_EMR2\_EM43\_Pos)               }}
\DoxyCodeLine{10573 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM43             EXTI\_EMR2\_EM43\_Msk                          }}
\DoxyCodeLine{10574 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM47\_Pos         (15U)}}
\DoxyCodeLine{10575 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM47\_Msk         (0x1UL << EXTI\_EMR2\_EM47\_Pos)               }}
\DoxyCodeLine{10576 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM47             EXTI\_EMR2\_EM47\_Msk                          }}
\DoxyCodeLine{10577 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM48\_Pos         (16U)}}
\DoxyCodeLine{10578 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM48\_Msk         (0x1UL << EXTI\_EMR2\_EM48\_Pos)               }}
\DoxyCodeLine{10579 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM48             EXTI\_EMR2\_EM48\_Msk                          }}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM49\_Pos         (17U)}}
\DoxyCodeLine{10581 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM49\_Msk         (0x1UL << EXTI\_EMR2\_EM49\_Pos)               }}
\DoxyCodeLine{10582 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM49             EXTI\_EMR2\_EM49\_Msk                          }}
\DoxyCodeLine{10583 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM50\_Pos         (18U)}}
\DoxyCodeLine{10584 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM50\_Msk         (0x1UL << EXTI\_EMR2\_EM50\_Pos)               }}
\DoxyCodeLine{10585 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM50             EXTI\_EMR2\_EM50\_Msk                          }}
\DoxyCodeLine{10586 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM51\_Pos         (19U)}}
\DoxyCodeLine{10587 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM51\_Msk         (0x1UL << EXTI\_EMR2\_EM51\_Pos)               }}
\DoxyCodeLine{10588 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM51             EXTI\_EMR2\_EM51\_Msk                          }}
\DoxyCodeLine{10589 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM52\_Pos         (20U)}}
\DoxyCodeLine{10590 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM52\_Msk         (0x1UL << EXTI\_EMR2\_EM52\_Pos)               }}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM52             EXTI\_EMR2\_EM52\_Msk                          }}
\DoxyCodeLine{10592 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM53\_Pos         (21U)}}
\DoxyCodeLine{10593 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM53\_Msk         (0x1UL << EXTI\_EMR2\_EM53\_Pos)               }}
\DoxyCodeLine{10594 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM53             EXTI\_EMR2\_EM53\_Msk                          }}
\DoxyCodeLine{10595 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM54\_Pos         (22U)}}
\DoxyCodeLine{10596 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM54\_Msk         (0x1UL << EXTI\_EMR2\_EM54\_Pos)               }}
\DoxyCodeLine{10597 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM54             EXTI\_EMR2\_EM54\_Msk                          }}
\DoxyCodeLine{10598 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM55\_Pos         (23U)}}
\DoxyCodeLine{10599 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM55\_Msk         (0x1UL << EXTI\_EMR2\_EM55\_Pos)               }}
\DoxyCodeLine{10600 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM55             EXTI\_EMR2\_EM55\_Msk                          }}
\DoxyCodeLine{10601 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM56\_Pos         (24U)}}
\DoxyCodeLine{10602 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM56\_Msk         (0x1UL << EXTI\_EMR2\_EM56\_Pos)               }}
\DoxyCodeLine{10603 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM56             EXTI\_EMR2\_EM56\_Msk                          }}
\DoxyCodeLine{10604 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM58\_Pos         (26U)}}
\DoxyCodeLine{10605 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM58\_Msk         (0x1UL << EXTI\_EMR2\_EM58\_Pos)               }}
\DoxyCodeLine{10606 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM58             EXTI\_EMR2\_EM58\_Msk                          }}
\DoxyCodeLine{10607 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM60\_Pos         (28U)}}
\DoxyCodeLine{10608 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM60\_Msk         (0x1UL << EXTI\_EMR2\_EM60\_Pos)               }}
\DoxyCodeLine{10609 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM60             EXTI\_EMR2\_EM60\_Msk                          }}
\DoxyCodeLine{10610 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM61\_Pos         (29U)}}
\DoxyCodeLine{10611 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM61\_Msk         (0x1UL << EXTI\_EMR2\_EM61\_Pos)               }}
\DoxyCodeLine{10612 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM61             EXTI\_EMR2\_EM61\_Msk                          }}
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM62\_Pos         (30U)}}
\DoxyCodeLine{10614 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM62\_Msk         (0x1UL << EXTI\_EMR2\_EM62\_Pos)               }}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM62             EXTI\_EMR2\_EM62\_Msk                          }}
\DoxyCodeLine{10616 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM63\_Pos         (31U)}}
\DoxyCodeLine{10617 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM63\_Msk         (0x1UL << EXTI\_EMR2\_EM63\_Pos)               }}
\DoxyCodeLine{10618 \textcolor{preprocessor}{\#define EXTI\_EMR2\_EM63             EXTI\_EMR2\_EM63\_Msk                          }}
\DoxyCodeLine{10620 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR2 register  ********************/}}
\DoxyCodeLine{10621 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR\_Pos            (17U)}}
\DoxyCodeLine{10622 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR\_Msk            (0x5UL << EXTI\_PR2\_PR\_Pos)                  }}
\DoxyCodeLine{10623 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR                EXTI\_PR2\_PR\_Msk                             }}
\DoxyCodeLine{10624 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR49\_Pos          (17U)}}
\DoxyCodeLine{10625 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR49\_Msk          (0x1UL << EXTI\_PR2\_PR49\_Pos)                }}
\DoxyCodeLine{10626 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR49              EXTI\_PR2\_PR49\_Msk                           }}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR51\_Pos          (19U)}}
\DoxyCodeLine{10628 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR51\_Msk          (0x1UL << EXTI\_PR2\_PR51\_Pos)                }}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define EXTI\_PR2\_PR51              EXTI\_PR2\_PR51\_Msk                           }}
\DoxyCodeLine{10631 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR3 register  *******************/}}
\DoxyCodeLine{10632 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM\_Pos           (0U)}}
\DoxyCodeLine{10633 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM\_Msk           (0x0FE17FFFUL << EXTI\_IMR3\_IM\_Pos)          }}
\DoxyCodeLine{10634 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM               EXTI\_IMR3\_IM\_Msk                            }}
\DoxyCodeLine{10635 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM64\_Pos         (0U)}}
\DoxyCodeLine{10636 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM64\_Msk         (0x1UL << EXTI\_IMR3\_IM64\_Pos)               }}
\DoxyCodeLine{10637 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM64             EXTI\_IMR3\_IM64\_Msk                          }}
\DoxyCodeLine{10638 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM65\_Pos         (1U)}}
\DoxyCodeLine{10639 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM65\_Msk         (0x1UL << EXTI\_IMR3\_IM65\_Pos)               }}
\DoxyCodeLine{10640 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM65             EXTI\_IMR3\_IM65\_Msk                          }}
\DoxyCodeLine{10641 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM66\_Pos         (2U)}}
\DoxyCodeLine{10642 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM66\_Msk         (0x1UL << EXTI\_IMR3\_IM66\_Pos)               }}
\DoxyCodeLine{10643 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM66             EXTI\_IMR3\_IM66\_Msk                          }}
\DoxyCodeLine{10644 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM67\_Pos         (3U)}}
\DoxyCodeLine{10645 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM67\_Msk         (0x1UL << EXTI\_IMR3\_IM67\_Pos)               }}
\DoxyCodeLine{10646 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM67             EXTI\_IMR3\_IM67\_Msk                          }}
\DoxyCodeLine{10647 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM68\_Pos         (4U)}}
\DoxyCodeLine{10648 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM68\_Msk         (0x1UL << EXTI\_IMR3\_IM68\_Pos)               }}
\DoxyCodeLine{10649 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM68             EXTI\_IMR3\_IM68\_Msk                          }}
\DoxyCodeLine{10650 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM69\_Pos         (5U)}}
\DoxyCodeLine{10651 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM69\_Msk         (0x1UL << EXTI\_IMR3\_IM69\_Pos)               }}
\DoxyCodeLine{10652 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM69             EXTI\_IMR3\_IM69\_Msk                          }}
\DoxyCodeLine{10653 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM70\_Pos         (6U)}}
\DoxyCodeLine{10654 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM70\_Msk         (0x1UL << EXTI\_IMR3\_IM70\_Pos)               }}
\DoxyCodeLine{10655 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM70             EXTI\_IMR3\_IM70\_Msk                          }}
\DoxyCodeLine{10656 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM71\_Pos         (7U)}}
\DoxyCodeLine{10657 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM71\_Msk         (0x1UL << EXTI\_IMR3\_IM71\_Pos)               }}
\DoxyCodeLine{10658 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM71             EXTI\_IMR3\_IM71\_Msk                          }}
\DoxyCodeLine{10659 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM72\_Pos         (8U)}}
\DoxyCodeLine{10660 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM72\_Msk         (0x1UL << EXTI\_IMR3\_IM72\_Pos)               }}
\DoxyCodeLine{10661 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM72             EXTI\_IMR3\_IM72\_Msk                          }}
\DoxyCodeLine{10662 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM73\_Pos         (9U)}}
\DoxyCodeLine{10663 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM73\_Msk         (0x1UL << EXTI\_IMR3\_IM73\_Pos)               }}
\DoxyCodeLine{10664 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM73             EXTI\_IMR3\_IM73\_Msk                          }}
\DoxyCodeLine{10665 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM74\_Pos         (10U)}}
\DoxyCodeLine{10666 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM74\_Msk         (0x1UL << EXTI\_IMR3\_IM74\_Pos)               }}
\DoxyCodeLine{10667 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM74             EXTI\_IMR3\_IM74\_Msk                          }}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM75\_Pos         (11U)}}
\DoxyCodeLine{10669 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM75\_Msk         (0x1UL << EXTI\_IMR3\_IM75\_Pos)               }}
\DoxyCodeLine{10670 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM75             EXTI\_IMR3\_IM75\_Msk                          }}
\DoxyCodeLine{10671 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM76\_Pos         (12U)}}
\DoxyCodeLine{10672 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM76\_Msk         (0x1UL << EXTI\_IMR3\_IM76\_Pos)               }}
\DoxyCodeLine{10673 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM76             EXTI\_IMR3\_IM76\_Msk                          }}
\DoxyCodeLine{10674 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM77\_Pos         (13U)}}
\DoxyCodeLine{10675 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM77\_Msk         (0x1UL << EXTI\_IMR3\_IM77\_Pos)               }}
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM77             EXTI\_IMR3\_IM77\_Msk                          }}
\DoxyCodeLine{10677 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM78\_Pos         (14U)}}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM78\_Msk         (0x1UL << EXTI\_IMR3\_IM78\_Pos)               }}
\DoxyCodeLine{10679 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM78             EXTI\_IMR3\_IM78\_Msk                          }}
\DoxyCodeLine{10680 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM80\_Pos         (16U)}}
\DoxyCodeLine{10681 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM80\_Msk         (0x1UL << EXTI\_IMR3\_IM80\_Pos)               }}
\DoxyCodeLine{10682 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM80             EXTI\_IMR3\_IM80\_Msk                          }}
\DoxyCodeLine{10683 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM85\_Pos         (21U)}}
\DoxyCodeLine{10684 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM85\_Msk         (0x1UL << EXTI\_IMR3\_IM85\_Pos)               }}
\DoxyCodeLine{10685 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM85             EXTI\_IMR3\_IM85\_Msk                          }}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM86\_Pos         (22U)}}
\DoxyCodeLine{10687 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM86\_Msk         (0x1UL << EXTI\_IMR3\_IM86\_Pos)               }}
\DoxyCodeLine{10688 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM86             EXTI\_IMR3\_IM86\_Msk                          }}
\DoxyCodeLine{10689 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM87\_Pos         (23U)}}
\DoxyCodeLine{10690 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM87\_Msk         (0x1UL << EXTI\_IMR3\_IM87\_Pos)               }}
\DoxyCodeLine{10691 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM87             EXTI\_IMR3\_IM87\_Msk                          }}
\DoxyCodeLine{10694 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM88\_Pos         (24U)}}
\DoxyCodeLine{10695 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM88\_Msk         (0x1UL << EXTI\_IMR3\_IM88\_Pos)               }}
\DoxyCodeLine{10696 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM88             EXTI\_IMR3\_IM88\_Msk                          }}
\DoxyCodeLine{10698 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM89\_Pos         (25U)}}
\DoxyCodeLine{10699 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM89\_Msk         (0x1UL << EXTI\_IMR3\_IM89\_Pos)               }}
\DoxyCodeLine{10700 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM89             EXTI\_IMR3\_IM89\_Msk                          }}
\DoxyCodeLine{10701 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM90\_Pos         (26U)}}
\DoxyCodeLine{10702 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM90\_Msk         (0x1UL << EXTI\_IMR3\_IM90\_Pos)               }}
\DoxyCodeLine{10703 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM90             EXTI\_IMR3\_IM90\_Msk                          }}
\DoxyCodeLine{10704 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM91\_Pos         (27U)}}
\DoxyCodeLine{10705 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM91\_Msk         (0x1UL << EXTI\_IMR3\_IM91\_Pos)               }}
\DoxyCodeLine{10706 \textcolor{preprocessor}{\#define EXTI\_IMR3\_IM91             EXTI\_IMR3\_IM91\_Msk                          }}
\DoxyCodeLine{10708 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR3 register  *******************/}}
\DoxyCodeLine{10709 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM\_Pos           (0U)}}
\DoxyCodeLine{10710 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM\_Msk           (0x0FE17FFFUL << EXTI\_EMR3\_EM\_Pos)          }}
\DoxyCodeLine{10711 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM               EXTI\_EMR3\_EM\_Msk                            }}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM64\_Pos         (0U)}}
\DoxyCodeLine{10713 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM64\_Msk         (0x1UL << EXTI\_EMR3\_EM64\_Pos)               }}
\DoxyCodeLine{10714 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM64             EXTI\_EMR3\_EM64\_Msk                          }}
\DoxyCodeLine{10715 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM65\_Pos         (1U)}}
\DoxyCodeLine{10716 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM65\_Msk         (0x1UL << EXTI\_EMR3\_EM65\_Pos)               }}
\DoxyCodeLine{10717 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM65             EXTI\_EMR3\_EM65\_Msk                          }}
\DoxyCodeLine{10718 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM66\_Pos         (2U)}}
\DoxyCodeLine{10719 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM66\_Msk         (0x1UL << EXTI\_EMR3\_EM66\_Pos)               }}
\DoxyCodeLine{10720 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM66             EXTI\_EMR3\_EM66\_Msk                          }}
\DoxyCodeLine{10721 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM67\_Pos         (3U)}}
\DoxyCodeLine{10722 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM67\_Msk         (0x1UL << EXTI\_EMR3\_EM67\_Pos)               }}
\DoxyCodeLine{10723 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM67             EXTI\_EMR3\_EM67\_Msk                          }}
\DoxyCodeLine{10724 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM68\_Pos         (4U)}}
\DoxyCodeLine{10725 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM68\_Msk         (0x1UL << EXTI\_EMR3\_EM68\_Pos)               }}
\DoxyCodeLine{10726 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM68             EXTI\_EMR3\_EM68\_Msk                          }}
\DoxyCodeLine{10727 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM69\_Pos         (5U)}}
\DoxyCodeLine{10728 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM69\_Msk         (0x1UL << EXTI\_EMR3\_EM69\_Pos)               }}
\DoxyCodeLine{10729 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM69             EXTI\_EMR3\_EM69\_Msk                          }}
\DoxyCodeLine{10730 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM70\_Pos         (6U)}}
\DoxyCodeLine{10731 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM70\_Msk         (0x1UL << EXTI\_EMR3\_EM70\_Pos)               }}
\DoxyCodeLine{10732 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM70             EXTI\_EMR3\_EM70\_Msk                          }}
\DoxyCodeLine{10733 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM71\_Pos         (7U)}}
\DoxyCodeLine{10734 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM71\_Msk         (0x1UL << EXTI\_EMR3\_EM71\_Pos)               }}
\DoxyCodeLine{10735 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM71             EXTI\_EMR3\_EM71\_Msk                          }}
\DoxyCodeLine{10736 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM72\_Pos         (8U)}}
\DoxyCodeLine{10737 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM72\_Msk         (0x1UL << EXTI\_EMR3\_EM72\_Pos)               }}
\DoxyCodeLine{10738 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM72             EXTI\_EMR3\_EM72\_Msk                          }}
\DoxyCodeLine{10739 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM73\_Pos         (9U)}}
\DoxyCodeLine{10740 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM73\_Msk         (0x1UL << EXTI\_EMR3\_EM73\_Pos)               }}
\DoxyCodeLine{10741 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM73             EXTI\_EMR3\_EM73\_Msk                          }}
\DoxyCodeLine{10742 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM74\_Pos         (10U)}}
\DoxyCodeLine{10743 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM74\_Msk         (0x1UL << EXTI\_EMR3\_EM74\_Pos)               }}
\DoxyCodeLine{10744 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM74             EXTI\_EMR3\_EM74\_Msk                          }}
\DoxyCodeLine{10745 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM75\_Pos         (11U)}}
\DoxyCodeLine{10746 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM75\_Msk         (0x1UL << EXTI\_EMR3\_EM75\_Pos)               }}
\DoxyCodeLine{10747 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM75             EXTI\_EMR3\_EM75\_Msk                          }}
\DoxyCodeLine{10748 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM76\_Pos         (12U)}}
\DoxyCodeLine{10749 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM76\_Msk         (0x1UL << EXTI\_EMR3\_EM76\_Pos)               }}
\DoxyCodeLine{10750 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM76             EXTI\_EMR3\_EM76\_Msk                          }}
\DoxyCodeLine{10751 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM77\_Pos         (13U)}}
\DoxyCodeLine{10752 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM77\_Msk         (0x1UL << EXTI\_EMR3\_EM77\_Pos)               }}
\DoxyCodeLine{10753 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM77             EXTI\_EMR3\_EM77\_Msk                          }}
\DoxyCodeLine{10754 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM78\_Pos         (14U)}}
\DoxyCodeLine{10755 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM78\_Msk         (0x1UL << EXTI\_EMR3\_EM78\_Pos)               }}
\DoxyCodeLine{10756 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM78             EXTI\_EMR3\_EM78\_Msk                          }}
\DoxyCodeLine{10757 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM80\_Pos         (16U)}}
\DoxyCodeLine{10758 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM80\_Msk         (0x1UL << EXTI\_EMR3\_EM80\_Pos)               }}
\DoxyCodeLine{10759 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM80             EXTI\_EMR3\_EM80\_Msk                          }}
\DoxyCodeLine{10760 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM85\_Pos         (21U)}}
\DoxyCodeLine{10761 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM85\_Msk         (0x1UL << EXTI\_EMR3\_EM85\_Pos)               }}
\DoxyCodeLine{10762 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM85             EXTI\_EMR3\_EM85\_Msk                          }}
\DoxyCodeLine{10763 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM86\_Pos         (22U)}}
\DoxyCodeLine{10764 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM86\_Msk         (0x1UL << EXTI\_EMR3\_EM86\_Pos)               }}
\DoxyCodeLine{10765 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM86             EXTI\_EMR3\_EM86\_Msk                          }}
\DoxyCodeLine{10766 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM87\_Pos         (23U)}}
\DoxyCodeLine{10767 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM87\_Msk         (0x1UL << EXTI\_EMR3\_EM87\_Pos)               }}
\DoxyCodeLine{10768 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM87             EXTI\_EMR3\_EM87\_Msk                          }}
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM88\_Pos         (24U)}}
\DoxyCodeLine{10771 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM88\_Msk         (0x1UL << EXTI\_EMR3\_EM88\_Pos)               }}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM88             EXTI\_EMR3\_EM88\_Msk                          }}
\DoxyCodeLine{10774 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM89\_Pos         (25U)}}
\DoxyCodeLine{10775 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM89\_Msk         (0x1UL << EXTI\_EMR3\_EM89\_Pos)               }}
\DoxyCodeLine{10776 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM89             EXTI\_EMR3\_EM89\_Msk                          }}
\DoxyCodeLine{10777 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM90\_Pos         (26U)}}
\DoxyCodeLine{10778 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM90\_Msk         (0x1UL << EXTI\_EMR3\_EM90\_Pos)               }}
\DoxyCodeLine{10779 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM90             EXTI\_EMR3\_EM90\_Msk                          }}
\DoxyCodeLine{10780 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM91\_Pos         (27U)}}
\DoxyCodeLine{10781 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM91\_Msk         (0x1UL << EXTI\_EMR3\_EM91\_Pos)               }}
\DoxyCodeLine{10782 \textcolor{preprocessor}{\#define EXTI\_EMR3\_EM91             EXTI\_EMR3\_EM91\_Msk                          }}
\DoxyCodeLine{10784 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR3 register  ********************/}}
\DoxyCodeLine{10785 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR\_Pos            (20U)}}
\DoxyCodeLine{10786 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR\_Msk            (0x7UL << EXTI\_PR3\_PR\_Pos)                  }}
\DoxyCodeLine{10787 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR                EXTI\_PR3\_PR\_Msk                             }}
\DoxyCodeLine{10788 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR84\_Pos          (20U)}}
\DoxyCodeLine{10789 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR84\_Msk          (0x1UL << EXTI\_PR3\_PR84\_Pos)                }}
\DoxyCodeLine{10790 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR84              EXTI\_PR3\_PR84\_Msk                           }}
\DoxyCodeLine{10791 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR85\_Pos          (21U)}}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR85\_Msk          (0x1UL << EXTI\_PR3\_PR85\_Pos)                }}
\DoxyCodeLine{10793 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR85              EXTI\_PR3\_PR85\_Msk                           }}
\DoxyCodeLine{10794 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR86\_Pos          (22U)}}
\DoxyCodeLine{10795 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR86\_Msk          (0x1UL << EXTI\_PR3\_PR86\_Pos)                }}
\DoxyCodeLine{10796 \textcolor{preprocessor}{\#define EXTI\_PR3\_PR86              EXTI\_PR3\_PR86\_Msk                           }}
\DoxyCodeLine{10797 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10798 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10799 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{10800 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10801 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10802 \textcolor{comment}{/*}}
\DoxyCodeLine{10803 \textcolor{comment}{* @brief FLASH Global Defines}}
\DoxyCodeLine{10804 \textcolor{comment}{*/}}
\DoxyCodeLine{10805 \textcolor{preprocessor}{\#define FLASH\_SIZE\_DATA\_REGISTER             0x1FF1E880U}}
\DoxyCodeLine{10806 \textcolor{preprocessor}{\#define FLASH\_SECTOR\_TOTAL                   8U                    }\textcolor{comment}{/* 8 sectors */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define FLASH\_SIZE                           ((((*((uint16\_t *)FLASH\_SIZE\_DATA\_REGISTER)) == 0xFFFFU)) ? 0x100000U : \(\backslash\)}}
\DoxyCodeLine{10808 \textcolor{preprocessor}{                                             ((((*((uint16\_t *)FLASH\_SIZE\_DATA\_REGISTER)) == 0x0000U)) ? 0x100000U : \(\backslash\)}}
\DoxyCodeLine{10809 \textcolor{preprocessor}{                                             (((uint32\_t)(*((uint16\_t *)FLASH\_SIZE\_DATA\_REGISTER)) \& (0x0FFFU)) << 10U)))  }\textcolor{comment}{/* 1 MB   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10810 \textcolor{preprocessor}{\#define FLASH\_BANK\_SIZE                      FLASH\_SIZE            }\textcolor{comment}{/* 1 MB   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define FLASH\_SECTOR\_SIZE                    0x00020000UL          }\textcolor{comment}{/* 128 KB   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10812 \textcolor{preprocessor}{\#define FLASH\_LATENCY\_DEFAULT                FLASH\_ACR\_LATENCY\_7WS }\textcolor{comment}{/* FLASH Seven Latency cycles */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define FLASH\_NB\_32BITWORD\_IN\_FLASHWORD      8U                    }\textcolor{comment}{/* 256 bits */}\textcolor{preprocessor}{}}
\DoxyCodeLine{10814 }
\DoxyCodeLine{10815 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  **********************/}}
\DoxyCodeLine{10816 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos                (0U)}}
\DoxyCodeLine{10817 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk                (0xFUL << FLASH\_ACR\_LATENCY\_Pos)  }}
\DoxyCodeLine{10818 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY                    FLASH\_ACR\_LATENCY\_Msk             }}
\DoxyCodeLine{10819 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS                (0x00000000UL)}}
\DoxyCodeLine{10820 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS                (0x00000001UL)}}
\DoxyCodeLine{10821 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS                (0x00000002UL)}}
\DoxyCodeLine{10822 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS                (0x00000003UL)}}
\DoxyCodeLine{10823 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS                (0x00000004UL)}}
\DoxyCodeLine{10824 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS                (0x00000005UL)}}
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS                (0x00000006UL)}}
\DoxyCodeLine{10826 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS                (0x00000007UL)}}
\DoxyCodeLine{10827 }
\DoxyCodeLine{10828 \textcolor{preprocessor}{\#define FLASH\_ACR\_WRHIGHFREQ\_Pos             (4U)}}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define FLASH\_ACR\_WRHIGHFREQ\_Msk             (0x3UL << FLASH\_ACR\_WRHIGHFREQ\_Pos)  }}
\DoxyCodeLine{10830 \textcolor{preprocessor}{\#define FLASH\_ACR\_WRHIGHFREQ                 FLASH\_ACR\_WRHIGHFREQ\_Msk             }}
\DoxyCodeLine{10831 \textcolor{preprocessor}{\#define FLASH\_ACR\_WRHIGHFREQ\_0               (0x1UL << FLASH\_ACR\_WRHIGHFREQ\_Pos)  }}
\DoxyCodeLine{10832 \textcolor{preprocessor}{\#define FLASH\_ACR\_WRHIGHFREQ\_1               (0x2UL << FLASH\_ACR\_WRHIGHFREQ\_Pos)  }}
\DoxyCodeLine{10834 \textcolor{comment}{/* Legacy FLASH Latency defines */}}
\DoxyCodeLine{10835 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_8WS                (0x00000008UL)}}
\DoxyCodeLine{10836 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_9WS                (0x00000009UL)}}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_10WS               (0x0000000AUL)}}
\DoxyCodeLine{10838 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_11WS               (0x0000000BUL)}}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_12WS               (0x0000000CUL)}}
\DoxyCodeLine{10840 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_13WS               (0x0000000DUL)}}
\DoxyCodeLine{10841 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_14WS               (0x0000000EUL)}}
\DoxyCodeLine{10842 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_15WS               (0x0000000FUL)}}
\DoxyCodeLine{10843 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ***********************/}}
\DoxyCodeLine{10844 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos                    (0U)}}
\DoxyCodeLine{10845 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk                    (0x1UL << FLASH\_CR\_LOCK\_Pos)      }}
\DoxyCodeLine{10846 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                        FLASH\_CR\_LOCK\_Msk                 }}
\DoxyCodeLine{10847 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos                      (1U)}}
\DoxyCodeLine{10848 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk                      (0x1UL << FLASH\_CR\_PG\_Pos)        }}
\DoxyCodeLine{10849 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                          FLASH\_CR\_PG\_Msk                   }}
\DoxyCodeLine{10850 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Pos                     (2U)}}
\DoxyCodeLine{10851 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Msk                     (0x1UL << FLASH\_CR\_SER\_Pos)       }}
\DoxyCodeLine{10852 \textcolor{preprocessor}{\#define FLASH\_CR\_SER                         FLASH\_CR\_SER\_Msk                  }}
\DoxyCodeLine{10853 \textcolor{preprocessor}{\#define FLASH\_CR\_BER\_Pos                     (3U)}}
\DoxyCodeLine{10854 \textcolor{preprocessor}{\#define FLASH\_CR\_BER\_Msk                     (0x1UL << FLASH\_CR\_BER\_Pos)       }}
\DoxyCodeLine{10855 \textcolor{preprocessor}{\#define FLASH\_CR\_BER                         FLASH\_CR\_BER\_Msk                  }}
\DoxyCodeLine{10856 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Pos                   (4U)}}
\DoxyCodeLine{10857 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Msk                   (0x3UL << FLASH\_CR\_PSIZE\_Pos)     }}
\DoxyCodeLine{10858 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                       FLASH\_CR\_PSIZE\_Msk                }}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0                     (0x1UL << FLASH\_CR\_PSIZE\_Pos)     }}
\DoxyCodeLine{10860 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1                     (0x2UL << FLASH\_CR\_PSIZE\_Pos)     }}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define FLASH\_CR\_FW\_Pos                      (6U)}}
\DoxyCodeLine{10862 \textcolor{preprocessor}{\#define FLASH\_CR\_FW\_Msk                      (0x1UL << FLASH\_CR\_FW\_Pos)        }}
\DoxyCodeLine{10863 \textcolor{preprocessor}{\#define FLASH\_CR\_FW                          FLASH\_CR\_FW\_Msk                   }}
\DoxyCodeLine{10864 \textcolor{preprocessor}{\#define FLASH\_CR\_START\_Pos                   (7U)}}
\DoxyCodeLine{10865 \textcolor{preprocessor}{\#define FLASH\_CR\_START\_Msk                   (0x1UL << FLASH\_CR\_START\_Pos)     }}
\DoxyCodeLine{10866 \textcolor{preprocessor}{\#define FLASH\_CR\_START                       FLASH\_CR\_START\_Msk                }}
\DoxyCodeLine{10867 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Pos                     (8U)}}
\DoxyCodeLine{10868 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Msk                     (0x7UL << FLASH\_CR\_SNB\_Pos)       }}
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                         FLASH\_CR\_SNB\_Msk                  }}
\DoxyCodeLine{10870 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                       (0x1UL << FLASH\_CR\_SNB\_Pos)       }}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                       (0x2UL << FLASH\_CR\_SNB\_Pos)       }}
\DoxyCodeLine{10872 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                       (0x4UL << FLASH\_CR\_SNB\_Pos)       }}
\DoxyCodeLine{10873 \textcolor{preprocessor}{\#define FLASH\_CR\_CRC\_EN\_Pos                  (15U)}}
\DoxyCodeLine{10874 \textcolor{preprocessor}{\#define FLASH\_CR\_CRC\_EN\_Msk                  (0x1UL << FLASH\_CR\_CRC\_EN\_Pos)    }}
\DoxyCodeLine{10875 \textcolor{preprocessor}{\#define FLASH\_CR\_CRC\_EN                      FLASH\_CR\_CRC\_EN\_Msk               }}
\DoxyCodeLine{10876 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos                   (16U)}}
\DoxyCodeLine{10877 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk                   (0x1UL << FLASH\_CR\_EOPIE\_Pos)     }}
\DoxyCodeLine{10878 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                       FLASH\_CR\_EOPIE\_Msk                }}
\DoxyCodeLine{10879 \textcolor{preprocessor}{\#define FLASH\_CR\_WRPERRIE\_Pos                (17U)}}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define FLASH\_CR\_WRPERRIE\_Msk                (0x1UL << FLASH\_CR\_WRPERRIE\_Pos)  }}
\DoxyCodeLine{10881 \textcolor{preprocessor}{\#define FLASH\_CR\_WRPERRIE                    FLASH\_CR\_WRPERRIE\_Msk             }}
\DoxyCodeLine{10882 \textcolor{preprocessor}{\#define FLASH\_CR\_PGSERRIE\_Pos                (18U)}}
\DoxyCodeLine{10883 \textcolor{preprocessor}{\#define FLASH\_CR\_PGSERRIE\_Msk                (0x1UL << FLASH\_CR\_PGSERRIE\_Pos)  }}
\DoxyCodeLine{10884 \textcolor{preprocessor}{\#define FLASH\_CR\_PGSERRIE                    FLASH\_CR\_PGSERRIE\_Msk             }}
\DoxyCodeLine{10885 \textcolor{preprocessor}{\#define FLASH\_CR\_STRBERRIE\_Pos               (19U)}}
\DoxyCodeLine{10886 \textcolor{preprocessor}{\#define FLASH\_CR\_STRBERRIE\_Msk               (0x1UL << FLASH\_CR\_STRBERRIE\_Pos) }}
\DoxyCodeLine{10887 \textcolor{preprocessor}{\#define FLASH\_CR\_STRBERRIE                   FLASH\_CR\_STRBERRIE\_Msk            }}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define FLASH\_CR\_INCERRIE\_Pos                (21U)}}
\DoxyCodeLine{10889 \textcolor{preprocessor}{\#define FLASH\_CR\_INCERRIE\_Msk                (0x1UL << FLASH\_CR\_INCERRIE\_Pos)  }}
\DoxyCodeLine{10890 \textcolor{preprocessor}{\#define FLASH\_CR\_INCERRIE                    FLASH\_CR\_INCERRIE\_Msk             }}
\DoxyCodeLine{10891 \textcolor{preprocessor}{\#define FLASH\_CR\_OPERRIE\_Pos                 (22U)}}
\DoxyCodeLine{10892 \textcolor{preprocessor}{\#define FLASH\_CR\_OPERRIE\_Msk                 (0x1UL << FLASH\_CR\_OPERRIE\_Pos)   }}
\DoxyCodeLine{10893 \textcolor{preprocessor}{\#define FLASH\_CR\_OPERRIE                     FLASH\_CR\_OPERRIE\_Msk              }}
\DoxyCodeLine{10894 \textcolor{preprocessor}{\#define FLASH\_CR\_RDPERRIE\_Pos                (23U)}}
\DoxyCodeLine{10895 \textcolor{preprocessor}{\#define FLASH\_CR\_RDPERRIE\_Msk                (0x1UL << FLASH\_CR\_RDPERRIE\_Pos)  }}
\DoxyCodeLine{10896 \textcolor{preprocessor}{\#define FLASH\_CR\_RDPERRIE                    FLASH\_CR\_RDPERRIE\_Msk             }}
\DoxyCodeLine{10897 \textcolor{preprocessor}{\#define FLASH\_CR\_RDSERRIE\_Pos                (24U)}}
\DoxyCodeLine{10898 \textcolor{preprocessor}{\#define FLASH\_CR\_RDSERRIE\_Msk                (0x1UL << FLASH\_CR\_RDSERRIE\_Pos)  }}
\DoxyCodeLine{10899 \textcolor{preprocessor}{\#define FLASH\_CR\_RDSERRIE                    FLASH\_CR\_RDSERRIE\_Msk             }}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define FLASH\_CR\_SNECCERRIE\_Pos              (25U)}}
\DoxyCodeLine{10901 \textcolor{preprocessor}{\#define FLASH\_CR\_SNECCERRIE\_Msk              (0x1UL << FLASH\_CR\_SNECCERRIE\_Pos) }}
\DoxyCodeLine{10902 \textcolor{preprocessor}{\#define FLASH\_CR\_SNECCERRIE                  FLASH\_CR\_SNECCERRIE\_Msk            }}
\DoxyCodeLine{10903 \textcolor{preprocessor}{\#define FLASH\_CR\_DBECCERRIE\_Pos              (26U)}}
\DoxyCodeLine{10904 \textcolor{preprocessor}{\#define FLASH\_CR\_DBECCERRIE\_Msk              (0x1UL << FLASH\_CR\_DBECCERRIE\_Pos) }}
\DoxyCodeLine{10905 \textcolor{preprocessor}{\#define FLASH\_CR\_DBECCERRIE                  FLASH\_CR\_DBECCERRIE\_Msk            }}
\DoxyCodeLine{10906 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCENDIE\_Pos                (27U)}}
\DoxyCodeLine{10907 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCENDIE\_Msk                (0x1UL << FLASH\_CR\_CRCENDIE\_Pos)  }}
\DoxyCodeLine{10908 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCENDIE                    FLASH\_CR\_CRCENDIE\_Msk             }}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCRDERRIE\_Pos              (28U)}}
\DoxyCodeLine{10910 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCRDERRIE\_Msk              (0x1UL << FLASH\_CR\_CRCRDERRIE\_Pos) }}
\DoxyCodeLine{10911 \textcolor{preprocessor}{\#define FLASH\_CR\_CRCRDERRIE                  FLASH\_CR\_CRCRDERRIE\_Msk            }}
\DoxyCodeLine{10913 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ***********************/}}
\DoxyCodeLine{10914 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos                     (0U)}}
\DoxyCodeLine{10915 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk                     (0x1UL << FLASH\_SR\_BSY\_Pos)       }}
\DoxyCodeLine{10916 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                         FLASH\_SR\_BSY\_Msk                  }}
\DoxyCodeLine{10917 \textcolor{preprocessor}{\#define FLASH\_SR\_WBNE\_Pos                    (1U)}}
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define FLASH\_SR\_WBNE\_Msk                    (0x1UL << FLASH\_SR\_WBNE\_Pos)      }}
\DoxyCodeLine{10919 \textcolor{preprocessor}{\#define FLASH\_SR\_WBNE                        FLASH\_SR\_WBNE\_Msk                 }}
\DoxyCodeLine{10920 \textcolor{preprocessor}{\#define FLASH\_SR\_QW\_Pos                      (2U)}}
\DoxyCodeLine{10921 \textcolor{preprocessor}{\#define FLASH\_SR\_QW\_Msk                      (0x1UL << FLASH\_SR\_QW\_Pos)        }}
\DoxyCodeLine{10922 \textcolor{preprocessor}{\#define FLASH\_SR\_QW                          FLASH\_SR\_QW\_Msk                   }}
\DoxyCodeLine{10923 \textcolor{preprocessor}{\#define FLASH\_SR\_CRC\_BUSY\_Pos                (3U)}}
\DoxyCodeLine{10924 \textcolor{preprocessor}{\#define FLASH\_SR\_CRC\_BUSY\_Msk                (0x1UL << FLASH\_SR\_CRC\_BUSY\_Pos)  }}
\DoxyCodeLine{10925 \textcolor{preprocessor}{\#define FLASH\_SR\_CRC\_BUSY                    FLASH\_SR\_CRC\_BUSY\_Msk             }}
\DoxyCodeLine{10926 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos                     (16U)}}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk                     (0x1UL << FLASH\_SR\_EOP\_Pos)       }}
\DoxyCodeLine{10928 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                         FLASH\_SR\_EOP\_Msk                  }}
\DoxyCodeLine{10929 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos                  (17U)}}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk                  (0x1UL << FLASH\_SR\_WRPERR\_Pos)    }}
\DoxyCodeLine{10931 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                      FLASH\_SR\_WRPERR\_Msk               }}
\DoxyCodeLine{10932 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Pos                  (18U)}}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Msk                  (0x1UL << FLASH\_SR\_PGSERR\_Pos)    }}
\DoxyCodeLine{10934 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                      FLASH\_SR\_PGSERR\_Msk               }}
\DoxyCodeLine{10935 \textcolor{preprocessor}{\#define FLASH\_SR\_STRBERR\_Pos                 (19U)}}
\DoxyCodeLine{10936 \textcolor{preprocessor}{\#define FLASH\_SR\_STRBERR\_Msk                 (0x1UL << FLASH\_SR\_STRBERR\_Pos)   }}
\DoxyCodeLine{10937 \textcolor{preprocessor}{\#define FLASH\_SR\_STRBERR                     FLASH\_SR\_STRBERR\_Msk              }}
\DoxyCodeLine{10938 \textcolor{preprocessor}{\#define FLASH\_SR\_INCERR\_Pos                  (21U)}}
\DoxyCodeLine{10939 \textcolor{preprocessor}{\#define FLASH\_SR\_INCERR\_Msk                  (0x1UL << FLASH\_SR\_INCERR\_Pos)    }}
\DoxyCodeLine{10940 \textcolor{preprocessor}{\#define FLASH\_SR\_INCERR                      FLASH\_SR\_INCERR\_Msk               }}
\DoxyCodeLine{10941 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Pos                   (22U)}}
\DoxyCodeLine{10942 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR\_Msk                   (0x1UL << FLASH\_SR\_OPERR\_Pos)     }}
\DoxyCodeLine{10943 \textcolor{preprocessor}{\#define FLASH\_SR\_OPERR                       FLASH\_SR\_OPERR\_Msk                }}
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define FLASH\_SR\_RDPERR\_Pos                  (23U)}}
\DoxyCodeLine{10945 \textcolor{preprocessor}{\#define FLASH\_SR\_RDPERR\_Msk                  (0x1UL << FLASH\_SR\_RDPERR\_Pos)    }}
\DoxyCodeLine{10946 \textcolor{preprocessor}{\#define FLASH\_SR\_RDPERR                      FLASH\_SR\_RDPERR\_Msk               }}
\DoxyCodeLine{10947 \textcolor{preprocessor}{\#define FLASH\_SR\_RDSERR\_Pos                  (24U)}}
\DoxyCodeLine{10948 \textcolor{preprocessor}{\#define FLASH\_SR\_RDSERR\_Msk                  (0x1UL << FLASH\_SR\_RDSERR\_Pos)    }}
\DoxyCodeLine{10949 \textcolor{preprocessor}{\#define FLASH\_SR\_RDSERR                      FLASH\_SR\_RDSERR\_Msk               }}
\DoxyCodeLine{10950 \textcolor{preprocessor}{\#define FLASH\_SR\_SNECCERR\_Pos                (25U)}}
\DoxyCodeLine{10951 \textcolor{preprocessor}{\#define FLASH\_SR\_SNECCERR\_Msk                (0x1UL << FLASH\_SR\_SNECCERR\_Pos)  }}
\DoxyCodeLine{10952 \textcolor{preprocessor}{\#define FLASH\_SR\_SNECCERR                    FLASH\_SR\_SNECCERR\_Msk             }}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define FLASH\_SR\_DBECCERR\_Pos                (26U)}}
\DoxyCodeLine{10954 \textcolor{preprocessor}{\#define FLASH\_SR\_DBECCERR\_Msk                (0x1UL << FLASH\_SR\_DBECCERR\_Pos)  }}
\DoxyCodeLine{10955 \textcolor{preprocessor}{\#define FLASH\_SR\_DBECCERR                    FLASH\_SR\_DBECCERR\_Msk             }}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCEND\_Pos                  (27U)}}
\DoxyCodeLine{10957 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCEND\_Msk                  (0x1UL << FLASH\_SR\_CRCEND\_Pos)    }}
\DoxyCodeLine{10958 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCEND                      FLASH\_SR\_CRCEND\_Msk               }}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCRDERR\_Pos                (28U)}}
\DoxyCodeLine{10960 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCRDERR\_Msk                (0x1UL << FLASH\_SR\_CRCRDERR\_Pos)  }}
\DoxyCodeLine{10961 \textcolor{preprocessor}{\#define FLASH\_SR\_CRCRDERR                    FLASH\_SR\_CRCRDERR\_Msk             }}
\DoxyCodeLine{10963 \textcolor{comment}{/*******************  Bits definition for FLASH\_CCR register  *******************/}}
\DoxyCodeLine{10964 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_EOP\_Pos                (16U)}}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_EOP\_Msk                (0x1UL << FLASH\_CCR\_CLR\_EOP\_Pos)  }}
\DoxyCodeLine{10966 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_EOP                    FLASH\_CCR\_CLR\_EOP\_Msk             }}
\DoxyCodeLine{10967 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_WRPERR\_Pos             (17U)}}
\DoxyCodeLine{10968 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_WRPERR\_Msk             (0x1UL << FLASH\_CCR\_CLR\_WRPERR\_Pos) }}
\DoxyCodeLine{10969 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_WRPERR                 FLASH\_CCR\_CLR\_WRPERR\_Msk            }}
\DoxyCodeLine{10970 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_PGSERR\_Pos             (18U)}}
\DoxyCodeLine{10971 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_PGSERR\_Msk             (0x1UL << FLASH\_CCR\_CLR\_PGSERR\_Pos) }}
\DoxyCodeLine{10972 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_PGSERR                 FLASH\_CCR\_CLR\_PGSERR\_Msk            }}
\DoxyCodeLine{10973 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_STRBERR\_Pos            (19U)}}
\DoxyCodeLine{10974 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_STRBERR\_Msk            (0x1UL << FLASH\_CCR\_CLR\_STRBERR\_Pos) }}
\DoxyCodeLine{10975 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_STRBERR                FLASH\_CCR\_CLR\_STRBERR\_Msk            }}
\DoxyCodeLine{10976 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_INCERR\_Pos             (21U)}}
\DoxyCodeLine{10977 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_INCERR\_Msk             (0x1UL << FLASH\_CCR\_CLR\_INCERR\_Pos) }}
\DoxyCodeLine{10978 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_INCERR                 FLASH\_CCR\_CLR\_INCERR\_Msk            }}
\DoxyCodeLine{10979 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_OPERR\_Pos              (22U)}}
\DoxyCodeLine{10980 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_OPERR\_Msk              (0x1UL << FLASH\_CCR\_CLR\_OPERR\_Pos) }}
\DoxyCodeLine{10981 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_OPERR                  FLASH\_CCR\_CLR\_OPERR\_Msk            }}
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDPERR\_Pos             (23U)}}
\DoxyCodeLine{10983 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDPERR\_Msk             (0x1UL << FLASH\_CCR\_CLR\_RDPERR\_Pos) }}
\DoxyCodeLine{10984 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDPERR                 FLASH\_CCR\_CLR\_RDPERR\_Msk            }}
\DoxyCodeLine{10985 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDSERR\_Pos             (24U)}}
\DoxyCodeLine{10986 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDSERR\_Msk             (0x1UL << FLASH\_CCR\_CLR\_RDSERR\_Pos) }}
\DoxyCodeLine{10987 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_RDSERR                 FLASH\_CCR\_CLR\_RDSERR\_Msk            }}
\DoxyCodeLine{10988 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_SNECCERR\_Pos           (25U)}}
\DoxyCodeLine{10989 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_SNECCERR\_Msk           (0x1UL << FLASH\_CCR\_CLR\_SNECCERR\_Pos) }}
\DoxyCodeLine{10990 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_SNECCERR               FLASH\_CCR\_CLR\_SNECCERR\_Msk            }}
\DoxyCodeLine{10991 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_DBECCERR\_Pos           (26U)}}
\DoxyCodeLine{10992 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_DBECCERR\_Msk           (0x1UL << FLASH\_CCR\_CLR\_DBECCERR\_Pos) }}
\DoxyCodeLine{10993 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_DBECCERR               FLASH\_CCR\_CLR\_DBECCERR\_Msk            }}
\DoxyCodeLine{10994 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCEND\_Pos             (27U)}}
\DoxyCodeLine{10995 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCEND\_Msk             (0x1UL << FLASH\_CCR\_CLR\_CRCEND\_Pos) }}
\DoxyCodeLine{10996 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCEND                 FLASH\_CCR\_CLR\_CRCEND\_Msk            }}
\DoxyCodeLine{10997 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCRDERR\_Pos           (28U)}}
\DoxyCodeLine{10998 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCRDERR\_Msk           (0x1UL << FLASH\_CCR\_CLR\_CRCRDERR\_Pos) }}
\DoxyCodeLine{10999 \textcolor{preprocessor}{\#define FLASH\_CCR\_CLR\_CRCRDERR               FLASH\_CCR\_CLR\_CRCRDERR\_Msk            }}
\DoxyCodeLine{11001 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  *******************/}}
\DoxyCodeLine{11002 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Pos              (0U)}}
\DoxyCodeLine{11003 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Msk              (0x1UL << FLASH\_OPTCR\_OPTLOCK\_Pos)  }}
\DoxyCodeLine{11004 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK                  FLASH\_OPTCR\_OPTLOCK\_Msk             }}
\DoxyCodeLine{11005 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTART\_Pos             (1U)}}
\DoxyCodeLine{11006 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTART\_Msk             (0x1UL << FLASH\_OPTCR\_OPTSTART\_Pos) }}
\DoxyCodeLine{11007 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTART                 FLASH\_OPTCR\_OPTSTART\_Msk            }}
\DoxyCodeLine{11008 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTCHANGEERRIE\_Pos       (30U)}}
\DoxyCodeLine{11009 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTCHANGEERRIE\_Msk       (0x1UL << FLASH\_OPTCR\_OPTCHANGEERRIE\_Pos) }}
\DoxyCodeLine{11010 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTCHANGEERRIE           FLASH\_OPTCR\_OPTCHANGEERRIE\_Msk            }}
\DoxyCodeLine{11012 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTSR register  ***************/}}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPT\_BUSY\_Pos             (0U)}}
\DoxyCodeLine{11014 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPT\_BUSY\_Msk             (0x1UL << FLASH\_OPTSR\_OPT\_BUSY\_Pos) }}
\DoxyCodeLine{11015 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPT\_BUSY                 FLASH\_OPTSR\_OPT\_BUSY\_Msk            }}
\DoxyCodeLine{11016 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_BOR\_LEV\_Pos              (2U)}}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_BOR\_LEV\_Msk              (0x3UL << FLASH\_OPTSR\_BOR\_LEV\_Pos) }}
\DoxyCodeLine{11018 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_BOR\_LEV                  FLASH\_OPTSR\_BOR\_LEV\_Msk            }}
\DoxyCodeLine{11019 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_BOR\_LEV\_0                (0x1UL << FLASH\_OPTSR\_BOR\_LEV\_Pos) }}
\DoxyCodeLine{11020 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_BOR\_LEV\_1                (0x2UL << FLASH\_OPTSR\_BOR\_LEV\_Pos) }}
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IWDG1\_SW\_Pos             (4U)}}
\DoxyCodeLine{11022 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IWDG1\_SW\_Msk             (0x1UL << FLASH\_OPTSR\_IWDG1\_SW\_Pos) }}
\DoxyCodeLine{11023 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IWDG1\_SW                 FLASH\_OPTSR\_IWDG1\_SW\_Msk            }}
\DoxyCodeLine{11024 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D1\_Pos         (6U)}}
\DoxyCodeLine{11025 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D1\_Msk         (0x1UL << FLASH\_OPTSR\_NRST\_STOP\_D1\_Pos) }}
\DoxyCodeLine{11026 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D1             FLASH\_OPTSR\_NRST\_STOP\_D1\_Msk            }}
\DoxyCodeLine{11027 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D1\_Pos         (7U)}}
\DoxyCodeLine{11028 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D1\_Msk         (0x1UL << FLASH\_OPTSR\_NRST\_STBY\_D1\_Pos) }}
\DoxyCodeLine{11029 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D1             FLASH\_OPTSR\_NRST\_STBY\_D1\_Msk            }}
\DoxyCodeLine{11030 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_RDP\_Pos                  (8U)}}
\DoxyCodeLine{11031 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_RDP\_Msk                  (0xFFUL << FLASH\_OPTSR\_RDP\_Pos)   }}
\DoxyCodeLine{11032 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_RDP                      FLASH\_OPTSR\_RDP\_Msk               }}
\DoxyCodeLine{11033 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_STOP\_Pos         (17U)}}
\DoxyCodeLine{11034 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_STOP\_Msk         (0x1UL << FLASH\_OPTSR\_FZ\_IWDG\_STOP\_Pos) }}
\DoxyCodeLine{11035 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_STOP             FLASH\_OPTSR\_FZ\_IWDG\_STOP\_Msk            }}
\DoxyCodeLine{11036 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_SDBY\_Pos         (18U)}}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_SDBY\_Msk         (0x1UL << FLASH\_OPTSR\_FZ\_IWDG\_SDBY\_Pos) }}
\DoxyCodeLine{11038 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_FZ\_IWDG\_SDBY             FLASH\_OPTSR\_FZ\_IWDG\_SDBY\_Msk            }}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_ST\_RAM\_SIZE\_Pos          (19U)}}
\DoxyCodeLine{11040 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_ST\_RAM\_SIZE\_Msk          (0x3UL << FLASH\_OPTSR\_ST\_RAM\_SIZE\_Pos) }}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_ST\_RAM\_SIZE              FLASH\_OPTSR\_ST\_RAM\_SIZE\_Msk            }}
\DoxyCodeLine{11042 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_ST\_RAM\_SIZE\_0            (0x1UL << FLASH\_OPTSR\_ST\_RAM\_SIZE\_Pos) }}
\DoxyCodeLine{11043 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_ST\_RAM\_SIZE\_1            (0x2UL << FLASH\_OPTSR\_ST\_RAM\_SIZE\_Pos) }}
\DoxyCodeLine{11044 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_SECURITY\_Pos             (21U)}}
\DoxyCodeLine{11045 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_SECURITY\_Msk             (0x1UL << FLASH\_OPTSR\_SECURITY\_Pos) }}
\DoxyCodeLine{11046 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_SECURITY                 FLASH\_OPTSR\_SECURITY\_Msk            }}
\DoxyCodeLine{11047 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D2\_Pos         (24U)}}
\DoxyCodeLine{11048 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D2\_Msk         (0x1UL << FLASH\_OPTSR\_NRST\_STOP\_D2\_Pos) }}
\DoxyCodeLine{11049 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STOP\_D2             FLASH\_OPTSR\_NRST\_STOP\_D2\_Msk            }}
\DoxyCodeLine{11050 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D2\_Pos         (25U)}}
\DoxyCodeLine{11051 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D2\_Msk         (0x1UL << FLASH\_OPTSR\_NRST\_STBY\_D2\_Pos) }}
\DoxyCodeLine{11052 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_NRST\_STBY\_D2             FLASH\_OPTSR\_NRST\_STBY\_D2\_Msk            }}
\DoxyCodeLine{11053 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IO\_HSLV\_Pos              (29U)}}
\DoxyCodeLine{11054 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IO\_HSLV\_Msk              (0x1UL << FLASH\_OPTSR\_IO\_HSLV\_Pos) }}
\DoxyCodeLine{11055 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_IO\_HSLV                  FLASH\_OPTSR\_IO\_HSLV\_Msk            }}
\DoxyCodeLine{11056 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPTCHANGEERR\_Pos         (30U)}}
\DoxyCodeLine{11057 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPTCHANGEERR\_Msk         (0x1UL << FLASH\_OPTSR\_OPTCHANGEERR\_Pos) }}
\DoxyCodeLine{11058 \textcolor{preprocessor}{\#define FLASH\_OPTSR\_OPTCHANGEERR             FLASH\_OPTSR\_OPTCHANGEERR\_Msk            }}
\DoxyCodeLine{11060 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCCR register  *******************/}}
\DoxyCodeLine{11061 \textcolor{preprocessor}{\#define FLASH\_OPTCCR\_CLR\_OPTCHANGEERR\_Pos    (30U)}}
\DoxyCodeLine{11062 \textcolor{preprocessor}{\#define FLASH\_OPTCCR\_CLR\_OPTCHANGEERR\_Msk    (0x1UL << FLASH\_OPTCCR\_CLR\_OPTCHANGEERR\_Pos) }}
\DoxyCodeLine{11063 \textcolor{preprocessor}{\#define FLASH\_OPTCCR\_CLR\_OPTCHANGEERR        FLASH\_OPTCCR\_CLR\_OPTCHANGEERR\_Msk            }}
\DoxyCodeLine{11065 \textcolor{comment}{/*******************  Bits definition for FLASH\_PRAR register  *********************/}}
\DoxyCodeLine{11066 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_START\_Pos       (0U)}}
\DoxyCodeLine{11067 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_START\_Msk       (0xFFFUL << FLASH\_PRAR\_PROT\_AREA\_START\_Pos) }}
\DoxyCodeLine{11068 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_START           FLASH\_PRAR\_PROT\_AREA\_START\_Msk              }}
\DoxyCodeLine{11069 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_END\_Pos         (16U)}}
\DoxyCodeLine{11070 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_END\_Msk         (0xFFFUL << FLASH\_PRAR\_PROT\_AREA\_END\_Pos) }}
\DoxyCodeLine{11071 \textcolor{preprocessor}{\#define FLASH\_PRAR\_PROT\_AREA\_END             FLASH\_PRAR\_PROT\_AREA\_END\_Msk              }}
\DoxyCodeLine{11072 \textcolor{preprocessor}{\#define FLASH\_PRAR\_DMEP\_Pos                  (31U)}}
\DoxyCodeLine{11073 \textcolor{preprocessor}{\#define FLASH\_PRAR\_DMEP\_Msk                  (0x1UL << FLASH\_PRAR\_DMEP\_Pos)    }}
\DoxyCodeLine{11074 \textcolor{preprocessor}{\#define FLASH\_PRAR\_DMEP                      FLASH\_PRAR\_DMEP\_Msk               }}
\DoxyCodeLine{11076 \textcolor{comment}{/*******************  Bits definition for FLASH\_SCAR register  *********************/}}
\DoxyCodeLine{11077 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_START\_Pos        (0U)}}
\DoxyCodeLine{11078 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_START\_Msk        (0xFFFUL << FLASH\_SCAR\_SEC\_AREA\_START\_Pos) }}
\DoxyCodeLine{11079 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_START            FLASH\_SCAR\_SEC\_AREA\_START\_Msk              }}
\DoxyCodeLine{11080 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_END\_Pos          (16U)}}
\DoxyCodeLine{11081 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_END\_Msk          (0xFFFUL << FLASH\_SCAR\_SEC\_AREA\_END\_Pos) }}
\DoxyCodeLine{11082 \textcolor{preprocessor}{\#define FLASH\_SCAR\_SEC\_AREA\_END              FLASH\_SCAR\_SEC\_AREA\_END\_Msk              }}
\DoxyCodeLine{11083 \textcolor{preprocessor}{\#define FLASH\_SCAR\_DMES\_Pos                  (31U)}}
\DoxyCodeLine{11084 \textcolor{preprocessor}{\#define FLASH\_SCAR\_DMES\_Msk                  (0x1UL << FLASH\_SCAR\_DMES\_Pos)    }}
\DoxyCodeLine{11085 \textcolor{preprocessor}{\#define FLASH\_SCAR\_DMES                      FLASH\_SCAR\_DMES\_Msk               }}
\DoxyCodeLine{11087 \textcolor{comment}{/*******************  Bits definition for FLASH\_WPSN register  *********************/}}
\DoxyCodeLine{11088 \textcolor{preprocessor}{\#define FLASH\_WPSN\_WRPSN\_Pos                 (0U)}}
\DoxyCodeLine{11089 \textcolor{preprocessor}{\#define FLASH\_WPSN\_WRPSN\_Msk                 (0xFFUL << FLASH\_WPSN\_WRPSN\_Pos)  }}
\DoxyCodeLine{11090 \textcolor{preprocessor}{\#define FLASH\_WPSN\_WRPSN                     FLASH\_WPSN\_WRPSN\_Msk              }}
\DoxyCodeLine{11092 \textcolor{comment}{/*******************  Bits definition for FLASH\_BOOT\_CUR register  ****************/}}
\DoxyCodeLine{11093 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD0\_Pos                  (0U)}}
\DoxyCodeLine{11094 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD0\_Msk                  (0xFFFFUL << FLASH\_BOOT\_ADD0\_Pos) }}
\DoxyCodeLine{11095 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD0                      FLASH\_BOOT\_ADD0\_Msk               }}
\DoxyCodeLine{11096 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD1\_Pos                  (16U)}}
\DoxyCodeLine{11097 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD1\_Msk                  (0xFFFFUL << FLASH\_BOOT\_ADD1\_Pos) }}
\DoxyCodeLine{11098 \textcolor{preprocessor}{\#define FLASH\_BOOT\_ADD1                      FLASH\_BOOT\_ADD1\_Msk               }}
\DoxyCodeLine{11101 \textcolor{comment}{/*******************  Bits definition for FLASH\_CRCCR register  ********************/}}
\DoxyCodeLine{11102 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_SECT\_Pos             (0U)}}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_SECT\_Msk             (0x7UL << FLASH\_CRCCR\_CRC\_SECT\_Pos) }}
\DoxyCodeLine{11104 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_SECT                 FLASH\_CRCCR\_CRC\_SECT\_Msk            }}
\DoxyCodeLine{11105 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BY\_SECT\_Pos          (8U)}}
\DoxyCodeLine{11106 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BY\_SECT\_Msk          (0x1UL << FLASH\_CRCCR\_CRC\_BY\_SECT\_Pos) }}
\DoxyCodeLine{11107 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BY\_SECT              FLASH\_CRCCR\_CRC\_BY\_SECT\_Msk            }}
\DoxyCodeLine{11108 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ADD\_SECT\_Pos             (9U)}}
\DoxyCodeLine{11109 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ADD\_SECT\_Msk             (0x1UL << FLASH\_CRCCR\_ADD\_SECT\_Pos) }}
\DoxyCodeLine{11110 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ADD\_SECT                 FLASH\_CRCCR\_ADD\_SECT\_Msk            }}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_SECT\_Pos           (10U)}}
\DoxyCodeLine{11112 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_SECT\_Msk           (0x1UL << FLASH\_CRCCR\_CLEAN\_SECT\_Pos) }}
\DoxyCodeLine{11113 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_SECT               FLASH\_CRCCR\_CLEAN\_SECT\_Msk            }}
\DoxyCodeLine{11114 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_START\_CRC\_Pos            (16U)}}
\DoxyCodeLine{11115 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_START\_CRC\_Msk            (0x1UL << FLASH\_CRCCR\_START\_CRC\_Pos) }}
\DoxyCodeLine{11116 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_START\_CRC                FLASH\_CRCCR\_START\_CRC\_Msk            }}
\DoxyCodeLine{11117 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_CRC\_Pos            (17U)}}
\DoxyCodeLine{11118 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_CRC\_Msk            (0x1UL << FLASH\_CRCCR\_CLEAN\_CRC\_Pos) }}
\DoxyCodeLine{11119 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CLEAN\_CRC                FLASH\_CRCCR\_CLEAN\_CRC\_Msk            }}
\DoxyCodeLine{11120 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BURST\_Pos            (20U)}}
\DoxyCodeLine{11121 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BURST\_Msk            (0x3UL << FLASH\_CRCCR\_CRC\_BURST\_Pos) }}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BURST                FLASH\_CRCCR\_CRC\_BURST\_Msk            }}
\DoxyCodeLine{11123 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BURST\_0              (0x1UL << FLASH\_CRCCR\_CRC\_BURST\_Pos) }}
\DoxyCodeLine{11124 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_CRC\_BURST\_1              (0x2UL << FLASH\_CRCCR\_CRC\_BURST\_Pos) }}
\DoxyCodeLine{11125 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ALL\_BANK\_Pos             (22U)}}
\DoxyCodeLine{11126 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ALL\_BANK\_Msk             (0x1UL << FLASH\_CRCCR\_ALL\_BANK\_Pos) }}
\DoxyCodeLine{11127 \textcolor{preprocessor}{\#define FLASH\_CRCCR\_ALL\_BANK                 FLASH\_CRCCR\_ALL\_BANK\_Msk            }}
\DoxyCodeLine{11129 \textcolor{comment}{/*******************  Bits definition for FLASH\_CRCSADD register  ****************/}}
\DoxyCodeLine{11130 \textcolor{preprocessor}{\#define FLASH\_CRCSADD\_CRC\_START\_ADDR\_Pos     (0U)}}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define FLASH\_CRCSADD\_CRC\_START\_ADDR\_Msk     (0xFFFFFFFFUL << FLASH\_CRCSADD\_CRC\_START\_ADDR\_Pos) }}
\DoxyCodeLine{11132 \textcolor{preprocessor}{\#define FLASH\_CRCSADD\_CRC\_START\_ADDR         FLASH\_CRCSADD\_CRC\_START\_ADDR\_Msk                   }}
\DoxyCodeLine{11134 \textcolor{comment}{/*******************  Bits definition for FLASH\_CRCEADD register  ****************/}}
\DoxyCodeLine{11135 \textcolor{preprocessor}{\#define FLASH\_CRCEADD\_CRC\_END\_ADDR\_Pos       (0U)}}
\DoxyCodeLine{11136 \textcolor{preprocessor}{\#define FLASH\_CRCEADD\_CRC\_END\_ADDR\_Msk       (0xFFFFFFFFUL << FLASH\_CRCEADD\_CRC\_END\_ADDR\_Pos) }}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define FLASH\_CRCEADD\_CRC\_END\_ADDR           FLASH\_CRCEADD\_CRC\_END\_ADDR\_Msk                   }}
\DoxyCodeLine{11139 \textcolor{comment}{/*******************  Bits definition for FLASH\_CRCDATA register  ***************/}}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define FLASH\_CRCDATA\_CRC\_DATA\_Pos           (0U)}}
\DoxyCodeLine{11141 \textcolor{preprocessor}{\#define FLASH\_CRCDATA\_CRC\_DATA\_Msk           (0xFFFFFFFFUL << FLASH\_CRCDATA\_CRC\_DATA\_Pos) }}
\DoxyCodeLine{11142 \textcolor{preprocessor}{\#define FLASH\_CRCDATA\_CRC\_DATA               FLASH\_CRCDATA\_CRC\_DATA\_Msk                   }}
\DoxyCodeLine{11144 \textcolor{comment}{/*******************  Bits definition for FLASH\_ECC\_FA register  *******************/}}
\DoxyCodeLine{11145 \textcolor{preprocessor}{\#define FLASH\_ECC\_FA\_FAIL\_ECC\_ADDR\_Pos       (0U)}}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define FLASH\_ECC\_FA\_FAIL\_ECC\_ADDR\_Msk       (0x7FFFUL << FLASH\_ECC\_FA\_FAIL\_ECC\_ADDR\_Pos) }}
\DoxyCodeLine{11147 \textcolor{preprocessor}{\#define FLASH\_ECC\_FA\_FAIL\_ECC\_ADDR           FLASH\_ECC\_FA\_FAIL\_ECC\_ADDR\_Msk               }}
\DoxyCodeLine{11149 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTSR2 register  *******************/}}
\DoxyCodeLine{11150 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Pos      (0U)}}
\DoxyCodeLine{11151 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Msk      (0x3UL << FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Pos) }}
\DoxyCodeLine{11152 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_TCM\_AXI\_SHARED          FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Msk            }}
\DoxyCodeLine{11153 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_0        (0x1UL << FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Pos) }}
\DoxyCodeLine{11154 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_1        (0x2UL << FLASH\_OPTSR2\_TCM\_AXI\_SHARED\_Pos) }}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_CPUFREQ\_BOOST\_Pos       (2U)}}
\DoxyCodeLine{11156 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_CPUFREQ\_BOOST\_Msk       (0x1UL << FLASH\_OPTSR2\_CPUFREQ\_BOOST\_Pos) }}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define FLASH\_OPTSR2\_CPUFREQ\_BOOST           FLASH\_OPTSR2\_CPUFREQ\_BOOST\_Msk            }}
\DoxyCodeLine{11159 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11160 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11161 \textcolor{comment}{/*                Filter Mathematical ACcelerator unit (FMAC)                 */}}
\DoxyCodeLine{11162 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11163 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11164 \textcolor{comment}{/*****************  Bit definition for FMAC\_X1BUFCFG register  ****************/}}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Pos     (0U)}}
\DoxyCodeLine{11166 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE\_Msk     (0xFFUL << FMAC\_X1BUFCFG\_X1\_BASE\_Pos)    }}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BASE         FMAC\_X1BUFCFG\_X1\_BASE\_Msk                }}
\DoxyCodeLine{11168 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{11170 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_X1\_BUF\_SIZE     FMAC\_X1BUFCFG\_X1\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Pos     (24U)}}
\DoxyCodeLine{11172 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM\_Msk     (0x3UL  << FMAC\_X1BUFCFG\_FULL\_WM\_Pos)    }}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define FMAC\_X1BUFCFG\_FULL\_WM         FMAC\_X1BUFCFG\_FULL\_WM\_Msk                }}
\DoxyCodeLine{11174 \textcolor{comment}{/*****************  Bit definition for FMAC\_X2BUFCFG register  ****************/}}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Pos     (0U)}}
\DoxyCodeLine{11176 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE\_Msk     (0xFFUL << FMAC\_X2BUFCFG\_X2\_BASE\_Pos)    }}
\DoxyCodeLine{11177 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BASE         FMAC\_X2BUFCFG\_X2\_BASE\_Msk                }}
\DoxyCodeLine{11178 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos (8U)}}
\DoxyCodeLine{11179 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk (0xFFUL << FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Pos)}}
\DoxyCodeLine{11180 \textcolor{preprocessor}{\#define FMAC\_X2BUFCFG\_X2\_BUF\_SIZE     FMAC\_X2BUFCFG\_X2\_BUF\_SIZE\_Msk            }}
\DoxyCodeLine{11181 \textcolor{comment}{/*****************  Bit definition for FMAC\_YBUFCFG register  *****************/}}
\DoxyCodeLine{11182 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Pos       (0U)}}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE\_Msk       (0xFFUL << FMAC\_YBUFCFG\_Y\_BASE\_Pos)      }}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BASE           FMAC\_YBUFCFG\_Y\_BASE\_Msk                  }}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos   (8U)}}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk   (0xFFUL << FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Pos)  }}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_Y\_BUF\_SIZE       FMAC\_YBUFCFG\_Y\_BUF\_SIZE\_Msk              }}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Pos     (24U)}}
\DoxyCodeLine{11189 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM\_Msk     (0x3UL  << FMAC\_YBUFCFG\_EMPTY\_WM\_Pos)    }}
\DoxyCodeLine{11190 \textcolor{preprocessor}{\#define FMAC\_YBUFCFG\_EMPTY\_WM         FMAC\_YBUFCFG\_EMPTY\_WM\_Msk                }}
\DoxyCodeLine{11191 \textcolor{comment}{/******************  Bit definition for FMAC\_PARAM register  ******************/}}
\DoxyCodeLine{11192 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Pos              (0U)}}
\DoxyCodeLine{11193 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P\_Msk              (0xFFUL << FMAC\_PARAM\_P\_Pos)             }}
\DoxyCodeLine{11194 \textcolor{preprocessor}{\#define FMAC\_PARAM\_P                  FMAC\_PARAM\_P\_Msk                         }}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Pos              (8U)}}
\DoxyCodeLine{11196 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q\_Msk              (0xFFUL << FMAC\_PARAM\_Q\_Pos)             }}
\DoxyCodeLine{11197 \textcolor{preprocessor}{\#define FMAC\_PARAM\_Q                  FMAC\_PARAM\_Q\_Msk                         }}
\DoxyCodeLine{11198 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Pos              (16U)}}
\DoxyCodeLine{11199 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R\_Msk              (0xFFUL << FMAC\_PARAM\_R\_Pos)             }}
\DoxyCodeLine{11200 \textcolor{preprocessor}{\#define FMAC\_PARAM\_R                  FMAC\_PARAM\_R\_Msk                         }}
\DoxyCodeLine{11201 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Pos           (24U)}}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_Msk           (0x7FUL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11203 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC               FMAC\_PARAM\_FUNC\_Msk                      }}
\DoxyCodeLine{11204 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_0             (0x1UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11205 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_1             (0x2UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11206 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_2             (0x4UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11207 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_3             (0x8UL  << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11208 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_4             (0x10UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11209 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_5             (0x20UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11210 \textcolor{preprocessor}{\#define FMAC\_PARAM\_FUNC\_6             (0x40UL << FMAC\_PARAM\_FUNC\_Pos)          }}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Pos          (31U)}}
\DoxyCodeLine{11212 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START\_Msk          (0x1UL  << FMAC\_PARAM\_START\_Pos)         }}
\DoxyCodeLine{11213 \textcolor{preprocessor}{\#define FMAC\_PARAM\_START              FMAC\_PARAM\_START\_Msk                     }}
\DoxyCodeLine{11214 \textcolor{comment}{/********************  Bit definition for FMAC\_CR register  *******************/}}
\DoxyCodeLine{11215 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Pos              (0U)}}
\DoxyCodeLine{11216 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN\_Msk              (0x1UL  << FMAC\_CR\_RIEN\_Pos)             }}
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define FMAC\_CR\_RIEN                  FMAC\_CR\_RIEN\_Msk                         }}
\DoxyCodeLine{11218 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Pos              (1U)}}
\DoxyCodeLine{11219 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN\_Msk              (0x1UL  << FMAC\_CR\_WIEN\_Pos)             }}
\DoxyCodeLine{11220 \textcolor{preprocessor}{\#define FMAC\_CR\_WIEN                  FMAC\_CR\_WIEN\_Msk                         }}
\DoxyCodeLine{11221 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Pos           (2U)}}
\DoxyCodeLine{11222 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN\_Msk           (0x1UL  << FMAC\_CR\_OVFLIEN\_Pos)          }}
\DoxyCodeLine{11223 \textcolor{preprocessor}{\#define FMAC\_CR\_OVFLIEN               FMAC\_CR\_OVFLIEN\_Msk                      }}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Pos           (3U)}}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN\_Msk           (0x1UL  << FMAC\_CR\_UNFLIEN\_Pos)          }}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define FMAC\_CR\_UNFLIEN               FMAC\_CR\_UNFLIEN\_Msk                      }}
\DoxyCodeLine{11227 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Pos            (4U)}}
\DoxyCodeLine{11228 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN\_Msk            (0x1UL  << FMAC\_CR\_SATIEN\_Pos)           }}
\DoxyCodeLine{11229 \textcolor{preprocessor}{\#define FMAC\_CR\_SATIEN                FMAC\_CR\_SATIEN\_Msk                       }}
\DoxyCodeLine{11230 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Pos            (8U)}}
\DoxyCodeLine{11231 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN\_Msk            (0x1UL  << FMAC\_CR\_DMAREN\_Pos)           }}
\DoxyCodeLine{11232 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAREN                FMAC\_CR\_DMAREN\_Msk                       }}
\DoxyCodeLine{11233 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Pos            (9U)}}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN\_Msk            (0x1UL  << FMAC\_CR\_DMAWEN\_Pos)           }}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define FMAC\_CR\_DMAWEN                FMAC\_CR\_DMAWEN\_Msk                       }}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Pos            (15U)}}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN\_Msk            (0x1UL  << FMAC\_CR\_CLIPEN\_Pos)           }}
\DoxyCodeLine{11238 \textcolor{preprocessor}{\#define FMAC\_CR\_CLIPEN                FMAC\_CR\_CLIPEN\_Msk                       }}
\DoxyCodeLine{11239 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Pos             (16U)}}
\DoxyCodeLine{11240 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET\_Msk             (0x1UL  << FMAC\_CR\_RESET\_Pos)            }}
\DoxyCodeLine{11241 \textcolor{preprocessor}{\#define FMAC\_CR\_RESET                 FMAC\_CR\_RESET\_Msk                        }}
\DoxyCodeLine{11242 \textcolor{comment}{/*******************  Bit definition for FMAC\_SR register  ********************/}}
\DoxyCodeLine{11243 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Pos            (0U)}}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY\_Msk            (0x1UL  << FMAC\_SR\_YEMPTY\_Pos)           }}
\DoxyCodeLine{11245 \textcolor{preprocessor}{\#define FMAC\_SR\_YEMPTY                FMAC\_SR\_YEMPTY\_Msk                       }}
\DoxyCodeLine{11246 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Pos            (1U)}}
\DoxyCodeLine{11247 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL\_Msk            (0x1UL  << FMAC\_SR\_X1FULL\_Pos)           }}
\DoxyCodeLine{11248 \textcolor{preprocessor}{\#define FMAC\_SR\_X1FULL                FMAC\_SR\_X1FULL\_Msk                       }}
\DoxyCodeLine{11249 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Pos              (8U)}}
\DoxyCodeLine{11250 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL\_Msk              (0x1UL  << FMAC\_SR\_OVFL\_Pos)             }}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define FMAC\_SR\_OVFL                  FMAC\_SR\_OVFL\_Msk                         }}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Pos              (9U)}}
\DoxyCodeLine{11253 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL\_Msk              (0x1UL  << FMAC\_SR\_UNFL\_Pos)             }}
\DoxyCodeLine{11254 \textcolor{preprocessor}{\#define FMAC\_SR\_UNFL                  FMAC\_SR\_UNFL\_Msk                         }}
\DoxyCodeLine{11255 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Pos               (10U)}}
\DoxyCodeLine{11256 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT\_Msk               (0x1UL  << FMAC\_SR\_SAT\_Pos)              }}
\DoxyCodeLine{11257 \textcolor{preprocessor}{\#define FMAC\_SR\_SAT                   FMAC\_SR\_SAT\_Msk                          }}
\DoxyCodeLine{11258 \textcolor{comment}{/******************  Bit definition for FMAC\_WDATA register  ******************/}}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Pos          (0U)}}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA\_Msk          (0xFFFFUL << FMAC\_WDATA\_WDATA\_Pos)       }}
\DoxyCodeLine{11261 \textcolor{preprocessor}{\#define FMAC\_WDATA\_WDATA              FMAC\_WDATA\_WDATA\_Msk                     }}
\DoxyCodeLine{11262 \textcolor{comment}{/******************  Bit definition for FMACX\_RDATA register  *****************/}}
\DoxyCodeLine{11263 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Pos          (0U)}}
\DoxyCodeLine{11264 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA\_Msk          (0xFFFFUL << FMAC\_RDATA\_RDATA\_Pos)       }}
\DoxyCodeLine{11265 \textcolor{preprocessor}{\#define FMAC\_RDATA\_RDATA              FMAC\_RDATA\_RDATA\_Msk                     }}
\DoxyCodeLine{11267 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11268 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11269 \textcolor{comment}{/*                          Flexible Memory Controller                        */}}
\DoxyCodeLine{11270 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11271 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11272 \textcolor{comment}{/******************  Bit definition for FMC\_BCR1 register  *******************/}}
\DoxyCodeLine{11273 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Pos        (20U)}}
\DoxyCodeLine{11274 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Msk        (0x1UL << FMC\_BCR1\_CCLKEN\_Pos)              }}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN            FMC\_BCR1\_CCLKEN\_Msk                         }}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Pos         (21U)}}
\DoxyCodeLine{11277 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS\_Msk         (0x1UL << FMC\_BCR1\_WFDIS\_Pos)               }}
\DoxyCodeLine{11278 \textcolor{preprocessor}{\#define FMC\_BCR1\_WFDIS             FMC\_BCR1\_WFDIS\_Msk                          }}
\DoxyCodeLine{11280 \textcolor{preprocessor}{\#define FMC\_BCR1\_BMAP\_Pos          (24U)}}
\DoxyCodeLine{11281 \textcolor{preprocessor}{\#define FMC\_BCR1\_BMAP\_Msk          (0x3UL << FMC\_BCR1\_BMAP\_Pos)                }}
\DoxyCodeLine{11282 \textcolor{preprocessor}{\#define FMC\_BCR1\_BMAP              FMC\_BCR1\_BMAP\_Msk                           }}
\DoxyCodeLine{11283 \textcolor{preprocessor}{\#define FMC\_BCR1\_BMAP\_0            (0x1UL << FMC\_BCR1\_BMAP\_Pos)                 }}
\DoxyCodeLine{11284 \textcolor{preprocessor}{\#define FMC\_BCR1\_BMAP\_1            (0x2UL << FMC\_BCR1\_BMAP\_Pos)                 }}
\DoxyCodeLine{11286 \textcolor{preprocessor}{\#define FMC\_BCR1\_FMCEN\_Pos         (31U)}}
\DoxyCodeLine{11287 \textcolor{preprocessor}{\#define FMC\_BCR1\_FMCEN\_Msk         (0x1UL << FMC\_BCR1\_FMCEN\_Pos)               }}
\DoxyCodeLine{11288 \textcolor{preprocessor}{\#define FMC\_BCR1\_FMCEN             FMC\_BCR1\_FMCEN\_Msk                          }}
\DoxyCodeLine{11289 \textcolor{comment}{/******************  Bit definition for FMC\_BCRx registers (x=1..4)  *********/}}
\DoxyCodeLine{11290 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN\_Pos         (0U)}}
\DoxyCodeLine{11291 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN\_Msk         (0x1UL << FMC\_BCRx\_MBKEN\_Pos)               }}
\DoxyCodeLine{11292 \textcolor{preprocessor}{\#define FMC\_BCRx\_MBKEN             FMC\_BCRx\_MBKEN\_Msk                          }}
\DoxyCodeLine{11293 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN\_Pos         (1U)}}
\DoxyCodeLine{11294 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN\_Msk         (0x1UL << FMC\_BCRx\_MUXEN\_Pos)               }}
\DoxyCodeLine{11295 \textcolor{preprocessor}{\#define FMC\_BCRx\_MUXEN             FMC\_BCRx\_MUXEN\_Msk                          }}
\DoxyCodeLine{11297 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_Pos          (2U)}}
\DoxyCodeLine{11298 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_Msk          (0x3UL << FMC\_BCRx\_MTYP\_Pos)                }}
\DoxyCodeLine{11299 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP              FMC\_BCRx\_MTYP\_Msk                           }}
\DoxyCodeLine{11300 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_0            (0x1UL << FMC\_BCRx\_MTYP\_Pos)                 }}
\DoxyCodeLine{11301 \textcolor{preprocessor}{\#define FMC\_BCRx\_MTYP\_1            (0x2UL << FMC\_BCRx\_MTYP\_Pos)                 }}
\DoxyCodeLine{11303 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_Pos          (4U)}}
\DoxyCodeLine{11304 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_Msk          (0x3UL << FMC\_BCRx\_MWID\_Pos)                }}
\DoxyCodeLine{11305 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID              FMC\_BCRx\_MWID\_Msk                           }}
\DoxyCodeLine{11306 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_0            (0x1UL << FMC\_BCRx\_MWID\_Pos)                 }}
\DoxyCodeLine{11307 \textcolor{preprocessor}{\#define FMC\_BCRx\_MWID\_1            (0x2UL << FMC\_BCRx\_MWID\_Pos)                 }}
\DoxyCodeLine{11309 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN\_Pos        (6U)}}
\DoxyCodeLine{11310 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN\_Msk        (0x1UL << FMC\_BCRx\_FACCEN\_Pos)              }}
\DoxyCodeLine{11311 \textcolor{preprocessor}{\#define FMC\_BCRx\_FACCEN            FMC\_BCRx\_FACCEN\_Msk                         }}
\DoxyCodeLine{11312 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN\_Pos       (8U)}}
\DoxyCodeLine{11313 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN\_Msk       (0x1UL << FMC\_BCRx\_BURSTEN\_Pos)             }}
\DoxyCodeLine{11314 \textcolor{preprocessor}{\#define FMC\_BCRx\_BURSTEN           FMC\_BCRx\_BURSTEN\_Msk                        }}
\DoxyCodeLine{11315 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL\_Pos       (9U)}}
\DoxyCodeLine{11316 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL\_Msk       (0x1UL << FMC\_BCRx\_WAITPOL\_Pos)             }}
\DoxyCodeLine{11317 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITPOL           FMC\_BCRx\_WAITPOL\_Msk                        }}
\DoxyCodeLine{11318 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG\_Pos       (11U)}}
\DoxyCodeLine{11319 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG\_Msk       (0x1UL << FMC\_BCRx\_WAITCFG\_Pos)             }}
\DoxyCodeLine{11320 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITCFG           FMC\_BCRx\_WAITCFG\_Msk                        }}
\DoxyCodeLine{11321 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN\_Pos          (12U)}}
\DoxyCodeLine{11322 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN\_Msk          (0x1UL << FMC\_BCRx\_WREN\_Pos)                }}
\DoxyCodeLine{11323 \textcolor{preprocessor}{\#define FMC\_BCRx\_WREN              FMC\_BCRx\_WREN\_Msk                           }}
\DoxyCodeLine{11324 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN\_Pos        (13U)}}
\DoxyCodeLine{11325 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN\_Msk        (0x1UL << FMC\_BCRx\_WAITEN\_Pos)              }}
\DoxyCodeLine{11326 \textcolor{preprocessor}{\#define FMC\_BCRx\_WAITEN            FMC\_BCRx\_WAITEN\_Msk                         }}
\DoxyCodeLine{11327 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD\_Pos        (14U)}}
\DoxyCodeLine{11328 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD\_Msk        (0x1UL << FMC\_BCRx\_EXTMOD\_Pos)              }}
\DoxyCodeLine{11329 \textcolor{preprocessor}{\#define FMC\_BCRx\_EXTMOD            FMC\_BCRx\_EXTMOD\_Msk                         }}
\DoxyCodeLine{11330 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT\_Pos     (15U)}}
\DoxyCodeLine{11331 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT\_Msk     (0x1UL << FMC\_BCRx\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{11332 \textcolor{preprocessor}{\#define FMC\_BCRx\_ASYNCWAIT         FMC\_BCRx\_ASYNCWAIT\_Msk                      }}
\DoxyCodeLine{11334 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_Pos        (16U)}}
\DoxyCodeLine{11335 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_Msk        (0x7UL << FMC\_BCRx\_CPSIZE\_Pos)              }}
\DoxyCodeLine{11336 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE            FMC\_BCRx\_CPSIZE\_Msk                         }}
\DoxyCodeLine{11337 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_0          (0x1UL << FMC\_BCRx\_CPSIZE\_Pos)               }}
\DoxyCodeLine{11338 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_1          (0x2UL << FMC\_BCRx\_CPSIZE\_Pos)               }}
\DoxyCodeLine{11339 \textcolor{preprocessor}{\#define FMC\_BCRx\_CPSIZE\_2          (0x4UL << FMC\_BCRx\_CPSIZE\_Pos)               }}
\DoxyCodeLine{11341 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW\_Pos      (19U)}}
\DoxyCodeLine{11342 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW\_Msk      (0x1UL << FMC\_BCRx\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{11343 \textcolor{preprocessor}{\#define FMC\_BCRx\_CBURSTRW          FMC\_BCRx\_CBURSTRW\_Msk                       }}
\DoxyCodeLine{11345 \textcolor{comment}{/******************  Bit definition for FMC\_BTRx registers (x=1..4)  *********/}}
\DoxyCodeLine{11346 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_Pos        (0U)}}
\DoxyCodeLine{11347 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_Msk        (0xFUL << FMC\_BTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{11348 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET            FMC\_BTRx\_ADDSET\_Msk                         }}
\DoxyCodeLine{11349 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_0          (0x1UL << FMC\_BTRx\_ADDSET\_Pos)               }}
\DoxyCodeLine{11350 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_1          (0x2UL << FMC\_BTRx\_ADDSET\_Pos)               }}
\DoxyCodeLine{11351 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_2          (0x4UL << FMC\_BTRx\_ADDSET\_Pos)               }}
\DoxyCodeLine{11352 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDSET\_3          (0x8UL << FMC\_BTRx\_ADDSET\_Pos)               }}
\DoxyCodeLine{11354 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_Pos        (4U)}}
\DoxyCodeLine{11355 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_Msk        (0xFUL << FMC\_BTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{11356 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD            FMC\_BTRx\_ADDHLD\_Msk                         }}
\DoxyCodeLine{11357 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_0          (0x1UL << FMC\_BTRx\_ADDHLD\_Pos)               }}
\DoxyCodeLine{11358 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_1          (0x2UL << FMC\_BTRx\_ADDHLD\_Pos)               }}
\DoxyCodeLine{11359 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_2          (0x4UL << FMC\_BTRx\_ADDHLD\_Pos)               }}
\DoxyCodeLine{11360 \textcolor{preprocessor}{\#define FMC\_BTRx\_ADDHLD\_3          (0x8UL << FMC\_BTRx\_ADDHLD\_Pos)               }}
\DoxyCodeLine{11362 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_Pos        (8U)}}
\DoxyCodeLine{11363 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_Msk        (0xFFUL << FMC\_BTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11364 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST            FMC\_BTRx\_DATAST\_Msk                         }}
\DoxyCodeLine{11365 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_0          (0x01UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11366 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_1          (0x02UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11367 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_2          (0x04UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_3          (0x08UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11369 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_4          (0x10UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11370 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_5          (0x20UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11371 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_6          (0x40UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11372 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATAST\_7          (0x80UL << FMC\_BTRx\_DATAST\_Pos)              }}
\DoxyCodeLine{11374 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_Pos       (16U)}}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_Msk       (0xFUL << FMC\_BTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{11376 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN           FMC\_BTRx\_BUSTURN\_Msk                        }}
\DoxyCodeLine{11377 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_0         (0x1UL << FMC\_BTRx\_BUSTURN\_Pos)              }}
\DoxyCodeLine{11378 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_1         (0x2UL << FMC\_BTRx\_BUSTURN\_Pos)              }}
\DoxyCodeLine{11379 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_2         (0x4UL << FMC\_BTRx\_BUSTURN\_Pos)              }}
\DoxyCodeLine{11380 \textcolor{preprocessor}{\#define FMC\_BTRx\_BUSTURN\_3         (0x8UL << FMC\_BTRx\_BUSTURN\_Pos)              }}
\DoxyCodeLine{11382 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_Pos        (20U)}}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_Msk        (0xFUL << FMC\_BTRx\_CLKDIV\_Pos)              }}
\DoxyCodeLine{11384 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV            FMC\_BTRx\_CLKDIV\_Msk                         }}
\DoxyCodeLine{11385 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_0          (0x1UL << FMC\_BTRx\_CLKDIV\_Pos)               }}
\DoxyCodeLine{11386 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_1          (0x2UL << FMC\_BTRx\_CLKDIV\_Pos)               }}
\DoxyCodeLine{11387 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_2          (0x4UL << FMC\_BTRx\_CLKDIV\_Pos)               }}
\DoxyCodeLine{11388 \textcolor{preprocessor}{\#define FMC\_BTRx\_CLKDIV\_3          (0x8UL << FMC\_BTRx\_CLKDIV\_Pos)               }}
\DoxyCodeLine{11390 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_Pos        (24U)}}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_Msk        (0xFUL << FMC\_BTRx\_DATLAT\_Pos)              }}
\DoxyCodeLine{11392 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT            FMC\_BTRx\_DATLAT\_Msk                         }}
\DoxyCodeLine{11393 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_0          (0x1UL << FMC\_BTRx\_DATLAT\_Pos)               }}
\DoxyCodeLine{11394 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_1          (0x2UL << FMC\_BTRx\_DATLAT\_Pos)               }}
\DoxyCodeLine{11395 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_2          (0x4UL << FMC\_BTRx\_DATLAT\_Pos)               }}
\DoxyCodeLine{11396 \textcolor{preprocessor}{\#define FMC\_BTRx\_DATLAT\_3          (0x8UL << FMC\_BTRx\_DATLAT\_Pos)               }}
\DoxyCodeLine{11398 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_Pos        (28U)}}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_Msk        (0x3UL << FMC\_BTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{11400 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD            FMC\_BTRx\_ACCMOD\_Msk                         }}
\DoxyCodeLine{11401 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_0          (0x1UL << FMC\_BTRx\_ACCMOD\_Pos)               }}
\DoxyCodeLine{11402 \textcolor{preprocessor}{\#define FMC\_BTRx\_ACCMOD\_1          (0x2UL << FMC\_BTRx\_ACCMOD\_Pos)               }}
\DoxyCodeLine{11404 \textcolor{comment}{/******************  Bit definition for FMC\_BWTRx registers (x=1..4)  *********/}}
\DoxyCodeLine{11405 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_Pos       (0U)}}
\DoxyCodeLine{11406 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_Msk       (0xFUL << FMC\_BWTRx\_ADDSET\_Pos)             }}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET           FMC\_BWTRx\_ADDSET\_Msk                        }}
\DoxyCodeLine{11408 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_0         (0x1UL << FMC\_BWTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{11409 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_1         (0x2UL << FMC\_BWTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{11410 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_2         (0x4UL << FMC\_BWTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{11411 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDSET\_3         (0x8UL << FMC\_BWTRx\_ADDSET\_Pos)              }}
\DoxyCodeLine{11413 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_Pos       (4U)}}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_Msk       (0xFUL << FMC\_BWTRx\_ADDHLD\_Pos)             }}
\DoxyCodeLine{11415 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD           FMC\_BWTRx\_ADDHLD\_Msk                        }}
\DoxyCodeLine{11416 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_0         (0x1UL << FMC\_BWTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{11417 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_1         (0x2UL << FMC\_BWTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{11418 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_2         (0x4UL << FMC\_BWTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{11419 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ADDHLD\_3         (0x8UL << FMC\_BWTRx\_ADDHLD\_Pos)              }}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_Pos       (8U)}}
\DoxyCodeLine{11422 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_Msk       (0xFFUL << FMC\_BWTRx\_DATAST\_Pos)            }}
\DoxyCodeLine{11423 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST           FMC\_BWTRx\_DATAST\_Msk                        }}
\DoxyCodeLine{11424 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_0         (0x01UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11425 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_1         (0x02UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11426 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_2         (0x04UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11427 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_3         (0x08UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11428 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_4         (0x10UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11429 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_5         (0x20UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11430 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_6         (0x40UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11431 \textcolor{preprocessor}{\#define FMC\_BWTRx\_DATAST\_7         (0x80UL << FMC\_BWTRx\_DATAST\_Pos)             }}
\DoxyCodeLine{11433 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_Pos      (16U)}}
\DoxyCodeLine{11434 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_Msk      (0xFUL << FMC\_BWTRx\_BUSTURN\_Pos)            }}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN          FMC\_BWTRx\_BUSTURN\_Msk                       }}
\DoxyCodeLine{11436 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_0        (0x1UL << FMC\_BWTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{11437 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_1        (0x2UL << FMC\_BWTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{11438 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_2        (0x4UL << FMC\_BWTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{11439 \textcolor{preprocessor}{\#define FMC\_BWTRx\_BUSTURN\_3        (0x8UL << FMC\_BWTRx\_BUSTURN\_Pos)             }}
\DoxyCodeLine{11441 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_Pos       (28U)}}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_Msk       (0x3UL << FMC\_BWTRx\_ACCMOD\_Pos)             }}
\DoxyCodeLine{11443 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD           FMC\_BWTRx\_ACCMOD\_Msk                        }}
\DoxyCodeLine{11444 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_0         (0x1UL << FMC\_BWTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{11445 \textcolor{preprocessor}{\#define FMC\_BWTRx\_ACCMOD\_1         (0x2UL << FMC\_BWTRx\_ACCMOD\_Pos)              }}
\DoxyCodeLine{11447 \textcolor{comment}{/******************  Bit definition for FMC\_PCR register  *******************/}}
\DoxyCodeLine{11448 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Pos        (1U)}}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN\_Msk        (0x1UL << FMC\_PCR\_PWAITEN\_Pos)              }}
\DoxyCodeLine{11450 \textcolor{preprocessor}{\#define FMC\_PCR\_PWAITEN            FMC\_PCR\_PWAITEN\_Msk                         }}
\DoxyCodeLine{11451 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Pos          (2U)}}
\DoxyCodeLine{11452 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN\_Msk          (0x1UL << FMC\_PCR\_PBKEN\_Pos)                }}
\DoxyCodeLine{11453 \textcolor{preprocessor}{\#define FMC\_PCR\_PBKEN              FMC\_PCR\_PBKEN\_Msk                           }}
\DoxyCodeLine{11455 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Pos           (4U)}}
\DoxyCodeLine{11456 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_Msk           (0x3UL << FMC\_PCR\_PWID\_Pos)                 }}
\DoxyCodeLine{11457 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID               FMC\_PCR\_PWID\_Msk                            }}
\DoxyCodeLine{11458 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_0             (0x1UL << FMC\_PCR\_PWID\_Pos)                  }}
\DoxyCodeLine{11459 \textcolor{preprocessor}{\#define FMC\_PCR\_PWID\_1             (0x2UL << FMC\_PCR\_PWID\_Pos)                  }}
\DoxyCodeLine{11461 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Pos          (6U)}}
\DoxyCodeLine{11462 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN\_Msk          (0x1UL << FMC\_PCR\_ECCEN\_Pos)                }}
\DoxyCodeLine{11463 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCEN              FMC\_PCR\_ECCEN\_Msk                           }}
\DoxyCodeLine{11465 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Pos           (9U)}}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_Msk           (0xFUL << FMC\_PCR\_TCLR\_Pos)                 }}
\DoxyCodeLine{11467 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR               FMC\_PCR\_TCLR\_Msk                            }}
\DoxyCodeLine{11468 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_0             (0x1UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{11469 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_1             (0x2UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{11470 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_2             (0x4UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{11471 \textcolor{preprocessor}{\#define FMC\_PCR\_TCLR\_3             (0x8UL << FMC\_PCR\_TCLR\_Pos)                  }}
\DoxyCodeLine{11473 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Pos            (13U)}}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_Msk            (0xFUL << FMC\_PCR\_TAR\_Pos)                  }}
\DoxyCodeLine{11475 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR                FMC\_PCR\_TAR\_Msk                             }}
\DoxyCodeLine{11476 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_0              (0x1UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{11477 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_1              (0x2UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{11478 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_2              (0x4UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{11479 \textcolor{preprocessor}{\#define FMC\_PCR\_TAR\_3              (0x8UL << FMC\_PCR\_TAR\_Pos)                   }}
\DoxyCodeLine{11481 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Pos          (17U)}}
\DoxyCodeLine{11482 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_Msk          (0x7UL << FMC\_PCR\_ECCPS\_Pos)                }}
\DoxyCodeLine{11483 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS              FMC\_PCR\_ECCPS\_Msk                           }}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_0            (0x1UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_1            (0x2UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define FMC\_PCR\_ECCPS\_2            (0x4UL << FMC\_PCR\_ECCPS\_Pos)                 }}
\DoxyCodeLine{11488 \textcolor{comment}{/*******************  Bit definition for FMC\_SR register  *******************/}}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Pos             (0U)}}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define FMC\_SR\_IRS\_Msk             (0x1UL << FMC\_SR\_IRS\_Pos)                   }}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define FMC\_SR\_IRS                 FMC\_SR\_IRS\_Msk                              }}
\DoxyCodeLine{11492 \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Pos             (1U)}}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define FMC\_SR\_ILS\_Msk             (0x1UL << FMC\_SR\_ILS\_Pos)                   }}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define FMC\_SR\_ILS                 FMC\_SR\_ILS\_Msk                              }}
\DoxyCodeLine{11495 \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Pos             (2U)}}
\DoxyCodeLine{11496 \textcolor{preprocessor}{\#define FMC\_SR\_IFS\_Msk             (0x1UL << FMC\_SR\_IFS\_Pos)                   }}
\DoxyCodeLine{11497 \textcolor{preprocessor}{\#define FMC\_SR\_IFS                 FMC\_SR\_IFS\_Msk                              }}
\DoxyCodeLine{11498 \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Pos            (3U)}}
\DoxyCodeLine{11499 \textcolor{preprocessor}{\#define FMC\_SR\_IREN\_Msk            (0x1UL << FMC\_SR\_IREN\_Pos)                  }}
\DoxyCodeLine{11500 \textcolor{preprocessor}{\#define FMC\_SR\_IREN                FMC\_SR\_IREN\_Msk                             }}
\DoxyCodeLine{11501 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Pos            (4U)}}
\DoxyCodeLine{11502 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN\_Msk            (0x1UL << FMC\_SR\_ILEN\_Pos)                  }}
\DoxyCodeLine{11503 \textcolor{preprocessor}{\#define FMC\_SR\_ILEN                FMC\_SR\_ILEN\_Msk                             }}
\DoxyCodeLine{11504 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Pos            (5U)}}
\DoxyCodeLine{11505 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN\_Msk            (0x1UL << FMC\_SR\_IFEN\_Pos)                  }}
\DoxyCodeLine{11506 \textcolor{preprocessor}{\#define FMC\_SR\_IFEN                FMC\_SR\_IFEN\_Msk                             }}
\DoxyCodeLine{11507 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Pos           (6U)}}
\DoxyCodeLine{11508 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT\_Msk           (0x1UL << FMC\_SR\_FEMPT\_Pos)                 }}
\DoxyCodeLine{11509 \textcolor{preprocessor}{\#define FMC\_SR\_FEMPT               FMC\_SR\_FEMPT\_Msk                            }}
\DoxyCodeLine{11511 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM register  ******************/}}
\DoxyCodeLine{11512 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_Pos       (0U)}}
\DoxyCodeLine{11513 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_Msk       (0xFFUL << FMC\_PMEM\_MEMSET\_Pos)            }}
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET           FMC\_PMEM\_MEMSET\_Msk                        }}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_0         (0x01UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_1         (0x02UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11517 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_2         (0x04UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11518 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_3         (0x08UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11519 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_4         (0x10UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11520 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_5         (0x20UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11521 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_6         (0x40UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11522 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMSET\_7         (0x80UL << FMC\_PMEM\_MEMSET\_Pos)             }}
\DoxyCodeLine{11524 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_Pos      (8U)}}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_Msk      (0xFFUL << FMC\_PMEM\_MEMWAIT\_Pos)           }}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT          FMC\_PMEM\_MEMWAIT\_Msk                       }}
\DoxyCodeLine{11527 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_0        (0x01UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11528 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_1        (0x02UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11529 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_2        (0x04UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11530 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_3        (0x08UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_4        (0x10UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11532 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_5        (0x20UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_6        (0x40UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMWAIT\_7        (0x80UL << FMC\_PMEM\_MEMWAIT\_Pos)            }}
\DoxyCodeLine{11536 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_Pos      (16U)}}
\DoxyCodeLine{11537 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_Msk      (0xFFUL << FMC\_PMEM\_MEMHOLD\_Pos)           }}
\DoxyCodeLine{11538 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD          FMC\_PMEM\_MEMHOLD\_Msk                       }}
\DoxyCodeLine{11539 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_0        (0x01UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_1        (0x02UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11541 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_2        (0x04UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11542 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_3        (0x08UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11543 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_4        (0x10UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11544 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_5        (0x20UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11545 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_6        (0x40UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11546 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHOLD\_7        (0x80UL << FMC\_PMEM\_MEMHOLD\_Pos)            }}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_Pos       (24U)}}
\DoxyCodeLine{11549 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_Msk       (0xFFUL << FMC\_PMEM\_MEMHIZ\_Pos)            }}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ           FMC\_PMEM\_MEMHIZ\_Msk                        }}
\DoxyCodeLine{11551 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_0         (0x01UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11552 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_1         (0x02UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11553 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_2         (0x04UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11554 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_3         (0x08UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_4         (0x10UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_5         (0x20UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11557 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_6         (0x40UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11558 \textcolor{preprocessor}{\#define FMC\_PMEM\_MEMHIZ\_7         (0x80UL << FMC\_PMEM\_MEMHIZ\_Pos)             }}
\DoxyCodeLine{11560 \textcolor{comment}{/******************  Bit definition for FMC\_PATT register  ******************/}}
\DoxyCodeLine{11561 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_Pos       (0U)}}
\DoxyCodeLine{11562 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_Msk       (0xFFUL << FMC\_PATT\_ATTSET\_Pos)            }}
\DoxyCodeLine{11563 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET           FMC\_PATT\_ATTSET\_Msk                        }}
\DoxyCodeLine{11564 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_0         (0x01UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11565 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_1         (0x02UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11566 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_2         (0x04UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11567 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_3         (0x08UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11568 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_4         (0x10UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_5         (0x20UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11570 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_6         (0x40UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11571 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTSET\_7         (0x80UL << FMC\_PATT\_ATTSET\_Pos)             }}
\DoxyCodeLine{11573 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_Pos      (8U)}}
\DoxyCodeLine{11574 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_Msk      (0xFFUL << FMC\_PATT\_ATTWAIT\_Pos)           }}
\DoxyCodeLine{11575 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT          FMC\_PATT\_ATTWAIT\_Msk                       }}
\DoxyCodeLine{11576 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_0        (0x01UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11577 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_1        (0x02UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11578 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_2        (0x04UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11579 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_3        (0x08UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11580 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_4        (0x10UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11581 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_5        (0x20UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11582 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_6        (0x40UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11583 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTWAIT\_7        (0x80UL << FMC\_PATT\_ATTWAIT\_Pos)            }}
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_Pos      (16U)}}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_Msk      (0xFFUL << FMC\_PATT\_ATTHOLD\_Pos)           }}
\DoxyCodeLine{11587 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD          FMC\_PATT\_ATTHOLD\_Msk                       }}
\DoxyCodeLine{11588 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_0        (0x01UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_1        (0x02UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_2        (0x04UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11591 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_3        (0x08UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_4        (0x10UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_5        (0x20UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_6        (0x40UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHOLD\_7        (0x80UL << FMC\_PATT\_ATTHOLD\_Pos)            }}
\DoxyCodeLine{11597 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_Pos       (24U)}}
\DoxyCodeLine{11598 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_Msk       (0xFFUL << FMC\_PATT\_ATTHIZ\_Pos)            }}
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ           FMC\_PATT\_ATTHIZ\_Msk                        }}
\DoxyCodeLine{11600 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_0         (0x01UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_1         (0x02UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_2         (0x04UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_3         (0x08UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_4         (0x10UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11605 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_5         (0x20UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11606 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_6         (0x40UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11607 \textcolor{preprocessor}{\#define FMC\_PATT\_ATTHIZ\_7         (0x80UL << FMC\_PATT\_ATTHIZ\_Pos)             }}
\DoxyCodeLine{11609 \textcolor{comment}{/******************  Bit definition for FMC\_ECCR3 register  ******************/}}
\DoxyCodeLine{11610 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3\_Pos         (0U)}}
\DoxyCodeLine{11611 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3\_Msk         (0xFFFFFFFFUL << FMC\_ECCR3\_ECC3\_Pos)        }}
\DoxyCodeLine{11612 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3             FMC\_ECCR3\_ECC3\_Msk                          }}
\DoxyCodeLine{11614 \textcolor{comment}{/******************  Bit definition for FMC\_SDCRx registers (x=1..4)  *********/}}
\DoxyCodeLine{11615 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NC\_Pos           (0U)}}
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NC\_Msk           (0x3UL << FMC\_SDCRx\_NC\_Pos)                 }}
\DoxyCodeLine{11617 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NC               FMC\_SDCRx\_NC\_Msk                            }}
\DoxyCodeLine{11618 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NC\_0             (0x1UL << FMC\_SDCRx\_NC\_Pos)                  }}
\DoxyCodeLine{11619 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NC\_1             (0x2UL << FMC\_SDCRx\_NC\_Pos)                  }}
\DoxyCodeLine{11621 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NR\_Pos           (2U)}}
\DoxyCodeLine{11622 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NR\_Msk           (0x3UL << FMC\_SDCRx\_NR\_Pos)                 }}
\DoxyCodeLine{11623 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NR               FMC\_SDCRx\_NR\_Msk                            }}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NR\_0             (0x1UL << FMC\_SDCRx\_NR\_Pos)                  }}
\DoxyCodeLine{11625 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NR\_1             (0x2UL << FMC\_SDCRx\_NR\_Pos)                  }}
\DoxyCodeLine{11627 \textcolor{preprocessor}{\#define FMC\_SDCRx\_MWID\_Pos         (4U)}}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define FMC\_SDCRx\_MWID\_Msk         (0x3UL << FMC\_SDCRx\_MWID\_Pos)               }}
\DoxyCodeLine{11629 \textcolor{preprocessor}{\#define FMC\_SDCRx\_MWID             FMC\_SDCRx\_MWID\_Msk                          }}
\DoxyCodeLine{11630 \textcolor{preprocessor}{\#define FMC\_SDCRx\_MWID\_0           (0x1UL << FMC\_SDCRx\_MWID\_Pos)                }}
\DoxyCodeLine{11631 \textcolor{preprocessor}{\#define FMC\_SDCRx\_MWID\_1           (0x2UL << FMC\_SDCRx\_MWID\_Pos)                }}
\DoxyCodeLine{11633 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NB\_Pos           (6U)}}
\DoxyCodeLine{11634 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NB\_Msk           (0x1UL << FMC\_SDCRx\_NB\_Pos)                 }}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define FMC\_SDCRx\_NB               FMC\_SDCRx\_NB\_Msk                            }}
\DoxyCodeLine{11637 \textcolor{preprocessor}{\#define FMC\_SDCRx\_CAS\_Pos          (7U)}}
\DoxyCodeLine{11638 \textcolor{preprocessor}{\#define FMC\_SDCRx\_CAS\_Msk          (0x3UL << FMC\_SDCRx\_CAS\_Pos)                }}
\DoxyCodeLine{11639 \textcolor{preprocessor}{\#define FMC\_SDCRx\_CAS              FMC\_SDCRx\_CAS\_Msk                           }}
\DoxyCodeLine{11640 \textcolor{preprocessor}{\#define FMC\_SDCRx\_CAS\_0            (0x1UL << FMC\_SDCRx\_CAS\_Pos)                 }}
\DoxyCodeLine{11641 \textcolor{preprocessor}{\#define FMC\_SDCRx\_CAS\_1            (0x2UL << FMC\_SDCRx\_CAS\_Pos)                 }}
\DoxyCodeLine{11643 \textcolor{preprocessor}{\#define FMC\_SDCRx\_WP\_Pos           (9U)}}
\DoxyCodeLine{11644 \textcolor{preprocessor}{\#define FMC\_SDCRx\_WP\_Msk           (0x1UL << FMC\_SDCRx\_WP\_Pos)                 }}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define FMC\_SDCRx\_WP               FMC\_SDCRx\_WP\_Msk                            }}
\DoxyCodeLine{11647 \textcolor{preprocessor}{\#define FMC\_SDCRx\_SDCLK\_Pos        (10U)}}
\DoxyCodeLine{11648 \textcolor{preprocessor}{\#define FMC\_SDCRx\_SDCLK\_Msk        (0x3UL << FMC\_SDCRx\_SDCLK\_Pos)              }}
\DoxyCodeLine{11649 \textcolor{preprocessor}{\#define FMC\_SDCRx\_SDCLK            FMC\_SDCRx\_SDCLK\_Msk                         }}
\DoxyCodeLine{11650 \textcolor{preprocessor}{\#define FMC\_SDCRx\_SDCLK\_0          (0x1UL << FMC\_SDCRx\_SDCLK\_Pos)               }}
\DoxyCodeLine{11651 \textcolor{preprocessor}{\#define FMC\_SDCRx\_SDCLK\_1          (0x2UL << FMC\_SDCRx\_SDCLK\_Pos)               }}
\DoxyCodeLine{11653 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RBURST\_Pos       (12U)}}
\DoxyCodeLine{11654 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RBURST\_Msk       (0x1UL << FMC\_SDCRx\_RBURST\_Pos)             }}
\DoxyCodeLine{11655 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RBURST           FMC\_SDCRx\_RBURST\_Msk                        }}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RPIPE\_Pos        (13U)}}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RPIPE\_Msk        (0x3UL << FMC\_SDCRx\_RPIPE\_Pos)              }}
\DoxyCodeLine{11659 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RPIPE            FMC\_SDCRx\_RPIPE\_Msk                         }}
\DoxyCodeLine{11660 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RPIPE\_0          (0x1UL << FMC\_SDCRx\_RPIPE\_Pos)               }}
\DoxyCodeLine{11661 \textcolor{preprocessor}{\#define FMC\_SDCRx\_RPIPE\_1          (0x2UL << FMC\_SDCRx\_RPIPE\_Pos)               }}
\DoxyCodeLine{11663 \textcolor{comment}{/******************  Bit definition for FMC\_SDTRx(1,2) register  ******************/}}
\DoxyCodeLine{11664 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_Pos         (0U)}}
\DoxyCodeLine{11665 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_Msk         (0xFUL << FMC\_SDTRx\_TMRD\_Pos)               }}
\DoxyCodeLine{11666 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD             FMC\_SDTRx\_TMRD\_Msk                          }}
\DoxyCodeLine{11667 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_0           (0x1UL << FMC\_SDTRx\_TMRD\_Pos)                }}
\DoxyCodeLine{11668 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_1           (0x2UL << FMC\_SDTRx\_TMRD\_Pos)                }}
\DoxyCodeLine{11669 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_2           (0x4UL << FMC\_SDTRx\_TMRD\_Pos)                }}
\DoxyCodeLine{11670 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TMRD\_3           (0x8UL << FMC\_SDTRx\_TMRD\_Pos)                }}
\DoxyCodeLine{11672 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_Pos         (4U)}}
\DoxyCodeLine{11673 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_Msk         (0xFUL << FMC\_SDTRx\_TXSR\_Pos)               }}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR             FMC\_SDTRx\_TXSR\_Msk                          }}
\DoxyCodeLine{11675 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_0           (0x1UL << FMC\_SDTRx\_TXSR\_Pos)                }}
\DoxyCodeLine{11676 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_1           (0x2UL << FMC\_SDTRx\_TXSR\_Pos)                }}
\DoxyCodeLine{11677 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_2           (0x4UL << FMC\_SDTRx\_TXSR\_Pos)                }}
\DoxyCodeLine{11678 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TXSR\_3           (0x8UL << FMC\_SDTRx\_TXSR\_Pos)                }}
\DoxyCodeLine{11680 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_Pos         (8U)}}
\DoxyCodeLine{11681 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_Msk         (0xFUL << FMC\_SDTRx\_TRAS\_Pos)               }}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS             FMC\_SDTRx\_TRAS\_Msk                          }}
\DoxyCodeLine{11683 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_0           (0x1UL << FMC\_SDTRx\_TRAS\_Pos)                }}
\DoxyCodeLine{11684 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_1           (0x2UL << FMC\_SDTRx\_TRAS\_Pos)                }}
\DoxyCodeLine{11685 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_2           (0x4UL << FMC\_SDTRx\_TRAS\_Pos)                }}
\DoxyCodeLine{11686 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRAS\_3           (0x8UL << FMC\_SDTRx\_TRAS\_Pos)                }}
\DoxyCodeLine{11688 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC\_Pos          (12U)}}
\DoxyCodeLine{11689 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC\_Msk          (0xFUL << FMC\_SDTRx\_TRC\_Pos)                }}
\DoxyCodeLine{11690 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC              FMC\_SDTRx\_TRC\_Msk                           }}
\DoxyCodeLine{11691 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC\_0            (0x1UL << FMC\_SDTRx\_TRC\_Pos)                 }}
\DoxyCodeLine{11692 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC\_1            (0x2UL << FMC\_SDTRx\_TRC\_Pos)                 }}
\DoxyCodeLine{11693 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRC\_2            (0x4UL << FMC\_SDTRx\_TRC\_Pos)                 }}
\DoxyCodeLine{11695 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR\_Pos          (16U)}}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR\_Msk          (0xFUL << FMC\_SDTRx\_TWR\_Pos)                }}
\DoxyCodeLine{11697 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR              FMC\_SDTRx\_TWR\_Msk                           }}
\DoxyCodeLine{11698 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR\_0            (0x1UL << FMC\_SDTRx\_TWR\_Pos)                 }}
\DoxyCodeLine{11699 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR\_1            (0x2UL << FMC\_SDTRx\_TWR\_Pos)                 }}
\DoxyCodeLine{11700 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TWR\_2            (0x4UL << FMC\_SDTRx\_TWR\_Pos)                 }}
\DoxyCodeLine{11702 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP\_Pos          (20U)}}
\DoxyCodeLine{11703 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP\_Msk          (0xFUL << FMC\_SDTRx\_TRP\_Pos)                }}
\DoxyCodeLine{11704 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP              FMC\_SDTRx\_TRP\_Msk                           }}
\DoxyCodeLine{11705 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP\_0            (0x1UL << FMC\_SDTRx\_TRP\_Pos)                 }}
\DoxyCodeLine{11706 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP\_1            (0x2UL << FMC\_SDTRx\_TRP\_Pos)                 }}
\DoxyCodeLine{11707 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRP\_2            (0x4UL << FMC\_SDTRx\_TRP\_Pos)                 }}
\DoxyCodeLine{11709 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD\_Pos         (24U)}}
\DoxyCodeLine{11710 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD\_Msk         (0xFUL << FMC\_SDTRx\_TRCD\_Pos)               }}
\DoxyCodeLine{11711 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD             FMC\_SDTRx\_TRCD\_Msk                          }}
\DoxyCodeLine{11712 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD\_0           (0x1UL << FMC\_SDTRx\_TRCD\_Pos)                }}
\DoxyCodeLine{11713 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD\_1           (0x2UL << FMC\_SDTRx\_TRCD\_Pos)                }}
\DoxyCodeLine{11714 \textcolor{preprocessor}{\#define FMC\_SDTRx\_TRCD\_2           (0x4UL << FMC\_SDTRx\_TRCD\_Pos)                }}
\DoxyCodeLine{11716 \textcolor{comment}{/******************  Bit definition for FMC\_SDCMR register  ******************/}}
\DoxyCodeLine{11717 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Pos         (0U)}}
\DoxyCodeLine{11718 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Msk         (0x7UL << FMC\_SDCMR\_MODE\_Pos)               }}
\DoxyCodeLine{11719 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE             FMC\_SDCMR\_MODE\_Msk                          }}
\DoxyCodeLine{11720 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_0           (0x1UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{11721 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_1           (0x2UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{11722 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_2           (0x3UL << FMC\_SDCMR\_MODE\_Pos)                }}
\DoxyCodeLine{11724 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Pos         (3U)}}
\DoxyCodeLine{11725 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Msk         (0x1UL << FMC\_SDCMR\_CTB2\_Pos)               }}
\DoxyCodeLine{11726 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2             FMC\_SDCMR\_CTB2\_Msk                          }}
\DoxyCodeLine{11728 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Pos         (4U)}}
\DoxyCodeLine{11729 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Msk         (0x1UL << FMC\_SDCMR\_CTB1\_Pos)               }}
\DoxyCodeLine{11730 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1             FMC\_SDCMR\_CTB1\_Msk                          }}
\DoxyCodeLine{11732 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Pos         (5U)}}
\DoxyCodeLine{11733 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Msk         (0xFUL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{11734 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS             FMC\_SDCMR\_NRFS\_Msk                          }}
\DoxyCodeLine{11735 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_0           (0x1UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{11736 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_1           (0x2UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{11737 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_2           (0x4UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{11738 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_3           (0x8UL << FMC\_SDCMR\_NRFS\_Pos)                }}
\DoxyCodeLine{11740 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Pos          (9U)}}
\DoxyCodeLine{11741 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Msk          (0x1FFFUL << FMC\_SDCMR\_MRD\_Pos)             }}
\DoxyCodeLine{11742 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD              FMC\_SDCMR\_MRD\_Msk                           }}
\DoxyCodeLine{11744 \textcolor{comment}{/******************  Bit definition for FMC\_SDRTR register  ******************/}}
\DoxyCodeLine{11745 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Pos          (0U)}}
\DoxyCodeLine{11746 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Msk          (0x1UL << FMC\_SDRTR\_CRE\_Pos)                }}
\DoxyCodeLine{11747 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE              FMC\_SDRTR\_CRE\_Msk                           }}
\DoxyCodeLine{11749 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Pos        (1U)}}
\DoxyCodeLine{11750 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Msk        (0x1FFFUL << FMC\_SDRTR\_COUNT\_Pos)           }}
\DoxyCodeLine{11751 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT            FMC\_SDRTR\_COUNT\_Msk                         }}
\DoxyCodeLine{11753 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Pos         (14U)}}
\DoxyCodeLine{11754 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Msk         (0x1UL << FMC\_SDRTR\_REIE\_Pos)               }}
\DoxyCodeLine{11755 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE             FMC\_SDRTR\_REIE\_Msk                          }}
\DoxyCodeLine{11757 \textcolor{comment}{/******************  Bit definition for FMC\_SDSR register  ******************/}}
\DoxyCodeLine{11758 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Pos            (0U)}}
\DoxyCodeLine{11759 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Msk            (0x1UL << FMC\_SDSR\_RE\_Pos)                  }}
\DoxyCodeLine{11760 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE                FMC\_SDSR\_RE\_Msk                             }}
\DoxyCodeLine{11762 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Pos        (1U)}}
\DoxyCodeLine{11763 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Msk        (0x3UL << FMC\_SDSR\_MODES1\_Pos)              }}
\DoxyCodeLine{11764 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1            FMC\_SDSR\_MODES1\_Msk                         }}
\DoxyCodeLine{11765 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_0          (0x1UL << FMC\_SDSR\_MODES1\_Pos)               }}
\DoxyCodeLine{11766 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_1          (0x2UL << FMC\_SDSR\_MODES1\_Pos)               }}
\DoxyCodeLine{11768 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Pos        (3U)}}
\DoxyCodeLine{11769 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Msk        (0x3UL << FMC\_SDSR\_MODES2\_Pos)              }}
\DoxyCodeLine{11770 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2            FMC\_SDSR\_MODES2\_Msk                         }}
\DoxyCodeLine{11771 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_0          (0x1UL << FMC\_SDSR\_MODES2\_Pos)               }}
\DoxyCodeLine{11772 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_1          (0x2UL << FMC\_SDSR\_MODES2\_Pos)               }}
\DoxyCodeLine{11774 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11775 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11776 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{11777 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11778 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11779 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{11780 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Pos           (0U)}}
\DoxyCodeLine{11781 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Msk           (0x3UL << GPIO\_MODER\_MODE0\_Pos)         }}
\DoxyCodeLine{11782 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0               GPIO\_MODER\_MODE0\_Msk}}
\DoxyCodeLine{11783 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_0             (0x1UL << GPIO\_MODER\_MODE0\_Pos)          }}
\DoxyCodeLine{11784 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_1             (0x2UL << GPIO\_MODER\_MODE0\_Pos)          }}
\DoxyCodeLine{11786 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Pos           (2U)}}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Msk           (0x3UL << GPIO\_MODER\_MODE1\_Pos)         }}
\DoxyCodeLine{11788 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1               GPIO\_MODER\_MODE1\_Msk}}
\DoxyCodeLine{11789 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_0             (0x1UL << GPIO\_MODER\_MODE1\_Pos)          }}
\DoxyCodeLine{11790 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_1             (0x2UL << GPIO\_MODER\_MODE1\_Pos)          }}
\DoxyCodeLine{11792 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Pos           (4U)}}
\DoxyCodeLine{11793 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Msk           (0x3UL << GPIO\_MODER\_MODE2\_Pos)         }}
\DoxyCodeLine{11794 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2               GPIO\_MODER\_MODE2\_Msk}}
\DoxyCodeLine{11795 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_0             (0x1UL << GPIO\_MODER\_MODE2\_Pos)          }}
\DoxyCodeLine{11796 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_1             (0x2UL << GPIO\_MODER\_MODE2\_Pos)          }}
\DoxyCodeLine{11798 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Pos           (6U)}}
\DoxyCodeLine{11799 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Msk           (0x3UL << GPIO\_MODER\_MODE3\_Pos)         }}
\DoxyCodeLine{11800 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3               GPIO\_MODER\_MODE3\_Msk}}
\DoxyCodeLine{11801 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_0             (0x1UL << GPIO\_MODER\_MODE3\_Pos)          }}
\DoxyCodeLine{11802 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_1             (0x2UL << GPIO\_MODER\_MODE3\_Pos)          }}
\DoxyCodeLine{11804 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Pos           (8U)}}
\DoxyCodeLine{11805 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Msk           (0x3UL << GPIO\_MODER\_MODE4\_Pos)         }}
\DoxyCodeLine{11806 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4               GPIO\_MODER\_MODE4\_Msk}}
\DoxyCodeLine{11807 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_0             (0x1UL << GPIO\_MODER\_MODE4\_Pos)          }}
\DoxyCodeLine{11808 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_1             (0x2UL << GPIO\_MODER\_MODE4\_Pos)          }}
\DoxyCodeLine{11810 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Pos           (10U)}}
\DoxyCodeLine{11811 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Msk           (0x3UL << GPIO\_MODER\_MODE5\_Pos)         }}
\DoxyCodeLine{11812 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5               GPIO\_MODER\_MODE5\_Msk}}
\DoxyCodeLine{11813 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_0             (0x1UL << GPIO\_MODER\_MODE5\_Pos)          }}
\DoxyCodeLine{11814 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_1             (0x2UL << GPIO\_MODER\_MODE5\_Pos)          }}
\DoxyCodeLine{11816 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Pos           (12U)}}
\DoxyCodeLine{11817 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Msk           (0x3UL << GPIO\_MODER\_MODE6\_Pos)         }}
\DoxyCodeLine{11818 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6               GPIO\_MODER\_MODE6\_Msk}}
\DoxyCodeLine{11819 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_0             (0x1UL << GPIO\_MODER\_MODE6\_Pos)          }}
\DoxyCodeLine{11820 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_1             (0x2UL << GPIO\_MODER\_MODE6\_Pos)          }}
\DoxyCodeLine{11822 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Pos           (14U)}}
\DoxyCodeLine{11823 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Msk           (0x3UL << GPIO\_MODER\_MODE7\_Pos)         }}
\DoxyCodeLine{11824 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7               GPIO\_MODER\_MODE7\_Msk}}
\DoxyCodeLine{11825 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_0             (0x1UL << GPIO\_MODER\_MODE7\_Pos)          }}
\DoxyCodeLine{11826 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_1             (0x2UL << GPIO\_MODER\_MODE7\_Pos)          }}
\DoxyCodeLine{11828 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Pos           (16U)}}
\DoxyCodeLine{11829 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Msk           (0x3UL << GPIO\_MODER\_MODE8\_Pos)         }}
\DoxyCodeLine{11830 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8               GPIO\_MODER\_MODE8\_Msk}}
\DoxyCodeLine{11831 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_0             (0x1UL << GPIO\_MODER\_MODE8\_Pos)          }}
\DoxyCodeLine{11832 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_1             (0x2UL << GPIO\_MODER\_MODE8\_Pos)          }}
\DoxyCodeLine{11834 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Pos           (18U)}}
\DoxyCodeLine{11835 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Msk           (0x3UL << GPIO\_MODER\_MODE9\_Pos)         }}
\DoxyCodeLine{11836 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9               GPIO\_MODER\_MODE9\_Msk}}
\DoxyCodeLine{11837 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_0             (0x1UL << GPIO\_MODER\_MODE9\_Pos)          }}
\DoxyCodeLine{11838 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_1             (0x2UL << GPIO\_MODER\_MODE9\_Pos)          }}
\DoxyCodeLine{11840 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Pos          (20U)}}
\DoxyCodeLine{11841 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Msk          (0x3UL << GPIO\_MODER\_MODE10\_Pos)        }}
\DoxyCodeLine{11842 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10              GPIO\_MODER\_MODE10\_Msk}}
\DoxyCodeLine{11843 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_0            (0x1UL << GPIO\_MODER\_MODE10\_Pos)         }}
\DoxyCodeLine{11844 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_1            (0x2UL << GPIO\_MODER\_MODE10\_Pos)         }}
\DoxyCodeLine{11846 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Pos          (22U)}}
\DoxyCodeLine{11847 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Msk          (0x3UL << GPIO\_MODER\_MODE11\_Pos)        }}
\DoxyCodeLine{11848 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11              GPIO\_MODER\_MODE11\_Msk}}
\DoxyCodeLine{11849 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_0            (0x1UL << GPIO\_MODER\_MODE11\_Pos)         }}
\DoxyCodeLine{11850 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_1            (0x2UL << GPIO\_MODER\_MODE11\_Pos)         }}
\DoxyCodeLine{11852 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Pos          (24U)}}
\DoxyCodeLine{11853 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Msk          (0x3UL << GPIO\_MODER\_MODE12\_Pos)        }}
\DoxyCodeLine{11854 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12              GPIO\_MODER\_MODE12\_Msk}}
\DoxyCodeLine{11855 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_0            (0x1UL << GPIO\_MODER\_MODE12\_Pos)         }}
\DoxyCodeLine{11856 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_1            (0x2UL << GPIO\_MODER\_MODE12\_Pos)         }}
\DoxyCodeLine{11858 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Pos          (26U)}}
\DoxyCodeLine{11859 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Msk          (0x3UL << GPIO\_MODER\_MODE13\_Pos)        }}
\DoxyCodeLine{11860 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13              GPIO\_MODER\_MODE13\_Msk}}
\DoxyCodeLine{11861 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_0            (0x1UL << GPIO\_MODER\_MODE13\_Pos)         }}
\DoxyCodeLine{11862 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_1            (0x2UL << GPIO\_MODER\_MODE13\_Pos)         }}
\DoxyCodeLine{11864 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Pos          (28U)}}
\DoxyCodeLine{11865 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Msk          (0x3UL << GPIO\_MODER\_MODE14\_Pos)        }}
\DoxyCodeLine{11866 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14              GPIO\_MODER\_MODE14\_Msk}}
\DoxyCodeLine{11867 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_0            (0x1UL << GPIO\_MODER\_MODE14\_Pos)         }}
\DoxyCodeLine{11868 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_1            (0x2UL << GPIO\_MODER\_MODE14\_Pos)         }}
\DoxyCodeLine{11870 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Pos          (30U)}}
\DoxyCodeLine{11871 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Msk          (0x3UL << GPIO\_MODER\_MODE15\_Pos)        }}
\DoxyCodeLine{11872 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15              GPIO\_MODER\_MODE15\_Msk}}
\DoxyCodeLine{11873 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_0            (0x1UL << GPIO\_MODER\_MODE15\_Pos)         }}
\DoxyCodeLine{11874 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_1            (0x2UL << GPIO\_MODER\_MODE15\_Pos)         }}
\DoxyCodeLine{11876 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{11877 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos            (0U)}}
\DoxyCodeLine{11878 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk            (0x1UL << GPIO\_OTYPER\_OT0\_Pos)          }}
\DoxyCodeLine{11879 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{11880 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos            (1U)}}
\DoxyCodeLine{11881 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk            (0x1UL << GPIO\_OTYPER\_OT1\_Pos)          }}
\DoxyCodeLine{11882 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{11883 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos            (2U)}}
\DoxyCodeLine{11884 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk            (0x1UL << GPIO\_OTYPER\_OT2\_Pos)          }}
\DoxyCodeLine{11885 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{11886 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos            (3U)}}
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk            (0x1UL << GPIO\_OTYPER\_OT3\_Pos)          }}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos            (4U)}}
\DoxyCodeLine{11890 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk            (0x1UL << GPIO\_OTYPER\_OT4\_Pos)          }}
\DoxyCodeLine{11891 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{11892 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos            (5U)}}
\DoxyCodeLine{11893 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk            (0x1UL << GPIO\_OTYPER\_OT5\_Pos)          }}
\DoxyCodeLine{11894 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{11895 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos            (6U)}}
\DoxyCodeLine{11896 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk            (0x1UL << GPIO\_OTYPER\_OT6\_Pos)          }}
\DoxyCodeLine{11897 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{11898 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos            (7U)}}
\DoxyCodeLine{11899 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk            (0x1UL << GPIO\_OTYPER\_OT7\_Pos)          }}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos            (8U)}}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk            (0x1UL << GPIO\_OTYPER\_OT8\_Pos)          }}
\DoxyCodeLine{11903 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{11904 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos            (9U)}}
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk            (0x1UL << GPIO\_OTYPER\_OT9\_Pos)          }}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{11907 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos           (10U)}}
\DoxyCodeLine{11908 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk           (0x1UL << GPIO\_OTYPER\_OT10\_Pos)         }}
\DoxyCodeLine{11909 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10               GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{11910 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos           (11U)}}
\DoxyCodeLine{11911 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk           (0x1UL << GPIO\_OTYPER\_OT11\_Pos)         }}
\DoxyCodeLine{11912 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11               GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos           (12U)}}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk           (0x1UL << GPIO\_OTYPER\_OT12\_Pos)         }}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12               GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{11916 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos           (13U)}}
\DoxyCodeLine{11917 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk           (0x1UL << GPIO\_OTYPER\_OT13\_Pos)         }}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13               GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos           (14U)}}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk           (0x1UL << GPIO\_OTYPER\_OT14\_Pos)         }}
\DoxyCodeLine{11921 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14               GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{11922 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos           (15U)}}
\DoxyCodeLine{11923 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk           (0x1UL << GPIO\_OTYPER\_OT15\_Pos)         }}
\DoxyCodeLine{11924 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15               GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{11925 }
\DoxyCodeLine{11926 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{11927 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Pos       (0U)}}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)     }}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0           GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{11930 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)      }}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)      }}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Pos       (2U)}}
\DoxyCodeLine{11934 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)     }}
\DoxyCodeLine{11935 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1           GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{11936 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)      }}
\DoxyCodeLine{11937 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)      }}
\DoxyCodeLine{11939 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Pos       (4U)}}
\DoxyCodeLine{11940 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)     }}
\DoxyCodeLine{11941 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2           GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)      }}
\DoxyCodeLine{11943 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)      }}
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Pos       (6U)}}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)     }}
\DoxyCodeLine{11947 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3           GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{11948 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)      }}
\DoxyCodeLine{11949 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)      }}
\DoxyCodeLine{11951 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Pos       (8U)}}
\DoxyCodeLine{11952 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)     }}
\DoxyCodeLine{11953 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4           GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{11954 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)      }}
\DoxyCodeLine{11955 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)      }}
\DoxyCodeLine{11957 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Pos       (10U)}}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)     }}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5           GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)      }}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)      }}
\DoxyCodeLine{11963 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Pos       (12U)}}
\DoxyCodeLine{11964 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)     }}
\DoxyCodeLine{11965 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6           GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{11966 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)      }}
\DoxyCodeLine{11967 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)      }}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Pos       (14U)}}
\DoxyCodeLine{11970 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)     }}
\DoxyCodeLine{11971 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7           GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{11972 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)      }}
\DoxyCodeLine{11973 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)      }}
\DoxyCodeLine{11975 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Pos       (16U)}}
\DoxyCodeLine{11976 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)     }}
\DoxyCodeLine{11977 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8           GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{11978 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)      }}
\DoxyCodeLine{11979 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)      }}
\DoxyCodeLine{11981 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Pos       (18U)}}
\DoxyCodeLine{11982 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Msk       (0x3UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)     }}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9           GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{11984 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_0         (0x1UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)      }}
\DoxyCodeLine{11985 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_1         (0x2UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)      }}
\DoxyCodeLine{11987 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Pos      (20U)}}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)    }}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10          GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)     }}
\DoxyCodeLine{11991 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)     }}
\DoxyCodeLine{11993 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Pos      (22U)}}
\DoxyCodeLine{11994 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)    }}
\DoxyCodeLine{11995 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11          GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{11996 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)     }}
\DoxyCodeLine{11997 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)     }}
\DoxyCodeLine{11999 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Pos      (24U)}}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)    }}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12          GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)     }}
\DoxyCodeLine{12003 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)     }}
\DoxyCodeLine{12005 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Pos      (26U)}}
\DoxyCodeLine{12006 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)    }}
\DoxyCodeLine{12007 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13          GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{12008 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)     }}
\DoxyCodeLine{12009 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)     }}
\DoxyCodeLine{12011 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Pos      (28U)}}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)    }}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14          GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)     }}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)     }}
\DoxyCodeLine{12017 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Pos      (30U)}}
\DoxyCodeLine{12018 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Msk      (0x3UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)    }}
\DoxyCodeLine{12019 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15          GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{12020 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_0        (0x1UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)     }}
\DoxyCodeLine{12021 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_1        (0x2UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)     }}
\DoxyCodeLine{12023 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{12024 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Pos           (0U)}}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD0\_Pos)         }}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0               GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{12027 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_0             (0x1UL << GPIO\_PUPDR\_PUPD0\_Pos)          }}
\DoxyCodeLine{12028 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_1             (0x2UL << GPIO\_PUPDR\_PUPD0\_Pos)          }}
\DoxyCodeLine{12030 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Pos           (2U)}}
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD1\_Pos)         }}
\DoxyCodeLine{12032 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1               GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{12033 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_0             (0x1UL << GPIO\_PUPDR\_PUPD1\_Pos)          }}
\DoxyCodeLine{12034 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_1             (0x2UL << GPIO\_PUPDR\_PUPD1\_Pos)          }}
\DoxyCodeLine{12036 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Pos           (4U)}}
\DoxyCodeLine{12037 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD2\_Pos)         }}
\DoxyCodeLine{12038 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2               GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_0             (0x1UL << GPIO\_PUPDR\_PUPD2\_Pos)          }}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_1             (0x2UL << GPIO\_PUPDR\_PUPD2\_Pos)          }}
\DoxyCodeLine{12042 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Pos           (6U)}}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD3\_Pos)         }}
\DoxyCodeLine{12044 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3               GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{12045 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_0             (0x1UL << GPIO\_PUPDR\_PUPD3\_Pos)          }}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_1             (0x2UL << GPIO\_PUPDR\_PUPD3\_Pos)          }}
\DoxyCodeLine{12048 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Pos           (8U)}}
\DoxyCodeLine{12049 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD4\_Pos)         }}
\DoxyCodeLine{12050 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4               GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{12051 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_0             (0x1UL << GPIO\_PUPDR\_PUPD4\_Pos)          }}
\DoxyCodeLine{12052 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_1             (0x2UL << GPIO\_PUPDR\_PUPD4\_Pos)          }}
\DoxyCodeLine{12054 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Pos           (10U)}}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD5\_Pos)         }}
\DoxyCodeLine{12056 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5               GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{12057 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_0             (0x1UL << GPIO\_PUPDR\_PUPD5\_Pos)          }}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_1             (0x2UL << GPIO\_PUPDR\_PUPD5\_Pos)          }}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Pos           (12U)}}
\DoxyCodeLine{12061 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD6\_Pos)         }}
\DoxyCodeLine{12062 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6               GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{12063 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_0             (0x1UL << GPIO\_PUPDR\_PUPD6\_Pos)          }}
\DoxyCodeLine{12064 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_1             (0x2UL << GPIO\_PUPDR\_PUPD6\_Pos)          }}
\DoxyCodeLine{12066 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Pos           (14U)}}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD7\_Pos)         }}
\DoxyCodeLine{12068 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7               GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{12069 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_0             (0x1UL << GPIO\_PUPDR\_PUPD7\_Pos)          }}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_1             (0x2UL << GPIO\_PUPDR\_PUPD7\_Pos)          }}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Pos           (16U)}}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD8\_Pos)         }}
\DoxyCodeLine{12074 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8               GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{12075 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_0             (0x1UL << GPIO\_PUPDR\_PUPD8\_Pos)          }}
\DoxyCodeLine{12076 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_1             (0x2UL << GPIO\_PUPDR\_PUPD8\_Pos)          }}
\DoxyCodeLine{12078 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Pos           (18U)}}
\DoxyCodeLine{12079 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Msk           (0x3UL << GPIO\_PUPDR\_PUPD9\_Pos)         }}
\DoxyCodeLine{12080 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9               GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{12081 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_0             (0x1UL << GPIO\_PUPDR\_PUPD9\_Pos)          }}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_1             (0x2UL << GPIO\_PUPDR\_PUPD9\_Pos)          }}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Pos          (20U)}}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD10\_Pos)        }}
\DoxyCodeLine{12086 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10              GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{12087 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_0            (0x1UL << GPIO\_PUPDR\_PUPD10\_Pos)         }}
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_1            (0x2UL << GPIO\_PUPDR\_PUPD10\_Pos)         }}
\DoxyCodeLine{12090 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Pos          (22U)}}
\DoxyCodeLine{12091 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD11\_Pos)        }}
\DoxyCodeLine{12092 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11              GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{12093 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_0            (0x1UL << GPIO\_PUPDR\_PUPD11\_Pos)         }}
\DoxyCodeLine{12094 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_1            (0x2UL << GPIO\_PUPDR\_PUPD11\_Pos)         }}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Pos          (24U)}}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD12\_Pos)        }}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12              GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_0            (0x1UL << GPIO\_PUPDR\_PUPD12\_Pos)         }}
\DoxyCodeLine{12100 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_1            (0x2UL << GPIO\_PUPDR\_PUPD12\_Pos)         }}
\DoxyCodeLine{12102 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Pos          (26U)}}
\DoxyCodeLine{12103 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD13\_Pos)        }}
\DoxyCodeLine{12104 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13              GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{12105 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_0            (0x1UL << GPIO\_PUPDR\_PUPD13\_Pos)         }}
\DoxyCodeLine{12106 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_1            (0x2UL << GPIO\_PUPDR\_PUPD13\_Pos)         }}
\DoxyCodeLine{12108 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Pos          (28U)}}
\DoxyCodeLine{12109 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD14\_Pos)        }}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14              GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_0            (0x1UL << GPIO\_PUPDR\_PUPD14\_Pos)         }}
\DoxyCodeLine{12112 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_1            (0x2UL << GPIO\_PUPDR\_PUPD14\_Pos)         }}
\DoxyCodeLine{12114 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Pos          (30U)}}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Msk          (0x3UL << GPIO\_PUPDR\_PUPD15\_Pos)        }}
\DoxyCodeLine{12116 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15              GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{12117 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_0            (0x1UL << GPIO\_PUPDR\_PUPD15\_Pos)         }}
\DoxyCodeLine{12118 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_1            (0x2UL << GPIO\_PUPDR\_PUPD15\_Pos)         }}
\DoxyCodeLine{12120 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{12121 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos               (0U)}}
\DoxyCodeLine{12122 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk               (0x1UL << GPIO\_IDR\_ID0\_Pos)             }}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                   GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos               (1U)}}
\DoxyCodeLine{12125 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk               (0x1UL << GPIO\_IDR\_ID1\_Pos)             }}
\DoxyCodeLine{12126 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                   GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{12127 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos               (2U)}}
\DoxyCodeLine{12128 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk               (0x1UL << GPIO\_IDR\_ID2\_Pos)             }}
\DoxyCodeLine{12129 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                   GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{12130 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos               (3U)}}
\DoxyCodeLine{12131 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk               (0x1UL << GPIO\_IDR\_ID3\_Pos)             }}
\DoxyCodeLine{12132 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                   GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{12133 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos               (4U)}}
\DoxyCodeLine{12134 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk               (0x1UL << GPIO\_IDR\_ID4\_Pos)             }}
\DoxyCodeLine{12135 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                   GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{12136 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos               (5U)}}
\DoxyCodeLine{12137 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk               (0x1UL << GPIO\_IDR\_ID5\_Pos)             }}
\DoxyCodeLine{12138 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                   GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos               (6U)}}
\DoxyCodeLine{12140 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk               (0x1UL << GPIO\_IDR\_ID6\_Pos)             }}
\DoxyCodeLine{12141 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                   GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos               (7U)}}
\DoxyCodeLine{12143 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk               (0x1UL << GPIO\_IDR\_ID7\_Pos)             }}
\DoxyCodeLine{12144 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                   GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{12145 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos               (8U)}}
\DoxyCodeLine{12146 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk               (0x1UL << GPIO\_IDR\_ID8\_Pos)             }}
\DoxyCodeLine{12147 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                   GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{12148 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos               (9U)}}
\DoxyCodeLine{12149 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk               (0x1UL << GPIO\_IDR\_ID9\_Pos)             }}
\DoxyCodeLine{12150 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                   GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos              (10U)}}
\DoxyCodeLine{12152 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk              (0x1UL << GPIO\_IDR\_ID10\_Pos)            }}
\DoxyCodeLine{12153 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                  GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{12154 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos              (11U)}}
\DoxyCodeLine{12155 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk              (0x1UL << GPIO\_IDR\_ID11\_Pos)            }}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                  GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos              (12U)}}
\DoxyCodeLine{12158 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk              (0x1UL << GPIO\_IDR\_ID12\_Pos)            }}
\DoxyCodeLine{12159 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                  GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{12160 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos              (13U)}}
\DoxyCodeLine{12161 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk              (0x1UL << GPIO\_IDR\_ID13\_Pos)            }}
\DoxyCodeLine{12162 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                  GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{12163 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos              (14U)}}
\DoxyCodeLine{12164 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk              (0x1UL << GPIO\_IDR\_ID14\_Pos)            }}
\DoxyCodeLine{12165 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                  GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{12166 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos              (15U)}}
\DoxyCodeLine{12167 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk              (0x1UL << GPIO\_IDR\_ID15\_Pos)            }}
\DoxyCodeLine{12168 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                  GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{12169 }
\DoxyCodeLine{12170 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos               (0U)}}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk               (0x1UL << GPIO\_ODR\_OD0\_Pos)             }}
\DoxyCodeLine{12173 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                   GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{12174 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos               (1U)}}
\DoxyCodeLine{12175 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk               (0x1UL << GPIO\_ODR\_OD1\_Pos)             }}
\DoxyCodeLine{12176 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                   GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{12177 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos               (2U)}}
\DoxyCodeLine{12178 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk               (0x1UL << GPIO\_ODR\_OD2\_Pos)             }}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                   GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos               (3U)}}
\DoxyCodeLine{12181 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk               (0x1UL << GPIO\_ODR\_OD3\_Pos)             }}
\DoxyCodeLine{12182 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                   GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos               (4U)}}
\DoxyCodeLine{12184 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk               (0x1UL << GPIO\_ODR\_OD4\_Pos)             }}
\DoxyCodeLine{12185 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                   GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos               (5U)}}
\DoxyCodeLine{12187 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk               (0x1UL << GPIO\_ODR\_OD5\_Pos)             }}
\DoxyCodeLine{12188 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                   GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{12189 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos               (6U)}}
\DoxyCodeLine{12190 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk               (0x1UL << GPIO\_ODR\_OD6\_Pos)             }}
\DoxyCodeLine{12191 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                   GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{12192 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos               (7U)}}
\DoxyCodeLine{12193 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk               (0x1UL << GPIO\_ODR\_OD7\_Pos)             }}
\DoxyCodeLine{12194 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                   GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos               (8U)}}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk               (0x1UL << GPIO\_ODR\_OD8\_Pos)             }}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                   GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos               (9U)}}
\DoxyCodeLine{12199 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk               (0x1UL << GPIO\_ODR\_OD9\_Pos)             }}
\DoxyCodeLine{12200 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                   GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{12201 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos              (10U)}}
\DoxyCodeLine{12202 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk              (0x1UL << GPIO\_ODR\_OD10\_Pos)            }}
\DoxyCodeLine{12203 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                  GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{12204 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos              (11U)}}
\DoxyCodeLine{12205 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk              (0x1UL << GPIO\_ODR\_OD11\_Pos)            }}
\DoxyCodeLine{12206 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                  GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos              (12U)}}
\DoxyCodeLine{12208 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk              (0x1UL << GPIO\_ODR\_OD12\_Pos)            }}
\DoxyCodeLine{12209 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                  GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos              (13U)}}
\DoxyCodeLine{12211 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk              (0x1UL << GPIO\_ODR\_OD13\_Pos)            }}
\DoxyCodeLine{12212 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                  GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos              (14U)}}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk              (0x1UL << GPIO\_ODR\_OD14\_Pos)            }}
\DoxyCodeLine{12215 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                  GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{12216 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos              (15U)}}
\DoxyCodeLine{12217 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk              (0x1UL << GPIO\_ODR\_OD15\_Pos)            }}
\DoxyCodeLine{12218 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                  GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{12219 }
\DoxyCodeLine{12220 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{12221 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos              (0U)}}
\DoxyCodeLine{12222 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk              (0x1UL << GPIO\_BSRR\_BS0\_Pos)            }}
\DoxyCodeLine{12223 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                  GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{12224 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos              (1U)}}
\DoxyCodeLine{12225 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk              (0x1UL << GPIO\_BSRR\_BS1\_Pos)            }}
\DoxyCodeLine{12226 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                  GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{12227 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos              (2U)}}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk              (0x1UL << GPIO\_BSRR\_BS2\_Pos)            }}
\DoxyCodeLine{12229 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                  GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{12230 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos              (3U)}}
\DoxyCodeLine{12231 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk              (0x1UL << GPIO\_BSRR\_BS3\_Pos)            }}
\DoxyCodeLine{12232 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                  GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{12233 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos              (4U)}}
\DoxyCodeLine{12234 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk              (0x1UL << GPIO\_BSRR\_BS4\_Pos)            }}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                  GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{12236 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos              (5U)}}
\DoxyCodeLine{12237 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk              (0x1UL << GPIO\_BSRR\_BS5\_Pos)            }}
\DoxyCodeLine{12238 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                  GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos              (6U)}}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk              (0x1UL << GPIO\_BSRR\_BS6\_Pos)            }}
\DoxyCodeLine{12241 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                  GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{12242 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos              (7U)}}
\DoxyCodeLine{12243 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk              (0x1UL << GPIO\_BSRR\_BS7\_Pos)            }}
\DoxyCodeLine{12244 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                  GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{12245 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos              (8U)}}
\DoxyCodeLine{12246 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk              (0x1UL << GPIO\_BSRR\_BS8\_Pos)            }}
\DoxyCodeLine{12247 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                  GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{12248 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos              (9U)}}
\DoxyCodeLine{12249 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk              (0x1UL << GPIO\_BSRR\_BS9\_Pos)            }}
\DoxyCodeLine{12250 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                  GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{12251 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos             (10U)}}
\DoxyCodeLine{12252 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk             (0x1UL << GPIO\_BSRR\_BS10\_Pos)           }}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                 GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{12254 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos             (11U)}}
\DoxyCodeLine{12255 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk             (0x1UL << GPIO\_BSRR\_BS11\_Pos)           }}
\DoxyCodeLine{12256 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                 GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{12257 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos             (12U)}}
\DoxyCodeLine{12258 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk             (0x1UL << GPIO\_BSRR\_BS12\_Pos)           }}
\DoxyCodeLine{12259 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                 GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{12260 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos             (13U)}}
\DoxyCodeLine{12261 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk             (0x1UL << GPIO\_BSRR\_BS13\_Pos)           }}
\DoxyCodeLine{12262 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                 GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{12263 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos             (14U)}}
\DoxyCodeLine{12264 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk             (0x1UL << GPIO\_BSRR\_BS14\_Pos)           }}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                 GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{12266 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos             (15U)}}
\DoxyCodeLine{12267 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk             (0x1UL << GPIO\_BSRR\_BS15\_Pos)           }}
\DoxyCodeLine{12268 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                 GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos              (16U)}}
\DoxyCodeLine{12270 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk              (0x1UL << GPIO\_BSRR\_BR0\_Pos)            }}
\DoxyCodeLine{12271 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                  GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{12272 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos              (17U)}}
\DoxyCodeLine{12273 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk              (0x1UL << GPIO\_BSRR\_BR1\_Pos)            }}
\DoxyCodeLine{12274 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                  GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{12275 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos              (18U)}}
\DoxyCodeLine{12276 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk              (0x1UL << GPIO\_BSRR\_BR2\_Pos)            }}
\DoxyCodeLine{12277 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                  GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{12278 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos              (19U)}}
\DoxyCodeLine{12279 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk              (0x1UL << GPIO\_BSRR\_BR3\_Pos)            }}
\DoxyCodeLine{12280 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                  GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{12281 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos              (20U)}}
\DoxyCodeLine{12282 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk              (0x1UL << GPIO\_BSRR\_BR4\_Pos)            }}
\DoxyCodeLine{12283 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                  GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{12284 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos              (21U)}}
\DoxyCodeLine{12285 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk              (0x1UL << GPIO\_BSRR\_BR5\_Pos)            }}
\DoxyCodeLine{12286 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                  GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{12287 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos              (22U)}}
\DoxyCodeLine{12288 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk              (0x1UL << GPIO\_BSRR\_BR6\_Pos)            }}
\DoxyCodeLine{12289 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                  GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{12290 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos              (23U)}}
\DoxyCodeLine{12291 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk              (0x1UL << GPIO\_BSRR\_BR7\_Pos)            }}
\DoxyCodeLine{12292 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                  GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{12293 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos              (24U)}}
\DoxyCodeLine{12294 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk              (0x1UL << GPIO\_BSRR\_BR8\_Pos)            }}
\DoxyCodeLine{12295 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                  GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{12296 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos              (25U)}}
\DoxyCodeLine{12297 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk              (0x1UL << GPIO\_BSRR\_BR9\_Pos)            }}
\DoxyCodeLine{12298 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                  GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{12299 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos             (26U)}}
\DoxyCodeLine{12300 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk             (0x1UL << GPIO\_BSRR\_BR10\_Pos)           }}
\DoxyCodeLine{12301 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                 GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{12302 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos             (27U)}}
\DoxyCodeLine{12303 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk             (0x1UL << GPIO\_BSRR\_BR11\_Pos)           }}
\DoxyCodeLine{12304 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                 GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{12305 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos             (28U)}}
\DoxyCodeLine{12306 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk             (0x1UL << GPIO\_BSRR\_BR12\_Pos)           }}
\DoxyCodeLine{12307 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                 GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{12308 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos             (29U)}}
\DoxyCodeLine{12309 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk             (0x1UL << GPIO\_BSRR\_BR13\_Pos)           }}
\DoxyCodeLine{12310 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                 GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{12311 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos             (30U)}}
\DoxyCodeLine{12312 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk             (0x1UL << GPIO\_BSRR\_BR14\_Pos)           }}
\DoxyCodeLine{12313 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                 GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{12314 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos             (31U)}}
\DoxyCodeLine{12315 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk             (0x1UL << GPIO\_BSRR\_BR15\_Pos)           }}
\DoxyCodeLine{12316 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                 GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{12317 }
\DoxyCodeLine{12318 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{12319 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos             (0U)}}
\DoxyCodeLine{12320 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk             (0x1UL << GPIO\_LCKR\_LCK0\_Pos)           }}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                 GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{12322 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos             (1U)}}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk             (0x1UL << GPIO\_LCKR\_LCK1\_Pos)           }}
\DoxyCodeLine{12324 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                 GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos             (2U)}}
\DoxyCodeLine{12326 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk             (0x1UL << GPIO\_LCKR\_LCK2\_Pos)           }}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                 GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos             (3U)}}
\DoxyCodeLine{12329 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk             (0x1UL << GPIO\_LCKR\_LCK3\_Pos)           }}
\DoxyCodeLine{12330 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                 GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{12331 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos             (4U)}}
\DoxyCodeLine{12332 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk             (0x1UL << GPIO\_LCKR\_LCK4\_Pos)           }}
\DoxyCodeLine{12333 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                 GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{12334 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos             (5U)}}
\DoxyCodeLine{12335 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk             (0x1UL << GPIO\_LCKR\_LCK5\_Pos)           }}
\DoxyCodeLine{12336 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                 GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{12337 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos             (6U)}}
\DoxyCodeLine{12338 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk             (0x1UL << GPIO\_LCKR\_LCK6\_Pos)           }}
\DoxyCodeLine{12339 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                 GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{12340 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos             (7U)}}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk             (0x1UL << GPIO\_LCKR\_LCK7\_Pos)           }}
\DoxyCodeLine{12342 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                 GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos             (8U)}}
\DoxyCodeLine{12344 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk             (0x1UL << GPIO\_LCKR\_LCK8\_Pos)           }}
\DoxyCodeLine{12345 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                 GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos             (9U)}}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk             (0x1UL << GPIO\_LCKR\_LCK9\_Pos)           }}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                 GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{12349 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos            (10U)}}
\DoxyCodeLine{12350 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk            (0x1UL << GPIO\_LCKR\_LCK10\_Pos)          }}
\DoxyCodeLine{12351 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{12352 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos            (11U)}}
\DoxyCodeLine{12353 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk            (0x1UL << GPIO\_LCKR\_LCK11\_Pos)          }}
\DoxyCodeLine{12354 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{12355 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos            (12U)}}
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk            (0x1UL << GPIO\_LCKR\_LCK12\_Pos)          }}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos            (13U)}}
\DoxyCodeLine{12359 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk            (0x1UL << GPIO\_LCKR\_LCK13\_Pos)          }}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos            (14U)}}
\DoxyCodeLine{12362 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk            (0x1UL << GPIO\_LCKR\_LCK14\_Pos)          }}
\DoxyCodeLine{12363 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{12364 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos            (15U)}}
\DoxyCodeLine{12365 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk            (0x1UL << GPIO\_LCKR\_LCK15\_Pos)          }}
\DoxyCodeLine{12366 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{12367 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos             (16U)}}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk             (0x1UL << GPIO\_LCKR\_LCKK\_Pos)           }}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                 GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{12370 }
\DoxyCodeLine{12371 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register  ********************/}}
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Pos           (0U)}}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL0\_Pos)         }}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0               GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_0             (0x1UL << GPIO\_AFRL\_AFSEL0\_Pos)          }}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_1             (0x2UL << GPIO\_AFRL\_AFSEL0\_Pos)          }}
\DoxyCodeLine{12377 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_2             (0x4UL << GPIO\_AFRL\_AFSEL0\_Pos)          }}
\DoxyCodeLine{12378 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_3             (0x8UL << GPIO\_AFRL\_AFSEL0\_Pos)          }}
\DoxyCodeLine{12379 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Pos           (4U)}}
\DoxyCodeLine{12380 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL1\_Pos)         }}
\DoxyCodeLine{12381 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1               GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_0             (0x1UL << GPIO\_AFRL\_AFSEL1\_Pos)          }}
\DoxyCodeLine{12383 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_1             (0x2UL << GPIO\_AFRL\_AFSEL1\_Pos)          }}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_2             (0x4UL << GPIO\_AFRL\_AFSEL1\_Pos)          }}
\DoxyCodeLine{12385 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_3             (0x8UL << GPIO\_AFRL\_AFSEL1\_Pos)          }}
\DoxyCodeLine{12386 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Pos           (8U)}}
\DoxyCodeLine{12387 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL2\_Pos)         }}
\DoxyCodeLine{12388 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2               GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{12389 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_0             (0x1UL << GPIO\_AFRL\_AFSEL2\_Pos)          }}
\DoxyCodeLine{12390 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_1             (0x2UL << GPIO\_AFRL\_AFSEL2\_Pos)          }}
\DoxyCodeLine{12391 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_2             (0x4UL << GPIO\_AFRL\_AFSEL2\_Pos)          }}
\DoxyCodeLine{12392 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_3             (0x8UL << GPIO\_AFRL\_AFSEL2\_Pos)          }}
\DoxyCodeLine{12393 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Pos           (12U)}}
\DoxyCodeLine{12394 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL3\_Pos)         }}
\DoxyCodeLine{12395 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3               GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{12396 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_0             (0x1UL << GPIO\_AFRL\_AFSEL3\_Pos)          }}
\DoxyCodeLine{12397 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_1             (0x2UL << GPIO\_AFRL\_AFSEL3\_Pos)          }}
\DoxyCodeLine{12398 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_2             (0x4UL << GPIO\_AFRL\_AFSEL3\_Pos)          }}
\DoxyCodeLine{12399 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_3             (0x8UL << GPIO\_AFRL\_AFSEL3\_Pos)          }}
\DoxyCodeLine{12400 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Pos           (16U)}}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL4\_Pos)         }}
\DoxyCodeLine{12402 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4               GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{12403 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_0             (0x1UL << GPIO\_AFRL\_AFSEL4\_Pos)          }}
\DoxyCodeLine{12404 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_1             (0x2UL << GPIO\_AFRL\_AFSEL4\_Pos)          }}
\DoxyCodeLine{12405 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_2             (0x4UL << GPIO\_AFRL\_AFSEL4\_Pos)          }}
\DoxyCodeLine{12406 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_3             (0x8UL << GPIO\_AFRL\_AFSEL4\_Pos)          }}
\DoxyCodeLine{12407 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Pos           (20U)}}
\DoxyCodeLine{12408 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL5\_Pos)         }}
\DoxyCodeLine{12409 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5               GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{12410 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_0             (0x1UL << GPIO\_AFRL\_AFSEL5\_Pos)          }}
\DoxyCodeLine{12411 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_1             (0x2UL << GPIO\_AFRL\_AFSEL5\_Pos)          }}
\DoxyCodeLine{12412 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_2             (0x4UL << GPIO\_AFRL\_AFSEL5\_Pos)          }}
\DoxyCodeLine{12413 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_3             (0x8UL << GPIO\_AFRL\_AFSEL5\_Pos)          }}
\DoxyCodeLine{12414 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Pos           (24U)}}
\DoxyCodeLine{12415 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL6\_Pos)         }}
\DoxyCodeLine{12416 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6               GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{12417 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_0             (0x1UL << GPIO\_AFRL\_AFSEL6\_Pos)          }}
\DoxyCodeLine{12418 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_1             (0x2UL << GPIO\_AFRL\_AFSEL6\_Pos)          }}
\DoxyCodeLine{12419 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_2             (0x4UL << GPIO\_AFRL\_AFSEL6\_Pos)          }}
\DoxyCodeLine{12420 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_3             (0x8UL << GPIO\_AFRL\_AFSEL6\_Pos)          }}
\DoxyCodeLine{12421 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Pos           (28U)}}
\DoxyCodeLine{12422 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Msk           (0xFUL << GPIO\_AFRL\_AFSEL7\_Pos)         }}
\DoxyCodeLine{12423 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7               GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{12424 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_0             (0x1UL << GPIO\_AFRL\_AFSEL7\_Pos)          }}
\DoxyCodeLine{12425 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_1             (0x2UL << GPIO\_AFRL\_AFSEL7\_Pos)          }}
\DoxyCodeLine{12426 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_2             (0x4UL << GPIO\_AFRL\_AFSEL7\_Pos)          }}
\DoxyCodeLine{12427 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_3             (0x8UL << GPIO\_AFRL\_AFSEL7\_Pos)          }}
\DoxyCodeLine{12429 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{12430 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                      GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{12431 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                      GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{12432 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                      GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{12433 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                      GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{12434 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                      GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{12435 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                      GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{12436 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                      GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{12437 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                      GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{12438 }
\DoxyCodeLine{12439 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register  ********************/}}
\DoxyCodeLine{12440 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Pos           (0U)}}
\DoxyCodeLine{12441 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL8\_Pos)         }}
\DoxyCodeLine{12442 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8               GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{12443 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_0             (0x1UL << GPIO\_AFRH\_AFSEL8\_Pos)          }}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_1             (0x2UL << GPIO\_AFRH\_AFSEL8\_Pos)          }}
\DoxyCodeLine{12445 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_2             (0x4UL << GPIO\_AFRH\_AFSEL8\_Pos)          }}
\DoxyCodeLine{12446 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_3             (0x8UL << GPIO\_AFRH\_AFSEL8\_Pos)          }}
\DoxyCodeLine{12447 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Pos           (4U)}}
\DoxyCodeLine{12448 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Msk           (0xFUL << GPIO\_AFRH\_AFSEL9\_Pos)         }}
\DoxyCodeLine{12449 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9               GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{12450 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_0             (0x1UL << GPIO\_AFRH\_AFSEL9\_Pos)          }}
\DoxyCodeLine{12451 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_1             (0x2UL << GPIO\_AFRH\_AFSEL9\_Pos)          }}
\DoxyCodeLine{12452 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_2             (0x4UL << GPIO\_AFRH\_AFSEL9\_Pos)          }}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_3             (0x8UL << GPIO\_AFRH\_AFSEL9\_Pos)          }}
\DoxyCodeLine{12454 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Pos          (8U)}}
\DoxyCodeLine{12455 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL10\_Pos)        }}
\DoxyCodeLine{12456 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10              GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_0            (0x1UL << GPIO\_AFRH\_AFSEL10\_Pos)         }}
\DoxyCodeLine{12458 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_1            (0x2UL << GPIO\_AFRH\_AFSEL10\_Pos)         }}
\DoxyCodeLine{12459 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_2            (0x4UL << GPIO\_AFRH\_AFSEL10\_Pos)         }}
\DoxyCodeLine{12460 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_3            (0x8UL << GPIO\_AFRH\_AFSEL10\_Pos)         }}
\DoxyCodeLine{12461 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Pos          (12U)}}
\DoxyCodeLine{12462 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL11\_Pos)        }}
\DoxyCodeLine{12463 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11              GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{12464 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_0            (0x1UL << GPIO\_AFRH\_AFSEL11\_Pos)         }}
\DoxyCodeLine{12465 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_1            (0x2UL << GPIO\_AFRH\_AFSEL11\_Pos)         }}
\DoxyCodeLine{12466 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_2            (0x4UL << GPIO\_AFRH\_AFSEL11\_Pos)         }}
\DoxyCodeLine{12467 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_3            (0x8UL << GPIO\_AFRH\_AFSEL11\_Pos)         }}
\DoxyCodeLine{12468 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Pos          (16U)}}
\DoxyCodeLine{12469 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL12\_Pos)        }}
\DoxyCodeLine{12470 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12              GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{12471 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_0            (0x1UL << GPIO\_AFRH\_AFSEL12\_Pos)         }}
\DoxyCodeLine{12472 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_1            (0x2UL << GPIO\_AFRH\_AFSEL12\_Pos)         }}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_2            (0x4UL << GPIO\_AFRH\_AFSEL12\_Pos)         }}
\DoxyCodeLine{12474 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_3            (0x8UL << GPIO\_AFRH\_AFSEL12\_Pos)         }}
\DoxyCodeLine{12475 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Pos          (20U)}}
\DoxyCodeLine{12476 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL13\_Pos)        }}
\DoxyCodeLine{12477 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13              GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{12478 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_0            (0x1UL << GPIO\_AFRH\_AFSEL13\_Pos)         }}
\DoxyCodeLine{12479 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_1            (0x2UL << GPIO\_AFRH\_AFSEL13\_Pos)         }}
\DoxyCodeLine{12480 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_2            (0x4UL << GPIO\_AFRH\_AFSEL13\_Pos)         }}
\DoxyCodeLine{12481 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_3            (0x8UL << GPIO\_AFRH\_AFSEL13\_Pos)         }}
\DoxyCodeLine{12482 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Pos          (24U)}}
\DoxyCodeLine{12483 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL14\_Pos)        }}
\DoxyCodeLine{12484 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14              GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{12485 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_0            (0x1UL << GPIO\_AFRH\_AFSEL14\_Pos)         }}
\DoxyCodeLine{12486 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_1            (0x2UL << GPIO\_AFRH\_AFSEL14\_Pos)         }}
\DoxyCodeLine{12487 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_2            (0x4UL << GPIO\_AFRH\_AFSEL14\_Pos)         }}
\DoxyCodeLine{12488 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_3            (0x8UL << GPIO\_AFRH\_AFSEL14\_Pos)         }}
\DoxyCodeLine{12489 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Pos          (28U)}}
\DoxyCodeLine{12490 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Msk          (0xFUL << GPIO\_AFRH\_AFSEL15\_Pos)        }}
\DoxyCodeLine{12491 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15              GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{12492 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_0            (0x1UL << GPIO\_AFRH\_AFSEL15\_Pos)         }}
\DoxyCodeLine{12493 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_1            (0x2UL << GPIO\_AFRH\_AFSEL15\_Pos)         }}
\DoxyCodeLine{12494 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_2            (0x4UL << GPIO\_AFRH\_AFSEL15\_Pos)         }}
\DoxyCodeLine{12495 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_3            (0x8UL << GPIO\_AFRH\_AFSEL15\_Pos)         }}
\DoxyCodeLine{12497 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{12498 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                      GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{12499 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                      GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{12500 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                      GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{12501 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                      GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{12502 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                      GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{12503 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                      GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{12504 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                      GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{12505 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                      GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{12506 }
\DoxyCodeLine{12507 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12508 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12509 \textcolor{comment}{/*                        HSEM HW Semaphore                                   */}}
\DoxyCodeLine{12510 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12511 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12512 \textcolor{comment}{/********************  Bit definition for HSEM\_R register  ********************/}}
\DoxyCodeLine{12513 \textcolor{preprocessor}{\#define HSEM\_R\_PROCID\_Pos         (0U)}}
\DoxyCodeLine{12514 \textcolor{preprocessor}{\#define HSEM\_R\_PROCID\_Msk         (0xFFUL << HSEM\_R\_PROCID\_Pos)                }}
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define HSEM\_R\_PROCID             HSEM\_R\_PROCID\_Msk                            }}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define HSEM\_R\_COREID\_Pos         (8U)}}
\DoxyCodeLine{12517 \textcolor{preprocessor}{\#define HSEM\_R\_COREID\_Msk         (0xFFUL << HSEM\_R\_COREID\_Pos)                }}
\DoxyCodeLine{12518 \textcolor{preprocessor}{\#define HSEM\_R\_COREID             HSEM\_R\_COREID\_Msk                            }}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define HSEM\_R\_LOCK\_Pos           (31U)}}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define HSEM\_R\_LOCK\_Msk           (0x1UL << HSEM\_R\_LOCK\_Pos)                   }}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define HSEM\_R\_LOCK               HSEM\_R\_LOCK\_Msk                              }}
\DoxyCodeLine{12523 \textcolor{comment}{/********************  Bit definition for HSEM\_RLR register  ******************/}}
\DoxyCodeLine{12524 \textcolor{preprocessor}{\#define HSEM\_RLR\_PROCID\_Pos       (0U)}}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define HSEM\_RLR\_PROCID\_Msk       (0xFFUL << HSEM\_RLR\_PROCID\_Pos)              }}
\DoxyCodeLine{12526 \textcolor{preprocessor}{\#define HSEM\_RLR\_PROCID           HSEM\_RLR\_PROCID\_Msk                          }}
\DoxyCodeLine{12527 \textcolor{preprocessor}{\#define HSEM\_RLR\_COREID\_Pos       (8U)}}
\DoxyCodeLine{12528 \textcolor{preprocessor}{\#define HSEM\_RLR\_COREID\_Msk       (0xFFUL << HSEM\_RLR\_COREID\_Pos)              }}
\DoxyCodeLine{12529 \textcolor{preprocessor}{\#define HSEM\_RLR\_COREID           HSEM\_RLR\_COREID\_Msk                          }}
\DoxyCodeLine{12530 \textcolor{preprocessor}{\#define HSEM\_RLR\_LOCK\_Pos         (31U)}}
\DoxyCodeLine{12531 \textcolor{preprocessor}{\#define HSEM\_RLR\_LOCK\_Msk         (0x1UL << HSEM\_RLR\_LOCK\_Pos)                 }}
\DoxyCodeLine{12532 \textcolor{preprocessor}{\#define HSEM\_RLR\_LOCK             HSEM\_RLR\_LOCK\_Msk                            }}
\DoxyCodeLine{12534 \textcolor{comment}{/********************  Bit definition for HSEM\_C1IER register  *****************/}}
\DoxyCodeLine{12535 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE0\_Pos       (0U)}}
\DoxyCodeLine{12536 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE0\_Msk       (0x1UL << HSEM\_C1IER\_ISE0\_Pos)               }}
\DoxyCodeLine{12537 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE0           HSEM\_C1IER\_ISE0\_Msk                          }}
\DoxyCodeLine{12538 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE1\_Pos       (1U)}}
\DoxyCodeLine{12539 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE1\_Msk       (0x1UL << HSEM\_C1IER\_ISE1\_Pos)               }}
\DoxyCodeLine{12540 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE1           HSEM\_C1IER\_ISE1\_Msk                          }}
\DoxyCodeLine{12541 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE2\_Pos       (2U)}}
\DoxyCodeLine{12542 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE2\_Msk       (0x1UL << HSEM\_C1IER\_ISE2\_Pos)               }}
\DoxyCodeLine{12543 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE2           HSEM\_C1IER\_ISE2\_Msk                          }}
\DoxyCodeLine{12544 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE3\_Pos       (3U)}}
\DoxyCodeLine{12545 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE3\_Msk       (0x1UL << HSEM\_C1IER\_ISE3\_Pos)               }}
\DoxyCodeLine{12546 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE3           HSEM\_C1IER\_ISE3\_Msk                          }}
\DoxyCodeLine{12547 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE4\_Pos       (4U)}}
\DoxyCodeLine{12548 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE4\_Msk       (0x1UL << HSEM\_C1IER\_ISE4\_Pos)               }}
\DoxyCodeLine{12549 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE4           HSEM\_C1IER\_ISE4\_Msk                          }}
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE5\_Pos       (5U)}}
\DoxyCodeLine{12551 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE5\_Msk       (0x1UL << HSEM\_C1IER\_ISE5\_Pos)               }}
\DoxyCodeLine{12552 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE5           HSEM\_C1IER\_ISE5\_Msk                          }}
\DoxyCodeLine{12553 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE6\_Pos       (6U)}}
\DoxyCodeLine{12554 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE6\_Msk       (0x1UL << HSEM\_C1IER\_ISE6\_Pos)               }}
\DoxyCodeLine{12555 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE6           HSEM\_C1IER\_ISE6\_Msk                          }}
\DoxyCodeLine{12556 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE7\_Pos       (7U)}}
\DoxyCodeLine{12557 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE7\_Msk       (0x1UL << HSEM\_C1IER\_ISE7\_Pos)               }}
\DoxyCodeLine{12558 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE7           HSEM\_C1IER\_ISE7\_Msk                          }}
\DoxyCodeLine{12559 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE8\_Pos       (8U)}}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE8\_Msk       (0x1UL << HSEM\_C1IER\_ISE8\_Pos)               }}
\DoxyCodeLine{12561 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE8           HSEM\_C1IER\_ISE8\_Msk                          }}
\DoxyCodeLine{12562 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE9\_Pos       (9U)}}
\DoxyCodeLine{12563 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE9\_Msk       (0x1UL << HSEM\_C1IER\_ISE9\_Pos)               }}
\DoxyCodeLine{12564 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE9           HSEM\_C1IER\_ISE9\_Msk                          }}
\DoxyCodeLine{12565 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE10\_Pos      (10U)}}
\DoxyCodeLine{12566 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE10\_Msk      (0x1UL << HSEM\_C1IER\_ISE10\_Pos)              }}
\DoxyCodeLine{12567 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE10          HSEM\_C1IER\_ISE10\_Msk                         }}
\DoxyCodeLine{12568 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE11\_Pos      (11U)}}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE11\_Msk      (0x1UL << HSEM\_C1IER\_ISE11\_Pos)              }}
\DoxyCodeLine{12570 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE11          HSEM\_C1IER\_ISE11\_Msk                         }}
\DoxyCodeLine{12571 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE12\_Pos      (12U)}}
\DoxyCodeLine{12572 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE12\_Msk      (0x1UL << HSEM\_C1IER\_ISE12\_Pos)              }}
\DoxyCodeLine{12573 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE12          HSEM\_C1IER\_ISE12\_Msk                         }}
\DoxyCodeLine{12574 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE13\_Pos      (13U)}}
\DoxyCodeLine{12575 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE13\_Msk      (0x1UL << HSEM\_C1IER\_ISE13\_Pos)              }}
\DoxyCodeLine{12576 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE13          HSEM\_C1IER\_ISE13\_Msk                         }}
\DoxyCodeLine{12577 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE14\_Pos      (14U)}}
\DoxyCodeLine{12578 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE14\_Msk      (0x1UL << HSEM\_C1IER\_ISE14\_Pos)              }}
\DoxyCodeLine{12579 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE14          HSEM\_C1IER\_ISE14\_Msk                         }}
\DoxyCodeLine{12580 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE15\_Pos      (15U)}}
\DoxyCodeLine{12581 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE15\_Msk      (0x1UL << HSEM\_C1IER\_ISE15\_Pos)              }}
\DoxyCodeLine{12582 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE15          HSEM\_C1IER\_ISE15\_Msk                         }}
\DoxyCodeLine{12583 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE16\_Pos      (16U)}}
\DoxyCodeLine{12584 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE16\_Msk      (0x1UL << HSEM\_C1IER\_ISE16\_Pos)              }}
\DoxyCodeLine{12585 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE16          HSEM\_C1IER\_ISE16\_Msk                         }}
\DoxyCodeLine{12586 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE17\_Pos      (17U)}}
\DoxyCodeLine{12587 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE17\_Msk      (0x1UL << HSEM\_C1IER\_ISE17\_Pos)              }}
\DoxyCodeLine{12588 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE17          HSEM\_C1IER\_ISE17\_Msk                         }}
\DoxyCodeLine{12589 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE18\_Pos      (18U)}}
\DoxyCodeLine{12590 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE18\_Msk      (0x1UL << HSEM\_C1IER\_ISE18\_Pos)              }}
\DoxyCodeLine{12591 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE18          HSEM\_C1IER\_ISE18\_Msk                         }}
\DoxyCodeLine{12592 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE19\_Pos      (19U)}}
\DoxyCodeLine{12593 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE19\_Msk      (0x1UL << HSEM\_C1IER\_ISE19\_Pos)              }}
\DoxyCodeLine{12594 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE19          HSEM\_C1IER\_ISE19\_Msk                         }}
\DoxyCodeLine{12595 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE20\_Pos      (20U)}}
\DoxyCodeLine{12596 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE20\_Msk      (0x1UL << HSEM\_C1IER\_ISE20\_Pos)              }}
\DoxyCodeLine{12597 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE20          HSEM\_C1IER\_ISE20\_Msk                         }}
\DoxyCodeLine{12598 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE21\_Pos      (21U)}}
\DoxyCodeLine{12599 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE21\_Msk      (0x1UL << HSEM\_C1IER\_ISE21\_Pos)              }}
\DoxyCodeLine{12600 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE21          HSEM\_C1IER\_ISE21\_Msk                         }}
\DoxyCodeLine{12601 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE22\_Pos      (22U)}}
\DoxyCodeLine{12602 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE22\_Msk      (0x1UL << HSEM\_C1IER\_ISE22\_Pos)              }}
\DoxyCodeLine{12603 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE22          HSEM\_C1IER\_ISE22\_Msk                         }}
\DoxyCodeLine{12604 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE23\_Pos      (23U)}}
\DoxyCodeLine{12605 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE23\_Msk      (0x1UL << HSEM\_C1IER\_ISE23\_Pos)              }}
\DoxyCodeLine{12606 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE23          HSEM\_C1IER\_ISE23\_Msk                         }}
\DoxyCodeLine{12607 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE24\_Pos      (24U)}}
\DoxyCodeLine{12608 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE24\_Msk      (0x1UL << HSEM\_C1IER\_ISE24\_Pos)              }}
\DoxyCodeLine{12609 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE24          HSEM\_C1IER\_ISE24\_Msk                         }}
\DoxyCodeLine{12610 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE25\_Pos      (25U)}}
\DoxyCodeLine{12611 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE25\_Msk      (0x1UL << HSEM\_C1IER\_ISE25\_Pos)              }}
\DoxyCodeLine{12612 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE25          HSEM\_C1IER\_ISE25\_Msk                         }}
\DoxyCodeLine{12613 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE26\_Pos      (26U)}}
\DoxyCodeLine{12614 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE26\_Msk      (0x1UL << HSEM\_C1IER\_ISE26\_Pos)              }}
\DoxyCodeLine{12615 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE26          HSEM\_C1IER\_ISE26\_Msk                         }}
\DoxyCodeLine{12616 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE27\_Pos      (27U)}}
\DoxyCodeLine{12617 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE27\_Msk      (0x1UL << HSEM\_C1IER\_ISE27\_Pos)              }}
\DoxyCodeLine{12618 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE27          HSEM\_C1IER\_ISE27\_Msk                         }}
\DoxyCodeLine{12619 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE28\_Pos      (28U)}}
\DoxyCodeLine{12620 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE28\_Msk      (0x1UL << HSEM\_C1IER\_ISE28\_Pos)              }}
\DoxyCodeLine{12621 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE28          HSEM\_C1IER\_ISE28\_Msk                         }}
\DoxyCodeLine{12622 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE29\_Pos      (29U)}}
\DoxyCodeLine{12623 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE29\_Msk      (0x1UL << HSEM\_C1IER\_ISE29\_Pos)              }}
\DoxyCodeLine{12624 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE29          HSEM\_C1IER\_ISE29\_Msk                         }}
\DoxyCodeLine{12625 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE30\_Pos      (30U)}}
\DoxyCodeLine{12626 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE30\_Msk      (0x1UL << HSEM\_C1IER\_ISE30\_Pos)              }}
\DoxyCodeLine{12627 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE30          HSEM\_C1IER\_ISE30\_Msk                         }}
\DoxyCodeLine{12628 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE31\_Pos      (31U)}}
\DoxyCodeLine{12629 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE31\_Msk      (0x1UL << HSEM\_C1IER\_ISE31\_Pos)              }}
\DoxyCodeLine{12630 \textcolor{preprocessor}{\#define HSEM\_C1IER\_ISE31          HSEM\_C1IER\_ISE31\_Msk                         }}
\DoxyCodeLine{12632 \textcolor{comment}{/********************  Bit definition for HSEM\_C1ICR register  *****************/}}
\DoxyCodeLine{12633 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC0\_Pos       (0U)}}
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC0\_Msk       (0x1UL << HSEM\_C1ICR\_ISC0\_Pos)               }}
\DoxyCodeLine{12635 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC0           HSEM\_C1ICR\_ISC0\_Msk                          }}
\DoxyCodeLine{12636 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC1\_Pos       (1U)}}
\DoxyCodeLine{12637 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC1\_Msk       (0x1UL << HSEM\_C1ICR\_ISC1\_Pos)               }}
\DoxyCodeLine{12638 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC1           HSEM\_C1ICR\_ISC1\_Msk                          }}
\DoxyCodeLine{12639 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC2\_Pos       (2U)}}
\DoxyCodeLine{12640 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC2\_Msk       (0x1UL << HSEM\_C1ICR\_ISC2\_Pos)               }}
\DoxyCodeLine{12641 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC2           HSEM\_C1ICR\_ISC2\_Msk                          }}
\DoxyCodeLine{12642 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC3\_Pos       (3U)}}
\DoxyCodeLine{12643 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC3\_Msk       (0x1UL << HSEM\_C1ICR\_ISC3\_Pos)               }}
\DoxyCodeLine{12644 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC3           HSEM\_C1ICR\_ISC3\_Msk                          }}
\DoxyCodeLine{12645 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC4\_Pos       (4U)}}
\DoxyCodeLine{12646 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC4\_Msk       (0x1UL << HSEM\_C1ICR\_ISC4\_Pos)               }}
\DoxyCodeLine{12647 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC4           HSEM\_C1ICR\_ISC4\_Msk                          }}
\DoxyCodeLine{12648 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC5\_Pos       (5U)}}
\DoxyCodeLine{12649 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC5\_Msk       (0x1UL << HSEM\_C1ICR\_ISC5\_Pos)               }}
\DoxyCodeLine{12650 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC5           HSEM\_C1ICR\_ISC5\_Msk                          }}
\DoxyCodeLine{12651 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC6\_Pos       (6U)}}
\DoxyCodeLine{12652 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC6\_Msk       (0x1UL << HSEM\_C1ICR\_ISC6\_Pos)               }}
\DoxyCodeLine{12653 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC6           HSEM\_C1ICR\_ISC6\_Msk                          }}
\DoxyCodeLine{12654 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC7\_Pos       (7U)}}
\DoxyCodeLine{12655 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC7\_Msk       (0x1UL << HSEM\_C1ICR\_ISC7\_Pos)               }}
\DoxyCodeLine{12656 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC7           HSEM\_C1ICR\_ISC7\_Msk                          }}
\DoxyCodeLine{12657 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC8\_Pos       (8U)}}
\DoxyCodeLine{12658 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC8\_Msk       (0x1UL << HSEM\_C1ICR\_ISC8\_Pos)               }}
\DoxyCodeLine{12659 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC8           HSEM\_C1ICR\_ISC8\_Msk                          }}
\DoxyCodeLine{12660 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC9\_Pos       (9U)}}
\DoxyCodeLine{12661 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC9\_Msk       (0x1UL << HSEM\_C1ICR\_ISC9\_Pos)               }}
\DoxyCodeLine{12662 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC9           HSEM\_C1ICR\_ISC9\_Msk                          }}
\DoxyCodeLine{12663 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC10\_Pos      (10U)}}
\DoxyCodeLine{12664 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC10\_Msk      (0x1UL << HSEM\_C1ICR\_ISC10\_Pos)              }}
\DoxyCodeLine{12665 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC10          HSEM\_C1ICR\_ISC10\_Msk                         }}
\DoxyCodeLine{12666 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC11\_Pos      (11U)}}
\DoxyCodeLine{12667 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC11\_Msk      (0x1UL << HSEM\_C1ICR\_ISC11\_Pos)              }}
\DoxyCodeLine{12668 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC11          HSEM\_C1ICR\_ISC11\_Msk                         }}
\DoxyCodeLine{12669 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC12\_Pos      (12U)}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC12\_Msk      (0x1UL << HSEM\_C1ICR\_ISC12\_Pos)              }}
\DoxyCodeLine{12671 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC12          HSEM\_C1ICR\_ISC12\_Msk                         }}
\DoxyCodeLine{12672 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC13\_Pos      (13U)}}
\DoxyCodeLine{12673 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC13\_Msk      (0x1UL << HSEM\_C1ICR\_ISC13\_Pos)              }}
\DoxyCodeLine{12674 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC13          HSEM\_C1ICR\_ISC13\_Msk                         }}
\DoxyCodeLine{12675 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC14\_Pos      (14U)}}
\DoxyCodeLine{12676 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC14\_Msk      (0x1UL << HSEM\_C1ICR\_ISC14\_Pos)              }}
\DoxyCodeLine{12677 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC14          HSEM\_C1ICR\_ISC14\_Msk                         }}
\DoxyCodeLine{12678 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC15\_Pos      (15U)}}
\DoxyCodeLine{12679 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC15\_Msk      (0x1UL << HSEM\_C1ICR\_ISC15\_Pos)              }}
\DoxyCodeLine{12680 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC15          HSEM\_C1ICR\_ISC15\_Msk                         }}
\DoxyCodeLine{12681 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC16\_Pos      (16U)}}
\DoxyCodeLine{12682 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC16\_Msk      (0x1UL << HSEM\_C1ICR\_ISC16\_Pos)              }}
\DoxyCodeLine{12683 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC16          HSEM\_C1ICR\_ISC16\_Msk                         }}
\DoxyCodeLine{12684 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC17\_Pos      (17U)}}
\DoxyCodeLine{12685 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC17\_Msk      (0x1UL << HSEM\_C1ICR\_ISC17\_Pos)              }}
\DoxyCodeLine{12686 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC17          HSEM\_C1ICR\_ISC17\_Msk                         }}
\DoxyCodeLine{12687 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC18\_Pos      (18U)}}
\DoxyCodeLine{12688 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC18\_Msk      (0x1UL << HSEM\_C1ICR\_ISC18\_Pos)              }}
\DoxyCodeLine{12689 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC18          HSEM\_C1ICR\_ISC18\_Msk                         }}
\DoxyCodeLine{12690 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC19\_Pos      (19U)}}
\DoxyCodeLine{12691 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC19\_Msk      (0x1UL << HSEM\_C1ICR\_ISC19\_Pos)              }}
\DoxyCodeLine{12692 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC19          HSEM\_C1ICR\_ISC19\_Msk                         }}
\DoxyCodeLine{12693 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC20\_Pos      (20U)}}
\DoxyCodeLine{12694 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC20\_Msk      (0x1UL << HSEM\_C1ICR\_ISC20\_Pos)              }}
\DoxyCodeLine{12695 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC20          HSEM\_C1ICR\_ISC20\_Msk                         }}
\DoxyCodeLine{12696 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC21\_Pos      (21U)}}
\DoxyCodeLine{12697 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC21\_Msk      (0x1UL << HSEM\_C1ICR\_ISC21\_Pos)              }}
\DoxyCodeLine{12698 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC21          HSEM\_C1ICR\_ISC21\_Msk                         }}
\DoxyCodeLine{12699 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC22\_Pos      (22U)}}
\DoxyCodeLine{12700 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC22\_Msk      (0x1UL << HSEM\_C1ICR\_ISC22\_Pos)              }}
\DoxyCodeLine{12701 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC22          HSEM\_C1ICR\_ISC22\_Msk                         }}
\DoxyCodeLine{12702 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC23\_Pos      (23U)}}
\DoxyCodeLine{12703 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC23\_Msk      (0x1UL << HSEM\_C1ICR\_ISC23\_Pos)              }}
\DoxyCodeLine{12704 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC23          HSEM\_C1ICR\_ISC23\_Msk                         }}
\DoxyCodeLine{12705 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC24\_Pos      (24U)}}
\DoxyCodeLine{12706 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC24\_Msk      (0x1UL << HSEM\_C1ICR\_ISC24\_Pos)              }}
\DoxyCodeLine{12707 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC24          HSEM\_C1ICR\_ISC24\_Msk                         }}
\DoxyCodeLine{12708 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC25\_Pos      (25U)}}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC25\_Msk      (0x1UL << HSEM\_C1ICR\_ISC25\_Pos)              }}
\DoxyCodeLine{12710 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC25          HSEM\_C1ICR\_ISC25\_Msk                         }}
\DoxyCodeLine{12711 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC26\_Pos      (26U)}}
\DoxyCodeLine{12712 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC26\_Msk      (0x1UL << HSEM\_C1ICR\_ISC26\_Pos)              }}
\DoxyCodeLine{12713 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC26          HSEM\_C1ICR\_ISC26\_Msk                         }}
\DoxyCodeLine{12714 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC27\_Pos      (27U)}}
\DoxyCodeLine{12715 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC27\_Msk      (0x1UL << HSEM\_C1ICR\_ISC27\_Pos)              }}
\DoxyCodeLine{12716 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC27          HSEM\_C1ICR\_ISC27\_Msk                         }}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC28\_Pos      (28U)}}
\DoxyCodeLine{12718 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC28\_Msk      (0x1UL << HSEM\_C1ICR\_ISC28\_Pos)              }}
\DoxyCodeLine{12719 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC28          HSEM\_C1ICR\_ISC28\_Msk                         }}
\DoxyCodeLine{12720 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC29\_Pos      (29U)}}
\DoxyCodeLine{12721 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC29\_Msk      (0x1UL << HSEM\_C1ICR\_ISC29\_Pos)              }}
\DoxyCodeLine{12722 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC29          HSEM\_C1ICR\_ISC29\_Msk                         }}
\DoxyCodeLine{12723 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC30\_Pos      (30U)}}
\DoxyCodeLine{12724 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC30\_Msk      (0x1UL << HSEM\_C1ICR\_ISC30\_Pos)              }}
\DoxyCodeLine{12725 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC30          HSEM\_C1ICR\_ISC30\_Msk                         }}
\DoxyCodeLine{12726 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC31\_Pos      (31U)}}
\DoxyCodeLine{12727 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC31\_Msk      (0x1UL << HSEM\_C1ICR\_ISC31\_Pos)              }}
\DoxyCodeLine{12728 \textcolor{preprocessor}{\#define HSEM\_C1ICR\_ISC31          HSEM\_C1ICR\_ISC31\_Msk                         }}
\DoxyCodeLine{12730 \textcolor{comment}{/********************  Bit definition for HSEM\_C1ISR register  *****************/}}
\DoxyCodeLine{12731 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF0\_Pos       (0U)}}
\DoxyCodeLine{12732 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF0\_Msk       (0x1UL << HSEM\_C1ISR\_ISF0\_Pos)               }}
\DoxyCodeLine{12733 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF0           HSEM\_C1ISR\_ISF0\_Msk                          }}
\DoxyCodeLine{12734 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF1\_Pos       (1U)}}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF1\_Msk       (0x1UL << HSEM\_C1ISR\_ISF1\_Pos)               }}
\DoxyCodeLine{12736 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF1           HSEM\_C1ISR\_ISF1\_Msk                          }}
\DoxyCodeLine{12737 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF2\_Pos       (2U)}}
\DoxyCodeLine{12738 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF2\_Msk       (0x1UL << HSEM\_C1ISR\_ISF2\_Pos)               }}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF2           HSEM\_C1ISR\_ISF2\_Msk                          }}
\DoxyCodeLine{12740 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF3\_Pos       (3U)}}
\DoxyCodeLine{12741 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF3\_Msk       (0x1UL << HSEM\_C1ISR\_ISF3\_Pos)               }}
\DoxyCodeLine{12742 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF3           HSEM\_C1ISR\_ISF3\_Msk                          }}
\DoxyCodeLine{12743 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF4\_Pos       (4U)}}
\DoxyCodeLine{12744 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF4\_Msk       (0x1UL << HSEM\_C1ISR\_ISF4\_Pos)               }}
\DoxyCodeLine{12745 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF4           HSEM\_C1ISR\_ISF4\_Msk                          }}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF5\_Pos       (5U)}}
\DoxyCodeLine{12747 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF5\_Msk       (0x1UL << HSEM\_C1ISR\_ISF5\_Pos)               }}
\DoxyCodeLine{12748 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF5           HSEM\_C1ISR\_ISF5\_Msk                          }}
\DoxyCodeLine{12749 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF6\_Pos       (6U)}}
\DoxyCodeLine{12750 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF6\_Msk       (0x1UL << HSEM\_C1ISR\_ISF6\_Pos)               }}
\DoxyCodeLine{12751 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF6           HSEM\_C1ISR\_ISF6\_Msk                          }}
\DoxyCodeLine{12752 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF7\_Pos       (7U)}}
\DoxyCodeLine{12753 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF7\_Msk       (0x1UL << HSEM\_C1ISR\_ISF7\_Pos)               }}
\DoxyCodeLine{12754 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF7           HSEM\_C1ISR\_ISF7\_Msk                          }}
\DoxyCodeLine{12755 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF8\_Pos       (8U)}}
\DoxyCodeLine{12756 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF8\_Msk       (0x1UL << HSEM\_C1ISR\_ISF8\_Pos)               }}
\DoxyCodeLine{12757 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF8           HSEM\_C1ISR\_ISF8\_Msk                          }}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF9\_Pos       (9U)}}
\DoxyCodeLine{12759 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF9\_Msk       (0x1UL << HSEM\_C1ISR\_ISF9\_Pos)               }}
\DoxyCodeLine{12760 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF9           HSEM\_C1ISR\_ISF9\_Msk                          }}
\DoxyCodeLine{12761 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF10\_Pos      (10U)}}
\DoxyCodeLine{12762 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF10\_Msk      (0x1UL << HSEM\_C1ISR\_ISF10\_Pos)              }}
\DoxyCodeLine{12763 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF10          HSEM\_C1ISR\_ISF10\_Msk                         }}
\DoxyCodeLine{12764 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF11\_Pos      (11U)}}
\DoxyCodeLine{12765 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF11\_Msk      (0x1UL << HSEM\_C1ISR\_ISF11\_Pos)              }}
\DoxyCodeLine{12766 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF11          HSEM\_C1ISR\_ISF11\_Msk                         }}
\DoxyCodeLine{12767 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF12\_Pos      (12U)}}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF12\_Msk      (0x1UL << HSEM\_C1ISR\_ISF12\_Pos)              }}
\DoxyCodeLine{12769 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF12          HSEM\_C1ISR\_ISF12\_Msk                         }}
\DoxyCodeLine{12770 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF13\_Pos      (13U)}}
\DoxyCodeLine{12771 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF13\_Msk      (0x1UL << HSEM\_C1ISR\_ISF13\_Pos)              }}
\DoxyCodeLine{12772 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF13          HSEM\_C1ISR\_ISF13\_Msk                         }}
\DoxyCodeLine{12773 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF14\_Pos      (14U)}}
\DoxyCodeLine{12774 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF14\_Msk      (0x1UL << HSEM\_C1ISR\_ISF14\_Pos)              }}
\DoxyCodeLine{12775 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF14          HSEM\_C1ISR\_ISF14\_Msk                         }}
\DoxyCodeLine{12776 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF15\_Pos      (15U)}}
\DoxyCodeLine{12777 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF15\_Msk      (0x1UL << HSEM\_C1ISR\_ISF15\_Pos)              }}
\DoxyCodeLine{12778 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF15          HSEM\_C1ISR\_ISF15\_Msk                         }}
\DoxyCodeLine{12779 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF16\_Pos      (16U)}}
\DoxyCodeLine{12780 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF16\_Msk      (0x1UL << HSEM\_C1ISR\_ISF16\_Pos)              }}
\DoxyCodeLine{12781 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF16          HSEM\_C1ISR\_ISF16\_Msk                         }}
\DoxyCodeLine{12782 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF17\_Pos      (17U)}}
\DoxyCodeLine{12783 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF17\_Msk      (0x1UL << HSEM\_C1ISR\_ISF17\_Pos)              }}
\DoxyCodeLine{12784 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF17          HSEM\_C1ISR\_ISF17\_Msk                         }}
\DoxyCodeLine{12785 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF18\_Pos      (18U)}}
\DoxyCodeLine{12786 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF18\_Msk      (0x1UL << HSEM\_C1ISR\_ISF18\_Pos)              }}
\DoxyCodeLine{12787 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF18          HSEM\_C1ISR\_ISF18\_Msk                         }}
\DoxyCodeLine{12788 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF19\_Pos      (19U)}}
\DoxyCodeLine{12789 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF19\_Msk      (0x1UL << HSEM\_C1ISR\_ISF19\_Pos)              }}
\DoxyCodeLine{12790 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF19          HSEM\_C1ISR\_ISF19\_Msk                         }}
\DoxyCodeLine{12791 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF20\_Pos      (20U)}}
\DoxyCodeLine{12792 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF20\_Msk      (0x1UL << HSEM\_C1ISR\_ISF20\_Pos)              }}
\DoxyCodeLine{12793 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF20          HSEM\_C1ISR\_ISF20\_Msk                         }}
\DoxyCodeLine{12794 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF21\_Pos      (21U)}}
\DoxyCodeLine{12795 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF21\_Msk      (0x1UL << HSEM\_C1ISR\_ISF21\_Pos)              }}
\DoxyCodeLine{12796 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF21          HSEM\_C1ISR\_ISF21\_Msk                         }}
\DoxyCodeLine{12797 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF22\_Pos      (22U)}}
\DoxyCodeLine{12798 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF22\_Msk      (0x1UL << HSEM\_C1ISR\_ISF22\_Pos)              }}
\DoxyCodeLine{12799 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF22          HSEM\_C1ISR\_ISF22\_Msk                         }}
\DoxyCodeLine{12800 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF23\_Pos      (23U)}}
\DoxyCodeLine{12801 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF23\_Msk      (0x1UL << HSEM\_C1ISR\_ISF23\_Pos)              }}
\DoxyCodeLine{12802 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF23          HSEM\_C1ISR\_ISF23\_Msk                         }}
\DoxyCodeLine{12803 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF24\_Pos      (24U)}}
\DoxyCodeLine{12804 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF24\_Msk      (0x1UL << HSEM\_C1ISR\_ISF24\_Pos)              }}
\DoxyCodeLine{12805 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF24          HSEM\_C1ISR\_ISF24\_Msk                         }}
\DoxyCodeLine{12806 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF25\_Pos      (25U)}}
\DoxyCodeLine{12807 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF25\_Msk      (0x1UL << HSEM\_C1ISR\_ISF25\_Pos)              }}
\DoxyCodeLine{12808 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF25          HSEM\_C1ISR\_ISF25\_Msk                         }}
\DoxyCodeLine{12809 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF26\_Pos      (26U)}}
\DoxyCodeLine{12810 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF26\_Msk      (0x1UL << HSEM\_C1ISR\_ISF26\_Pos)              }}
\DoxyCodeLine{12811 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF26          HSEM\_C1ISR\_ISF26\_Msk                         }}
\DoxyCodeLine{12812 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF27\_Pos      (27U)}}
\DoxyCodeLine{12813 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF27\_Msk      (0x1UL << HSEM\_C1ISR\_ISF27\_Pos)              }}
\DoxyCodeLine{12814 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF27          HSEM\_C1ISR\_ISF27\_Msk                         }}
\DoxyCodeLine{12815 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF28\_Pos      (28U)}}
\DoxyCodeLine{12816 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF28\_Msk      (0x1UL << HSEM\_C1ISR\_ISF28\_Pos)              }}
\DoxyCodeLine{12817 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF28          HSEM\_C1ISR\_ISF28\_Msk                         }}
\DoxyCodeLine{12818 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF29\_Pos      (29U)}}
\DoxyCodeLine{12819 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF29\_Msk      (0x1UL << HSEM\_C1ISR\_ISF29\_Pos)              }}
\DoxyCodeLine{12820 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF29          HSEM\_C1ISR\_ISF29\_Msk                         }}
\DoxyCodeLine{12821 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF30\_Pos      (30U)}}
\DoxyCodeLine{12822 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF30\_Msk      (0x1UL << HSEM\_C1ISR\_ISF30\_Pos)              }}
\DoxyCodeLine{12823 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF30          HSEM\_C1ISR\_ISF30\_Msk                         }}
\DoxyCodeLine{12824 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF31\_Pos      (31U)}}
\DoxyCodeLine{12825 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF31\_Msk      (0x1UL << HSEM\_C1ISR\_ISF31\_Pos)              }}
\DoxyCodeLine{12826 \textcolor{preprocessor}{\#define HSEM\_C1ISR\_ISF31          HSEM\_C1ISR\_ISF31\_Msk                         }}
\DoxyCodeLine{12828 \textcolor{comment}{/********************  Bit definition for HSEM\_C1MISR register  *****************/}}
\DoxyCodeLine{12829 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF0\_Pos     (0U)}}
\DoxyCodeLine{12830 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF0\_Msk     (0x1UL << HSEM\_C1MISR\_MISF0\_Pos)             }}
\DoxyCodeLine{12831 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF0         HSEM\_C1MISR\_MISF0\_Msk                        }}
\DoxyCodeLine{12832 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF1\_Pos     (1U)}}
\DoxyCodeLine{12833 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF1\_Msk     (0x1UL << HSEM\_C1MISR\_MISF1\_Pos)             }}
\DoxyCodeLine{12834 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF1         HSEM\_C1MISR\_MISF1\_Msk                        }}
\DoxyCodeLine{12835 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF2\_Pos     (2U)}}
\DoxyCodeLine{12836 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF2\_Msk     (0x1UL << HSEM\_C1MISR\_MISF2\_Pos)             }}
\DoxyCodeLine{12837 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF2         HSEM\_C1MISR\_MISF2\_Msk                        }}
\DoxyCodeLine{12838 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF3\_Pos     (3U)}}
\DoxyCodeLine{12839 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF3\_Msk     (0x1UL << HSEM\_C1MISR\_MISF3\_Pos)             }}
\DoxyCodeLine{12840 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF3         HSEM\_C1MISR\_MISF3\_Msk                        }}
\DoxyCodeLine{12841 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF4\_Pos     (4U)}}
\DoxyCodeLine{12842 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF4\_Msk     (0x1UL << HSEM\_C1MISR\_MISF4\_Pos)             }}
\DoxyCodeLine{12843 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF4         HSEM\_C1MISR\_MISF4\_Msk                        }}
\DoxyCodeLine{12844 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF5\_Pos     (5U)}}
\DoxyCodeLine{12845 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF5\_Msk     (0x1UL << HSEM\_C1MISR\_MISF5\_Pos)             }}
\DoxyCodeLine{12846 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF5         HSEM\_C1MISR\_MISF5\_Msk                        }}
\DoxyCodeLine{12847 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF6\_Pos     (6U)}}
\DoxyCodeLine{12848 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF6\_Msk     (0x1UL << HSEM\_C1MISR\_MISF6\_Pos)             }}
\DoxyCodeLine{12849 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF6         HSEM\_C1MISR\_MISF6\_Msk                        }}
\DoxyCodeLine{12850 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF7\_Pos     (7U)}}
\DoxyCodeLine{12851 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF7\_Msk     (0x1UL << HSEM\_C1MISR\_MISF7\_Pos)             }}
\DoxyCodeLine{12852 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF7         HSEM\_C1MISR\_MISF7\_Msk                        }}
\DoxyCodeLine{12853 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF8\_Pos     (8U)}}
\DoxyCodeLine{12854 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF8\_Msk     (0x1UL << HSEM\_C1MISR\_MISF8\_Pos)             }}
\DoxyCodeLine{12855 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF8         HSEM\_C1MISR\_MISF8\_Msk                        }}
\DoxyCodeLine{12856 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF9\_Pos     (9U)}}
\DoxyCodeLine{12857 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF9\_Msk     (0x1UL << HSEM\_C1MISR\_MISF9\_Pos)             }}
\DoxyCodeLine{12858 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF9         HSEM\_C1MISR\_MISF9\_Msk                        }}
\DoxyCodeLine{12859 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF10\_Pos    (10U)}}
\DoxyCodeLine{12860 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF10\_Msk    (0x1UL << HSEM\_C1MISR\_MISF10\_Pos)            }}
\DoxyCodeLine{12861 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF10        HSEM\_C1MISR\_MISF10\_Msk                       }}
\DoxyCodeLine{12862 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF11\_Pos    (11U)}}
\DoxyCodeLine{12863 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF11\_Msk    (0x1UL << HSEM\_C1MISR\_MISF11\_Pos)            }}
\DoxyCodeLine{12864 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF11        HSEM\_C1MISR\_MISF11\_Msk                       }}
\DoxyCodeLine{12865 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF12\_Pos    (12U)}}
\DoxyCodeLine{12866 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF12\_Msk    (0x1UL << HSEM\_C1MISR\_MISF12\_Pos)            }}
\DoxyCodeLine{12867 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF12        HSEM\_C1MISR\_MISF12\_Msk                       }}
\DoxyCodeLine{12868 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF13\_Pos    (13U)}}
\DoxyCodeLine{12869 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF13\_Msk    (0x1UL << HSEM\_C1MISR\_MISF13\_Pos)            }}
\DoxyCodeLine{12870 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF13        HSEM\_C1MISR\_MISF13\_Msk                       }}
\DoxyCodeLine{12871 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF14\_Pos    (14U)}}
\DoxyCodeLine{12872 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF14\_Msk    (0x1UL << HSEM\_C1MISR\_MISF14\_Pos)            }}
\DoxyCodeLine{12873 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF14        HSEM\_C1MISR\_MISF14\_Msk                       }}
\DoxyCodeLine{12874 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF15\_Pos    (15U)}}
\DoxyCodeLine{12875 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF15\_Msk    (0x1UL << HSEM\_C1MISR\_MISF15\_Pos)            }}
\DoxyCodeLine{12876 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF15        HSEM\_C1MISR\_MISF15\_Msk                       }}
\DoxyCodeLine{12877 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF16\_Pos    (16U)}}
\DoxyCodeLine{12878 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF16\_Msk    (0x1UL << HSEM\_C1MISR\_MISF16\_Pos)            }}
\DoxyCodeLine{12879 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF16        HSEM\_C1MISR\_MISF16\_Msk                       }}
\DoxyCodeLine{12880 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF17\_Pos    (17U)}}
\DoxyCodeLine{12881 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF17\_Msk    (0x1UL << HSEM\_C1MISR\_MISF17\_Pos)            }}
\DoxyCodeLine{12882 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF17        HSEM\_C1MISR\_MISF17\_Msk                       }}
\DoxyCodeLine{12883 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF18\_Pos    (18U)}}
\DoxyCodeLine{12884 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF18\_Msk    (0x1UL << HSEM\_C1MISR\_MISF18\_Pos)            }}
\DoxyCodeLine{12885 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF18        HSEM\_C1MISR\_MISF18\_Msk                       }}
\DoxyCodeLine{12886 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF19\_Pos    (19U)}}
\DoxyCodeLine{12887 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF19\_Msk    (0x1UL << HSEM\_C1MISR\_MISF19\_Pos)            }}
\DoxyCodeLine{12888 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF19        HSEM\_C1MISR\_MISF19\_Msk                       }}
\DoxyCodeLine{12889 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF20\_Pos    (20U)}}
\DoxyCodeLine{12890 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF20\_Msk    (0x1UL << HSEM\_C1MISR\_MISF20\_Pos)            }}
\DoxyCodeLine{12891 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF20        HSEM\_C1MISR\_MISF20\_Msk                       }}
\DoxyCodeLine{12892 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF21\_Pos    (21U)}}
\DoxyCodeLine{12893 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF21\_Msk    (0x1UL << HSEM\_C1MISR\_MISF21\_Pos)            }}
\DoxyCodeLine{12894 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF21        HSEM\_C1MISR\_MISF21\_Msk                       }}
\DoxyCodeLine{12895 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF22\_Pos    (22U)}}
\DoxyCodeLine{12896 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF22\_Msk    (0x1UL << HSEM\_C1MISR\_MISF22\_Pos)            }}
\DoxyCodeLine{12897 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF22        HSEM\_C1MISR\_MISF22\_Msk                       }}
\DoxyCodeLine{12898 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF23\_Pos    (23U)}}
\DoxyCodeLine{12899 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF23\_Msk    (0x1UL << HSEM\_C1MISR\_MISF23\_Pos)            }}
\DoxyCodeLine{12900 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF23        HSEM\_C1MISR\_MISF23\_Msk                       }}
\DoxyCodeLine{12901 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF24\_Pos    (24U)}}
\DoxyCodeLine{12902 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF24\_Msk    (0x1UL << HSEM\_C1MISR\_MISF24\_Pos)            }}
\DoxyCodeLine{12903 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF24        HSEM\_C1MISR\_MISF24\_Msk                       }}
\DoxyCodeLine{12904 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF25\_Pos    (25U)}}
\DoxyCodeLine{12905 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF25\_Msk    (0x1UL << HSEM\_C1MISR\_MISF25\_Pos)            }}
\DoxyCodeLine{12906 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF25        HSEM\_C1MISR\_MISF25\_Msk                       }}
\DoxyCodeLine{12907 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF26\_Pos    (26U)}}
\DoxyCodeLine{12908 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF26\_Msk    (0x1UL << HSEM\_C1MISR\_MISF26\_Pos)            }}
\DoxyCodeLine{12909 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF26        HSEM\_C1MISR\_MISF26\_Msk                       }}
\DoxyCodeLine{12910 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF27\_Pos    (27U)}}
\DoxyCodeLine{12911 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF27\_Msk    (0x1UL << HSEM\_C1MISR\_MISF27\_Pos)            }}
\DoxyCodeLine{12912 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF27        HSEM\_C1MISR\_MISF27\_Msk                       }}
\DoxyCodeLine{12913 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF28\_Pos    (28U)}}
\DoxyCodeLine{12914 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF28\_Msk    (0x1UL << HSEM\_C1MISR\_MISF28\_Pos)            }}
\DoxyCodeLine{12915 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF28        HSEM\_C1MISR\_MISF28\_Msk                       }}
\DoxyCodeLine{12916 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF29\_Pos    (29U)}}
\DoxyCodeLine{12917 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF29\_Msk    (0x1UL << HSEM\_C1MISR\_MISF29\_Pos)            }}
\DoxyCodeLine{12918 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF29        HSEM\_C1MISR\_MISF29\_Msk                       }}
\DoxyCodeLine{12919 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF30\_Pos    (30U)}}
\DoxyCodeLine{12920 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF30\_Msk    (0x1UL << HSEM\_C1MISR\_MISF30\_Pos)            }}
\DoxyCodeLine{12921 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF30        HSEM\_C1MISR\_MISF30\_Msk                       }}
\DoxyCodeLine{12922 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF31\_Pos    (31U)}}
\DoxyCodeLine{12923 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF31\_Msk    (0x1UL << HSEM\_C1MISR\_MISF31\_Pos)            }}
\DoxyCodeLine{12924 \textcolor{preprocessor}{\#define HSEM\_C1MISR\_MISF31        HSEM\_C1MISR\_MISF31\_Msk                       }}
\DoxyCodeLine{12926 \textcolor{comment}{/********************  Bit definition for HSEM\_CR register  *****************/}}
\DoxyCodeLine{12927 \textcolor{preprocessor}{\#define HSEM\_CR\_COREID\_Pos        (8U)}}
\DoxyCodeLine{12928 \textcolor{preprocessor}{\#define HSEM\_CR\_COREID\_Msk        (0xFFUL << HSEM\_CR\_COREID\_Pos)               }}
\DoxyCodeLine{12929 \textcolor{preprocessor}{\#define HSEM\_CR\_COREID            HSEM\_CR\_COREID\_Msk                           }}
\DoxyCodeLine{12930 \textcolor{preprocessor}{\#define HSEM\_CR\_KEY\_Pos           (16U)}}
\DoxyCodeLine{12931 \textcolor{preprocessor}{\#define HSEM\_CR\_KEY\_Msk           (0xFFFFUL << HSEM\_CR\_KEY\_Pos)                }}
\DoxyCodeLine{12932 \textcolor{preprocessor}{\#define HSEM\_CR\_KEY               HSEM\_CR\_KEY\_Msk                              }}
\DoxyCodeLine{12934 \textcolor{comment}{/********************  Bit definition for HSEM\_KEYR register  *****************/}}
\DoxyCodeLine{12935 \textcolor{preprocessor}{\#define HSEM\_KEYR\_KEY\_Pos         (16U)}}
\DoxyCodeLine{12936 \textcolor{preprocessor}{\#define HSEM\_KEYR\_KEY\_Msk         (0xFFFFUL << HSEM\_KEYR\_KEY\_Pos)              }}
\DoxyCodeLine{12937 \textcolor{preprocessor}{\#define HSEM\_KEYR\_KEY             HSEM\_KEYR\_KEY\_Msk                            }}
\DoxyCodeLine{12939 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12940 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12941 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface (I2C)              */}}
\DoxyCodeLine{12942 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12943 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12944 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  *******************/}}
\DoxyCodeLine{12945 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos               (0U)}}
\DoxyCodeLine{12946 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk               (0x1UL << I2C\_CR1\_PE\_Pos)                 }}
\DoxyCodeLine{12947 \textcolor{preprocessor}{\#define I2C\_CR1\_PE                   I2C\_CR1\_PE\_Msk                            }}
\DoxyCodeLine{12948 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Pos             (1U)}}
\DoxyCodeLine{12949 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE\_Msk             (0x1UL << I2C\_CR1\_TXIE\_Pos)               }}
\DoxyCodeLine{12950 \textcolor{preprocessor}{\#define I2C\_CR1\_TXIE                 I2C\_CR1\_TXIE\_Msk                          }}
\DoxyCodeLine{12951 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Pos             (2U)}}
\DoxyCodeLine{12952 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE\_Msk             (0x1UL << I2C\_CR1\_RXIE\_Pos)               }}
\DoxyCodeLine{12953 \textcolor{preprocessor}{\#define I2C\_CR1\_RXIE                 I2C\_CR1\_RXIE\_Msk                          }}
\DoxyCodeLine{12954 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Pos           (3U)}}
\DoxyCodeLine{12955 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE\_Msk           (0x1UL << I2C\_CR1\_ADDRIE\_Pos)             }}
\DoxyCodeLine{12956 \textcolor{preprocessor}{\#define I2C\_CR1\_ADDRIE               I2C\_CR1\_ADDRIE\_Msk                        }}
\DoxyCodeLine{12957 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Pos           (4U)}}
\DoxyCodeLine{12958 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE\_Msk           (0x1UL << I2C\_CR1\_NACKIE\_Pos)             }}
\DoxyCodeLine{12959 \textcolor{preprocessor}{\#define I2C\_CR1\_NACKIE               I2C\_CR1\_NACKIE\_Msk                        }}
\DoxyCodeLine{12960 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Pos           (5U)}}
\DoxyCodeLine{12961 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE\_Msk           (0x1UL << I2C\_CR1\_STOPIE\_Pos)             }}
\DoxyCodeLine{12962 \textcolor{preprocessor}{\#define I2C\_CR1\_STOPIE               I2C\_CR1\_STOPIE\_Msk                        }}
\DoxyCodeLine{12963 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Pos             (6U)}}
\DoxyCodeLine{12964 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE\_Msk             (0x1UL << I2C\_CR1\_TCIE\_Pos)               }}
\DoxyCodeLine{12965 \textcolor{preprocessor}{\#define I2C\_CR1\_TCIE                 I2C\_CR1\_TCIE\_Msk                          }}
\DoxyCodeLine{12966 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Pos            (7U)}}
\DoxyCodeLine{12967 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE\_Msk            (0x1UL << I2C\_CR1\_ERRIE\_Pos)              }}
\DoxyCodeLine{12968 \textcolor{preprocessor}{\#define I2C\_CR1\_ERRIE                I2C\_CR1\_ERRIE\_Msk                         }}
\DoxyCodeLine{12969 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Pos              (8U)}}
\DoxyCodeLine{12970 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF\_Msk              (0xFUL << I2C\_CR1\_DNF\_Pos)                }}
\DoxyCodeLine{12971 \textcolor{preprocessor}{\#define I2C\_CR1\_DNF                  I2C\_CR1\_DNF\_Msk                           }}
\DoxyCodeLine{12972 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Pos           (12U)}}
\DoxyCodeLine{12973 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF\_Msk           (0x1UL << I2C\_CR1\_ANFOFF\_Pos)             }}
\DoxyCodeLine{12974 \textcolor{preprocessor}{\#define I2C\_CR1\_ANFOFF               I2C\_CR1\_ANFOFF\_Msk                        }}
\DoxyCodeLine{12975 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Pos          (14U)}}
\DoxyCodeLine{12976 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN\_Msk          (0x1UL << I2C\_CR1\_TXDMAEN\_Pos)            }}
\DoxyCodeLine{12977 \textcolor{preprocessor}{\#define I2C\_CR1\_TXDMAEN              I2C\_CR1\_TXDMAEN\_Msk                       }}
\DoxyCodeLine{12978 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Pos          (15U)}}
\DoxyCodeLine{12979 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN\_Msk          (0x1UL << I2C\_CR1\_RXDMAEN\_Pos)            }}
\DoxyCodeLine{12980 \textcolor{preprocessor}{\#define I2C\_CR1\_RXDMAEN              I2C\_CR1\_RXDMAEN\_Msk                       }}
\DoxyCodeLine{12981 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Pos              (16U)}}
\DoxyCodeLine{12982 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC\_Msk              (0x1UL << I2C\_CR1\_SBC\_Pos)                }}
\DoxyCodeLine{12983 \textcolor{preprocessor}{\#define I2C\_CR1\_SBC                  I2C\_CR1\_SBC\_Msk                           }}
\DoxyCodeLine{12984 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos        (17U)}}
\DoxyCodeLine{12985 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk        (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)          }}
\DoxyCodeLine{12986 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH            I2C\_CR1\_NOSTRETCH\_Msk                     }}
\DoxyCodeLine{12987 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Pos            (18U)}}
\DoxyCodeLine{12988 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN\_Msk            (0x1UL << I2C\_CR1\_WUPEN\_Pos)              }}
\DoxyCodeLine{12989 \textcolor{preprocessor}{\#define I2C\_CR1\_WUPEN                I2C\_CR1\_WUPEN\_Msk                         }}
\DoxyCodeLine{12990 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Pos             (19U)}}
\DoxyCodeLine{12991 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN\_Msk             (0x1UL << I2C\_CR1\_GCEN\_Pos)               }}
\DoxyCodeLine{12992 \textcolor{preprocessor}{\#define I2C\_CR1\_GCEN                 I2C\_CR1\_GCEN\_Msk                          }}
\DoxyCodeLine{12993 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Pos           (20U)}}
\DoxyCodeLine{12994 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN\_Msk           (0x1UL << I2C\_CR1\_SMBHEN\_Pos)             }}
\DoxyCodeLine{12995 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBHEN               I2C\_CR1\_SMBHEN\_Msk                        }}
\DoxyCodeLine{12996 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Pos           (21U)}}
\DoxyCodeLine{12997 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN\_Msk           (0x1UL << I2C\_CR1\_SMBDEN\_Pos)             }}
\DoxyCodeLine{12998 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBDEN               I2C\_CR1\_SMBDEN\_Msk                        }}
\DoxyCodeLine{12999 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Pos          (22U)}}
\DoxyCodeLine{13000 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN\_Msk          (0x1UL << I2C\_CR1\_ALERTEN\_Pos)            }}
\DoxyCodeLine{13001 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERTEN              I2C\_CR1\_ALERTEN\_Msk                       }}
\DoxyCodeLine{13002 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Pos            (23U)}}
\DoxyCodeLine{13003 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN\_Msk            (0x1UL << I2C\_CR1\_PECEN\_Pos)              }}
\DoxyCodeLine{13004 \textcolor{preprocessor}{\#define I2C\_CR1\_PECEN                I2C\_CR1\_PECEN\_Msk                         }}
\DoxyCodeLine{13006 \textcolor{comment}{/******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{13007 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Pos             (0U)}}
\DoxyCodeLine{13008 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD\_Msk             (0x3FFUL << I2C\_CR2\_SADD\_Pos)             }}
\DoxyCodeLine{13009 \textcolor{preprocessor}{\#define I2C\_CR2\_SADD                 I2C\_CR2\_SADD\_Msk                          }}
\DoxyCodeLine{13010 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Pos           (10U)}}
\DoxyCodeLine{13011 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN\_Msk           (0x1UL << I2C\_CR2\_RD\_WRN\_Pos)             }}
\DoxyCodeLine{13012 \textcolor{preprocessor}{\#define I2C\_CR2\_RD\_WRN               I2C\_CR2\_RD\_WRN\_Msk                        }}
\DoxyCodeLine{13013 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Pos            (11U)}}
\DoxyCodeLine{13014 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10\_Msk            (0x1UL << I2C\_CR2\_ADD10\_Pos)              }}
\DoxyCodeLine{13015 \textcolor{preprocessor}{\#define I2C\_CR2\_ADD10                I2C\_CR2\_ADD10\_Msk                         }}
\DoxyCodeLine{13016 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Pos          (12U)}}
\DoxyCodeLine{13017 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R\_Msk          (0x1UL << I2C\_CR2\_HEAD10R\_Pos)            }}
\DoxyCodeLine{13018 \textcolor{preprocessor}{\#define I2C\_CR2\_HEAD10R              I2C\_CR2\_HEAD10R\_Msk                       }}
\DoxyCodeLine{13019 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Pos            (13U)}}
\DoxyCodeLine{13020 \textcolor{preprocessor}{\#define I2C\_CR2\_START\_Msk            (0x1UL << I2C\_CR2\_START\_Pos)              }}
\DoxyCodeLine{13021 \textcolor{preprocessor}{\#define I2C\_CR2\_START                I2C\_CR2\_START\_Msk                         }}
\DoxyCodeLine{13022 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Pos             (14U)}}
\DoxyCodeLine{13023 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP\_Msk             (0x1UL << I2C\_CR2\_STOP\_Pos)               }}
\DoxyCodeLine{13024 \textcolor{preprocessor}{\#define I2C\_CR2\_STOP                 I2C\_CR2\_STOP\_Msk                          }}
\DoxyCodeLine{13025 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Pos             (15U)}}
\DoxyCodeLine{13026 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK\_Msk             (0x1UL << I2C\_CR2\_NACK\_Pos)               }}
\DoxyCodeLine{13027 \textcolor{preprocessor}{\#define I2C\_CR2\_NACK                 I2C\_CR2\_NACK\_Msk                          }}
\DoxyCodeLine{13028 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Pos           (16U)}}
\DoxyCodeLine{13029 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES\_Msk           (0xFFUL << I2C\_CR2\_NBYTES\_Pos)            }}
\DoxyCodeLine{13030 \textcolor{preprocessor}{\#define I2C\_CR2\_NBYTES               I2C\_CR2\_NBYTES\_Msk                        }}
\DoxyCodeLine{13031 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Pos           (24U)}}
\DoxyCodeLine{13032 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD\_Msk           (0x1UL << I2C\_CR2\_RELOAD\_Pos)             }}
\DoxyCodeLine{13033 \textcolor{preprocessor}{\#define I2C\_CR2\_RELOAD               I2C\_CR2\_RELOAD\_Msk                        }}
\DoxyCodeLine{13034 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Pos          (25U)}}
\DoxyCodeLine{13035 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND\_Msk          (0x1UL << I2C\_CR2\_AUTOEND\_Pos)            }}
\DoxyCodeLine{13036 \textcolor{preprocessor}{\#define I2C\_CR2\_AUTOEND              I2C\_CR2\_AUTOEND\_Msk                       }}
\DoxyCodeLine{13037 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Pos          (26U)}}
\DoxyCodeLine{13038 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE\_Msk          (0x1UL << I2C\_CR2\_PECBYTE\_Pos)            }}
\DoxyCodeLine{13039 \textcolor{preprocessor}{\#define I2C\_CR2\_PECBYTE              I2C\_CR2\_PECBYTE\_Msk                       }}
\DoxyCodeLine{13041 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  ******************/}}
\DoxyCodeLine{13042 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Pos             (0U)}}
\DoxyCodeLine{13043 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1\_Msk             (0x3FFUL << I2C\_OAR1\_OA1\_Pos)             }}
\DoxyCodeLine{13044 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1                 I2C\_OAR1\_OA1\_Msk                          }}
\DoxyCodeLine{13045 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Pos         (10U)}}
\DoxyCodeLine{13046 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE\_Msk         (0x1UL << I2C\_OAR1\_OA1MODE\_Pos)           }}
\DoxyCodeLine{13047 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1MODE             I2C\_OAR1\_OA1MODE\_Msk                      }}
\DoxyCodeLine{13048 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Pos           (15U)}}
\DoxyCodeLine{13049 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN\_Msk           (0x1UL << I2C\_OAR1\_OA1EN\_Pos)             }}
\DoxyCodeLine{13050 \textcolor{preprocessor}{\#define I2C\_OAR1\_OA1EN               I2C\_OAR1\_OA1EN\_Msk                        }}
\DoxyCodeLine{13052 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  ******************/}}
\DoxyCodeLine{13053 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Pos             (1U)}}
\DoxyCodeLine{13054 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2\_Msk             (0x7FUL << I2C\_OAR2\_OA2\_Pos)              }}
\DoxyCodeLine{13055 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2                 I2C\_OAR2\_OA2\_Msk                          }}
\DoxyCodeLine{13056 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Pos          (8U)}}
\DoxyCodeLine{13057 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK\_Msk          (0x7UL << I2C\_OAR2\_OA2MSK\_Pos)            }}
\DoxyCodeLine{13058 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MSK              I2C\_OAR2\_OA2MSK\_Msk                       }}
\DoxyCodeLine{13059 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2NOMASK           0x00000000UL                              }}
\DoxyCodeLine{13060 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Pos       (8U)}}
\DoxyCodeLine{13061 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK01\_Pos)         }}
\DoxyCodeLine{13062 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK01           I2C\_OAR2\_OA2MASK01\_Msk                    }}
\DoxyCodeLine{13063 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Pos       (9U)}}
\DoxyCodeLine{13064 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK02\_Pos)         }}
\DoxyCodeLine{13065 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK02           I2C\_OAR2\_OA2MASK02\_Msk                    }}
\DoxyCodeLine{13066 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Pos       (8U)}}
\DoxyCodeLine{13067 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK03\_Pos)         }}
\DoxyCodeLine{13068 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK03           I2C\_OAR2\_OA2MASK03\_Msk                    }}
\DoxyCodeLine{13069 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Pos       (10U)}}
\DoxyCodeLine{13070 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04\_Msk       (0x1UL << I2C\_OAR2\_OA2MASK04\_Pos)         }}
\DoxyCodeLine{13071 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK04           I2C\_OAR2\_OA2MASK04\_Msk                    }}
\DoxyCodeLine{13072 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Pos       (8U)}}
\DoxyCodeLine{13073 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05\_Msk       (0x5UL << I2C\_OAR2\_OA2MASK05\_Pos)         }}
\DoxyCodeLine{13074 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK05           I2C\_OAR2\_OA2MASK05\_Msk                    }}
\DoxyCodeLine{13075 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Pos       (9U)}}
\DoxyCodeLine{13076 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06\_Msk       (0x3UL << I2C\_OAR2\_OA2MASK06\_Pos)         }}
\DoxyCodeLine{13077 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK06           I2C\_OAR2\_OA2MASK06\_Msk                    }}
\DoxyCodeLine{13078 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Pos       (8U)}}
\DoxyCodeLine{13079 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07\_Msk       (0x7UL << I2C\_OAR2\_OA2MASK07\_Pos)         }}
\DoxyCodeLine{13080 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2MASK07           I2C\_OAR2\_OA2MASK07\_Msk                    }}
\DoxyCodeLine{13081 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Pos           (15U)}}
\DoxyCodeLine{13082 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN\_Msk           (0x1UL << I2C\_OAR2\_OA2EN\_Pos)             }}
\DoxyCodeLine{13083 \textcolor{preprocessor}{\#define I2C\_OAR2\_OA2EN               I2C\_OAR2\_OA2EN\_Msk                        }}
\DoxyCodeLine{13085 \textcolor{comment}{/*******************  Bit definition for I2C\_TIMINGR register *******************/}}
\DoxyCodeLine{13086 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Pos         (0U)}}
\DoxyCodeLine{13087 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLL\_Pos)          }}
\DoxyCodeLine{13088 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLL             I2C\_TIMINGR\_SCLL\_Msk                      }}
\DoxyCodeLine{13089 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Pos         (8U)}}
\DoxyCodeLine{13090 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH\_Msk         (0xFFUL << I2C\_TIMINGR\_SCLH\_Pos)          }}
\DoxyCodeLine{13091 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLH             I2C\_TIMINGR\_SCLH\_Msk                      }}
\DoxyCodeLine{13092 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Pos       (16U)}}
\DoxyCodeLine{13093 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL\_Msk       (0xFUL << I2C\_TIMINGR\_SDADEL\_Pos)         }}
\DoxyCodeLine{13094 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SDADEL           I2C\_TIMINGR\_SDADEL\_Msk                    }}
\DoxyCodeLine{13095 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Pos       (20U)}}
\DoxyCodeLine{13096 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL\_Msk       (0xFUL << I2C\_TIMINGR\_SCLDEL\_Pos)         }}
\DoxyCodeLine{13097 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_SCLDEL           I2C\_TIMINGR\_SCLDEL\_Msk                    }}
\DoxyCodeLine{13098 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Pos        (28U)}}
\DoxyCodeLine{13099 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC\_Msk        (0xFUL << I2C\_TIMINGR\_PRESC\_Pos)          }}
\DoxyCodeLine{13100 \textcolor{preprocessor}{\#define I2C\_TIMINGR\_PRESC            I2C\_TIMINGR\_PRESC\_Msk                     }}
\DoxyCodeLine{13102 \textcolor{comment}{/******************* Bit definition for I2C\_TIMEOUTR register *******************/}}
\DoxyCodeLine{13103 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Pos    (0U)}}
\DoxyCodeLine{13104 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTA\_Pos)    }}
\DoxyCodeLine{13105 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTA        I2C\_TIMEOUTR\_TIMEOUTA\_Msk                 }}
\DoxyCodeLine{13106 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Pos       (12U)}}
\DoxyCodeLine{13107 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE\_Msk       (0x1UL << I2C\_TIMEOUTR\_TIDLE\_Pos)         }}
\DoxyCodeLine{13108 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIDLE           I2C\_TIMEOUTR\_TIDLE\_Msk                    }}
\DoxyCodeLine{13109 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Pos    (15U)}}
\DoxyCodeLine{13110 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN\_Msk    (0x1UL << I2C\_TIMEOUTR\_TIMOUTEN\_Pos)      }}
\DoxyCodeLine{13111 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMOUTEN        I2C\_TIMEOUTR\_TIMOUTEN\_Msk                 }}
\DoxyCodeLine{13112 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Pos    (16U)}}
\DoxyCodeLine{13113 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB\_Msk    (0xFFFUL << I2C\_TIMEOUTR\_TIMEOUTB\_Pos)    }}
\DoxyCodeLine{13114 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TIMEOUTB        I2C\_TIMEOUTR\_TIMEOUTB\_Msk                 }}
\DoxyCodeLine{13115 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Pos      (31U)}}
\DoxyCodeLine{13116 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN\_Msk      (0x1UL << I2C\_TIMEOUTR\_TEXTEN\_Pos)        }}
\DoxyCodeLine{13117 \textcolor{preprocessor}{\#define I2C\_TIMEOUTR\_TEXTEN          I2C\_TIMEOUTR\_TEXTEN\_Msk                   }}
\DoxyCodeLine{13119 \textcolor{comment}{/******************  Bit definition for I2C\_ISR register  *********************/}}
\DoxyCodeLine{13120 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Pos              (0U)}}
\DoxyCodeLine{13121 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE\_Msk              (0x1UL << I2C\_ISR\_TXE\_Pos)                }}
\DoxyCodeLine{13122 \textcolor{preprocessor}{\#define I2C\_ISR\_TXE                  I2C\_ISR\_TXE\_Msk                           }}
\DoxyCodeLine{13123 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Pos             (1U)}}
\DoxyCodeLine{13124 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS\_Msk             (0x1UL << I2C\_ISR\_TXIS\_Pos)               }}
\DoxyCodeLine{13125 \textcolor{preprocessor}{\#define I2C\_ISR\_TXIS                 I2C\_ISR\_TXIS\_Msk                          }}
\DoxyCodeLine{13126 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Pos             (2U)}}
\DoxyCodeLine{13127 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE\_Msk             (0x1UL << I2C\_ISR\_RXNE\_Pos)               }}
\DoxyCodeLine{13128 \textcolor{preprocessor}{\#define I2C\_ISR\_RXNE                 I2C\_ISR\_RXNE\_Msk                          }}
\DoxyCodeLine{13129 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Pos             (3U)}}
\DoxyCodeLine{13130 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR\_Msk             (0x1UL << I2C\_ISR\_ADDR\_Pos)               }}
\DoxyCodeLine{13131 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDR                 I2C\_ISR\_ADDR\_Msk                          }}
\DoxyCodeLine{13132 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Pos            (4U)}}
\DoxyCodeLine{13133 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF\_Msk            (0x1UL << I2C\_ISR\_NACKF\_Pos)              }}
\DoxyCodeLine{13134 \textcolor{preprocessor}{\#define I2C\_ISR\_NACKF                I2C\_ISR\_NACKF\_Msk                         }}
\DoxyCodeLine{13135 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Pos            (5U)}}
\DoxyCodeLine{13136 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF\_Msk            (0x1UL << I2C\_ISR\_STOPF\_Pos)              }}
\DoxyCodeLine{13137 \textcolor{preprocessor}{\#define I2C\_ISR\_STOPF                I2C\_ISR\_STOPF\_Msk                         }}
\DoxyCodeLine{13138 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Pos               (6U)}}
\DoxyCodeLine{13139 \textcolor{preprocessor}{\#define I2C\_ISR\_TC\_Msk               (0x1UL << I2C\_ISR\_TC\_Pos)                 }}
\DoxyCodeLine{13140 \textcolor{preprocessor}{\#define I2C\_ISR\_TC                   I2C\_ISR\_TC\_Msk                            }}
\DoxyCodeLine{13141 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Pos              (7U)}}
\DoxyCodeLine{13142 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR\_Msk              (0x1UL << I2C\_ISR\_TCR\_Pos)                }}
\DoxyCodeLine{13143 \textcolor{preprocessor}{\#define I2C\_ISR\_TCR                  I2C\_ISR\_TCR\_Msk                           }}
\DoxyCodeLine{13144 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Pos             (8U)}}
\DoxyCodeLine{13145 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR\_Msk             (0x1UL << I2C\_ISR\_BERR\_Pos)               }}
\DoxyCodeLine{13146 \textcolor{preprocessor}{\#define I2C\_ISR\_BERR                 I2C\_ISR\_BERR\_Msk                          }}
\DoxyCodeLine{13147 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Pos             (9U)}}
\DoxyCodeLine{13148 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO\_Msk             (0x1UL << I2C\_ISR\_ARLO\_Pos)               }}
\DoxyCodeLine{13149 \textcolor{preprocessor}{\#define I2C\_ISR\_ARLO                 I2C\_ISR\_ARLO\_Msk                          }}
\DoxyCodeLine{13150 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Pos              (10U)}}
\DoxyCodeLine{13151 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR\_Msk              (0x1UL << I2C\_ISR\_OVR\_Pos)                }}
\DoxyCodeLine{13152 \textcolor{preprocessor}{\#define I2C\_ISR\_OVR                  I2C\_ISR\_OVR\_Msk                           }}
\DoxyCodeLine{13153 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Pos           (11U)}}
\DoxyCodeLine{13154 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR\_Msk           (0x1UL << I2C\_ISR\_PECERR\_Pos)             }}
\DoxyCodeLine{13155 \textcolor{preprocessor}{\#define I2C\_ISR\_PECERR               I2C\_ISR\_PECERR\_Msk                        }}
\DoxyCodeLine{13156 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Pos          (12U)}}
\DoxyCodeLine{13157 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT\_Msk          (0x1UL << I2C\_ISR\_TIMEOUT\_Pos)            }}
\DoxyCodeLine{13158 \textcolor{preprocessor}{\#define I2C\_ISR\_TIMEOUT              I2C\_ISR\_TIMEOUT\_Msk                       }}
\DoxyCodeLine{13159 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Pos            (13U)}}
\DoxyCodeLine{13160 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT\_Msk            (0x1UL << I2C\_ISR\_ALERT\_Pos)              }}
\DoxyCodeLine{13161 \textcolor{preprocessor}{\#define I2C\_ISR\_ALERT                I2C\_ISR\_ALERT\_Msk                         }}
\DoxyCodeLine{13162 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Pos             (15U)}}
\DoxyCodeLine{13163 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY\_Msk             (0x1UL << I2C\_ISR\_BUSY\_Pos)               }}
\DoxyCodeLine{13164 \textcolor{preprocessor}{\#define I2C\_ISR\_BUSY                 I2C\_ISR\_BUSY\_Msk                          }}
\DoxyCodeLine{13165 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Pos              (16U)}}
\DoxyCodeLine{13166 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR\_Msk              (0x1UL << I2C\_ISR\_DIR\_Pos)                }}
\DoxyCodeLine{13167 \textcolor{preprocessor}{\#define I2C\_ISR\_DIR                  I2C\_ISR\_DIR\_Msk                           }}
\DoxyCodeLine{13168 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Pos          (17U)}}
\DoxyCodeLine{13169 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE\_Msk          (0x7FUL << I2C\_ISR\_ADDCODE\_Pos)           }}
\DoxyCodeLine{13170 \textcolor{preprocessor}{\#define I2C\_ISR\_ADDCODE              I2C\_ISR\_ADDCODE\_Msk                       }}
\DoxyCodeLine{13172 \textcolor{comment}{/******************  Bit definition for I2C\_ICR register  *********************/}}
\DoxyCodeLine{13173 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Pos           (3U)}}
\DoxyCodeLine{13174 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF\_Msk           (0x1UL << I2C\_ICR\_ADDRCF\_Pos)             }}
\DoxyCodeLine{13175 \textcolor{preprocessor}{\#define I2C\_ICR\_ADDRCF               I2C\_ICR\_ADDRCF\_Msk                        }}
\DoxyCodeLine{13176 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Pos           (4U)}}
\DoxyCodeLine{13177 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF\_Msk           (0x1UL << I2C\_ICR\_NACKCF\_Pos)             }}
\DoxyCodeLine{13178 \textcolor{preprocessor}{\#define I2C\_ICR\_NACKCF               I2C\_ICR\_NACKCF\_Msk                        }}
\DoxyCodeLine{13179 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Pos           (5U)}}
\DoxyCodeLine{13180 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF\_Msk           (0x1UL << I2C\_ICR\_STOPCF\_Pos)             }}
\DoxyCodeLine{13181 \textcolor{preprocessor}{\#define I2C\_ICR\_STOPCF               I2C\_ICR\_STOPCF\_Msk                        }}
\DoxyCodeLine{13182 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Pos           (8U)}}
\DoxyCodeLine{13183 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF\_Msk           (0x1UL << I2C\_ICR\_BERRCF\_Pos)             }}
\DoxyCodeLine{13184 \textcolor{preprocessor}{\#define I2C\_ICR\_BERRCF               I2C\_ICR\_BERRCF\_Msk                        }}
\DoxyCodeLine{13185 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Pos           (9U)}}
\DoxyCodeLine{13186 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF\_Msk           (0x1UL << I2C\_ICR\_ARLOCF\_Pos)             }}
\DoxyCodeLine{13187 \textcolor{preprocessor}{\#define I2C\_ICR\_ARLOCF               I2C\_ICR\_ARLOCF\_Msk                        }}
\DoxyCodeLine{13188 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Pos            (10U)}}
\DoxyCodeLine{13189 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF\_Msk            (0x1UL << I2C\_ICR\_OVRCF\_Pos)              }}
\DoxyCodeLine{13190 \textcolor{preprocessor}{\#define I2C\_ICR\_OVRCF                I2C\_ICR\_OVRCF\_Msk                         }}
\DoxyCodeLine{13191 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Pos            (11U)}}
\DoxyCodeLine{13192 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF\_Msk            (0x1UL << I2C\_ICR\_PECCF\_Pos)              }}
\DoxyCodeLine{13193 \textcolor{preprocessor}{\#define I2C\_ICR\_PECCF                I2C\_ICR\_PECCF\_Msk                         }}
\DoxyCodeLine{13194 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Pos         (12U)}}
\DoxyCodeLine{13195 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF\_Msk         (0x1UL << I2C\_ICR\_TIMOUTCF\_Pos)           }}
\DoxyCodeLine{13196 \textcolor{preprocessor}{\#define I2C\_ICR\_TIMOUTCF             I2C\_ICR\_TIMOUTCF\_Msk                      }}
\DoxyCodeLine{13197 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Pos          (13U)}}
\DoxyCodeLine{13198 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF\_Msk          (0x1UL << I2C\_ICR\_ALERTCF\_Pos)            }}
\DoxyCodeLine{13199 \textcolor{preprocessor}{\#define I2C\_ICR\_ALERTCF              I2C\_ICR\_ALERTCF\_Msk                       }}
\DoxyCodeLine{13201 \textcolor{comment}{/******************  Bit definition for I2C\_PECR register  *********************/}}
\DoxyCodeLine{13202 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Pos             (0U)}}
\DoxyCodeLine{13203 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC\_Msk             (0xFFUL << I2C\_PECR\_PEC\_Pos)              }}
\DoxyCodeLine{13204 \textcolor{preprocessor}{\#define I2C\_PECR\_PEC                 I2C\_PECR\_PEC\_Msk                          }}
\DoxyCodeLine{13206 \textcolor{comment}{/******************  Bit definition for I2C\_RXDR register  *********************/}}
\DoxyCodeLine{13207 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Pos          (0U)}}
\DoxyCodeLine{13208 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA\_Msk          (0xFFUL << I2C\_RXDR\_RXDATA\_Pos)           }}
\DoxyCodeLine{13209 \textcolor{preprocessor}{\#define I2C\_RXDR\_RXDATA              I2C\_RXDR\_RXDATA\_Msk                       }}
\DoxyCodeLine{13211 \textcolor{comment}{/******************  Bit definition for I2C\_TXDR register  *********************/}}
\DoxyCodeLine{13212 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Pos          (0U)}}
\DoxyCodeLine{13213 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA\_Msk          (0xFFUL << I2C\_TXDR\_TXDATA\_Pos)           }}
\DoxyCodeLine{13214 \textcolor{preprocessor}{\#define I2C\_TXDR\_TXDATA              I2C\_TXDR\_TXDATA\_Msk                       }}
\DoxyCodeLine{13216 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13217 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13218 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{13219 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13220 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13221 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{13222 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos      (0U)}}
\DoxyCodeLine{13223 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk      (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                     }}
\DoxyCodeLine{13224 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY          IWDG\_KR\_KEY\_Msk                                   }}
\DoxyCodeLine{13226 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{13227 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos       (0U)}}
\DoxyCodeLine{13228 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk       (0x7UL << IWDG\_PR\_PR\_Pos)                         }}
\DoxyCodeLine{13229 \textcolor{preprocessor}{\#define IWDG\_PR\_PR           IWDG\_PR\_PR\_Msk                                    }}
\DoxyCodeLine{13230 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0         (0x1UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{13231 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1         (0x2UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{13232 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2         (0x4UL << IWDG\_PR\_PR\_Pos)                          }}
\DoxyCodeLine{13234 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{13235 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos      (0U)}}
\DoxyCodeLine{13236 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk      (0xFFFUL << IWDG\_RLR\_RL\_Pos)                      }}
\DoxyCodeLine{13237 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL          IWDG\_RLR\_RL\_Msk                                   }}
\DoxyCodeLine{13239 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{13240 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos      (0U)}}
\DoxyCodeLine{13241 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk      (0x1UL << IWDG\_SR\_PVU\_Pos)                        }}
\DoxyCodeLine{13242 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU          IWDG\_SR\_PVU\_Msk                                   }}
\DoxyCodeLine{13243 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos      (1U)}}
\DoxyCodeLine{13244 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk      (0x1UL << IWDG\_SR\_RVU\_Pos)                        }}
\DoxyCodeLine{13245 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU          IWDG\_SR\_RVU\_Msk                                   }}
\DoxyCodeLine{13246 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Pos      (2U)}}
\DoxyCodeLine{13247 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU\_Msk      (0x1UL << IWDG\_SR\_WVU\_Pos)                        }}
\DoxyCodeLine{13248 \textcolor{preprocessor}{\#define IWDG\_SR\_WVU          IWDG\_SR\_WVU\_Msk                                   }}
\DoxyCodeLine{13250 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{13251 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Pos    (0U)}}
\DoxyCodeLine{13252 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN\_Msk    (0xFFFUL << IWDG\_WINR\_WIN\_Pos)                    }}
\DoxyCodeLine{13253 \textcolor{preprocessor}{\#define IWDG\_WINR\_WIN        IWDG\_WINR\_WIN\_Msk                                 }}
\DoxyCodeLine{13255 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13256 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13257 \textcolor{comment}{/*                      LCD-\/TFT Display Controller (LTDC)                     */}}
\DoxyCodeLine{13258 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13259 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13260 }
\DoxyCodeLine{13261 \textcolor{comment}{/********************  Bit definition for LTDC\_SSCR register  *****************/}}
\DoxyCodeLine{13262 }
\DoxyCodeLine{13263 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH\_Pos            (0U)}}
\DoxyCodeLine{13264 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH\_Msk            (0x7FFUL << LTDC\_SSCR\_VSH\_Pos)            }}
\DoxyCodeLine{13265 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH                LTDC\_SSCR\_VSH\_Msk                         }}
\DoxyCodeLine{13266 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW\_Pos            (16U)}}
\DoxyCodeLine{13267 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW\_Msk            (0xFFFUL << LTDC\_SSCR\_HSW\_Pos)            }}
\DoxyCodeLine{13268 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW                LTDC\_SSCR\_HSW\_Msk                         }}
\DoxyCodeLine{13270 \textcolor{comment}{/********************  Bit definition for LTDC\_BPCR register  *****************/}}
\DoxyCodeLine{13271 }
\DoxyCodeLine{13272 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP\_Pos           (0U)}}
\DoxyCodeLine{13273 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP\_Msk           (0x7FFUL << LTDC\_BPCR\_AVBP\_Pos)           }}
\DoxyCodeLine{13274 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP               LTDC\_BPCR\_AVBP\_Msk                        }}
\DoxyCodeLine{13275 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP\_Pos           (16U)}}
\DoxyCodeLine{13276 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP\_Msk           (0xFFFUL << LTDC\_BPCR\_AHBP\_Pos)           }}
\DoxyCodeLine{13277 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP               LTDC\_BPCR\_AHBP\_Msk                        }}
\DoxyCodeLine{13279 \textcolor{comment}{/********************  Bit definition for LTDC\_AWCR register  *****************/}}
\DoxyCodeLine{13280 }
\DoxyCodeLine{13281 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH\_Pos            (0U)}}
\DoxyCodeLine{13282 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH\_Msk            (0x7FFUL << LTDC\_AWCR\_AAH\_Pos)            }}
\DoxyCodeLine{13283 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH                LTDC\_AWCR\_AAH\_Msk                         }}
\DoxyCodeLine{13284 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW\_Pos            (16U)}}
\DoxyCodeLine{13285 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW\_Msk            (0xFFFUL << LTDC\_AWCR\_AAW\_Pos)            }}
\DoxyCodeLine{13286 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW                LTDC\_AWCR\_AAW\_Msk                         }}
\DoxyCodeLine{13288 \textcolor{comment}{/********************  Bit definition for LTDC\_TWCR register  *****************/}}
\DoxyCodeLine{13289 }
\DoxyCodeLine{13290 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH\_Pos         (0U)}}
\DoxyCodeLine{13291 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH\_Msk         (0x7FFUL << LTDC\_TWCR\_TOTALH\_Pos)         }}
\DoxyCodeLine{13292 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH             LTDC\_TWCR\_TOTALH\_Msk                      }}
\DoxyCodeLine{13293 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW\_Pos         (16U)}}
\DoxyCodeLine{13294 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW\_Msk         (0xFFFUL << LTDC\_TWCR\_TOTALW\_Pos)         }}
\DoxyCodeLine{13295 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW             LTDC\_TWCR\_TOTALW\_Msk                      }}
\DoxyCodeLine{13297 \textcolor{comment}{/********************  Bit definition for LTDC\_GCR register  ******************/}}
\DoxyCodeLine{13298 }
\DoxyCodeLine{13299 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN\_Pos          (0U)}}
\DoxyCodeLine{13300 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN\_Msk          (0x1UL << LTDC\_GCR\_LTDCEN\_Pos)            }}
\DoxyCodeLine{13301 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN              LTDC\_GCR\_LTDCEN\_Msk                       }}
\DoxyCodeLine{13302 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW\_Pos             (4U)}}
\DoxyCodeLine{13303 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW\_Msk             (0x7UL << LTDC\_GCR\_DBW\_Pos)               }}
\DoxyCodeLine{13304 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW                 LTDC\_GCR\_DBW\_Msk                          }}
\DoxyCodeLine{13305 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW\_Pos             (8U)}}
\DoxyCodeLine{13306 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW\_Msk             (0x7UL << LTDC\_GCR\_DGW\_Pos)               }}
\DoxyCodeLine{13307 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW                 LTDC\_GCR\_DGW\_Msk                          }}
\DoxyCodeLine{13308 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW\_Pos             (12U)}}
\DoxyCodeLine{13309 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW\_Msk             (0x7UL << LTDC\_GCR\_DRW\_Pos)               }}
\DoxyCodeLine{13310 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW                 LTDC\_GCR\_DRW\_Msk                          }}
\DoxyCodeLine{13311 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN\_Pos             (16U)}}
\DoxyCodeLine{13312 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN\_Msk             (0x1UL << LTDC\_GCR\_DEN\_Pos)               }}
\DoxyCodeLine{13313 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN                 LTDC\_GCR\_DEN\_Msk                          }}
\DoxyCodeLine{13314 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL\_Pos           (28U)}}
\DoxyCodeLine{13315 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL\_Msk           (0x1UL << LTDC\_GCR\_PCPOL\_Pos)             }}
\DoxyCodeLine{13316 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL               LTDC\_GCR\_PCPOL\_Msk                        }}
\DoxyCodeLine{13317 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL\_Pos           (29U)}}
\DoxyCodeLine{13318 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL\_Msk           (0x1UL << LTDC\_GCR\_DEPOL\_Pos)             }}
\DoxyCodeLine{13319 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL               LTDC\_GCR\_DEPOL\_Msk                        }}
\DoxyCodeLine{13320 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL\_Pos           (30U)}}
\DoxyCodeLine{13321 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL\_Msk           (0x1UL << LTDC\_GCR\_VSPOL\_Pos)             }}
\DoxyCodeLine{13322 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL               LTDC\_GCR\_VSPOL\_Msk                        }}
\DoxyCodeLine{13323 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL\_Pos           (31U)}}
\DoxyCodeLine{13324 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL\_Msk           (0x1UL << LTDC\_GCR\_HSPOL\_Pos)             }}
\DoxyCodeLine{13325 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL               LTDC\_GCR\_HSPOL\_Msk                        }}
\DoxyCodeLine{13328 \textcolor{comment}{/********************  Bit definition for LTDC\_SRCR register  *****************/}}
\DoxyCodeLine{13329 }
\DoxyCodeLine{13330 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR\_Pos            (0U)}}
\DoxyCodeLine{13331 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR\_Msk            (0x1UL << LTDC\_SRCR\_IMR\_Pos)              }}
\DoxyCodeLine{13332 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR                LTDC\_SRCR\_IMR\_Msk                         }}
\DoxyCodeLine{13333 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR\_Pos            (1U)}}
\DoxyCodeLine{13334 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR\_Msk            (0x1UL << LTDC\_SRCR\_VBR\_Pos)              }}
\DoxyCodeLine{13335 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR                LTDC\_SRCR\_VBR\_Msk                         }}
\DoxyCodeLine{13337 \textcolor{comment}{/********************  Bit definition for LTDC\_BCCR register  *****************/}}
\DoxyCodeLine{13338 }
\DoxyCodeLine{13339 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE\_Pos         (0U)}}
\DoxyCodeLine{13340 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE\_Msk         (0xFFUL << LTDC\_BCCR\_BCBLUE\_Pos)          }}
\DoxyCodeLine{13341 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE             LTDC\_BCCR\_BCBLUE\_Msk                      }}
\DoxyCodeLine{13342 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN\_Pos        (8U)}}
\DoxyCodeLine{13343 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN\_Msk        (0xFFUL << LTDC\_BCCR\_BCGREEN\_Pos)         }}
\DoxyCodeLine{13344 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN            LTDC\_BCCR\_BCGREEN\_Msk                     }}
\DoxyCodeLine{13345 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED\_Pos          (16U)}}
\DoxyCodeLine{13346 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED\_Msk          (0xFFUL << LTDC\_BCCR\_BCRED\_Pos)           }}
\DoxyCodeLine{13347 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED              LTDC\_BCCR\_BCRED\_Msk                       }}
\DoxyCodeLine{13349 \textcolor{comment}{/********************  Bit definition for LTDC\_IER register  ******************/}}
\DoxyCodeLine{13350 }
\DoxyCodeLine{13351 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE\_Pos             (0U)}}
\DoxyCodeLine{13352 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE\_Msk             (0x1UL << LTDC\_IER\_LIE\_Pos)               }}
\DoxyCodeLine{13353 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE                 LTDC\_IER\_LIE\_Msk                          }}
\DoxyCodeLine{13354 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE\_Pos            (1U)}}
\DoxyCodeLine{13355 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE\_Msk            (0x1UL << LTDC\_IER\_FUIE\_Pos)              }}
\DoxyCodeLine{13356 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE                LTDC\_IER\_FUIE\_Msk                         }}
\DoxyCodeLine{13357 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE\_Pos          (2U)}}
\DoxyCodeLine{13358 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE\_Msk          (0x1UL << LTDC\_IER\_TERRIE\_Pos)            }}
\DoxyCodeLine{13359 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE              LTDC\_IER\_TERRIE\_Msk                       }}
\DoxyCodeLine{13360 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE\_Pos            (3U)}}
\DoxyCodeLine{13361 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE\_Msk            (0x1UL << LTDC\_IER\_RRIE\_Pos)              }}
\DoxyCodeLine{13362 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE                LTDC\_IER\_RRIE\_Msk                         }}
\DoxyCodeLine{13364 \textcolor{comment}{/********************  Bit definition for LTDC\_ISR register  ******************/}}
\DoxyCodeLine{13365 }
\DoxyCodeLine{13366 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF\_Pos             (0U)}}
\DoxyCodeLine{13367 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF\_Msk             (0x1UL << LTDC\_ISR\_LIF\_Pos)               }}
\DoxyCodeLine{13368 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF                 LTDC\_ISR\_LIF\_Msk                          }}
\DoxyCodeLine{13369 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF\_Pos            (1U)}}
\DoxyCodeLine{13370 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF\_Msk            (0x1UL << LTDC\_ISR\_FUIF\_Pos)              }}
\DoxyCodeLine{13371 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF                LTDC\_ISR\_FUIF\_Msk                         }}
\DoxyCodeLine{13372 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF\_Pos          (2U)}}
\DoxyCodeLine{13373 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF\_Msk          (0x1UL << LTDC\_ISR\_TERRIF\_Pos)            }}
\DoxyCodeLine{13374 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF              LTDC\_ISR\_TERRIF\_Msk                       }}
\DoxyCodeLine{13375 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF\_Pos            (3U)}}
\DoxyCodeLine{13376 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF\_Msk            (0x1UL << LTDC\_ISR\_RRIF\_Pos)              }}
\DoxyCodeLine{13377 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF                LTDC\_ISR\_RRIF\_Msk                         }}
\DoxyCodeLine{13379 \textcolor{comment}{/********************  Bit definition for LTDC\_ICR register  ******************/}}
\DoxyCodeLine{13380 }
\DoxyCodeLine{13381 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF\_Pos            (0U)}}
\DoxyCodeLine{13382 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF\_Msk            (0x1UL << LTDC\_ICR\_CLIF\_Pos)              }}
\DoxyCodeLine{13383 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF                LTDC\_ICR\_CLIF\_Msk                         }}
\DoxyCodeLine{13384 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF\_Pos           (1U)}}
\DoxyCodeLine{13385 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF\_Msk           (0x1UL << LTDC\_ICR\_CFUIF\_Pos)             }}
\DoxyCodeLine{13386 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF               LTDC\_ICR\_CFUIF\_Msk                        }}
\DoxyCodeLine{13387 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF\_Pos         (2U)}}
\DoxyCodeLine{13388 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF\_Msk         (0x1UL << LTDC\_ICR\_CTERRIF\_Pos)           }}
\DoxyCodeLine{13389 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF             LTDC\_ICR\_CTERRIF\_Msk                      }}
\DoxyCodeLine{13390 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF\_Pos           (3U)}}
\DoxyCodeLine{13391 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF\_Msk           (0x1UL << LTDC\_ICR\_CRRIF\_Pos)             }}
\DoxyCodeLine{13392 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF               LTDC\_ICR\_CRRIF\_Msk                        }}
\DoxyCodeLine{13394 \textcolor{comment}{/********************  Bit definition for LTDC\_LIPCR register  ****************/}}
\DoxyCodeLine{13395 }
\DoxyCodeLine{13396 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS\_Pos         (0U)}}
\DoxyCodeLine{13397 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS\_Msk         (0x7FFUL << LTDC\_LIPCR\_LIPOS\_Pos)         }}
\DoxyCodeLine{13398 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS             LTDC\_LIPCR\_LIPOS\_Msk                      }}
\DoxyCodeLine{13400 \textcolor{comment}{/********************  Bit definition for LTDC\_CPSR register  *****************/}}
\DoxyCodeLine{13401 }
\DoxyCodeLine{13402 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS\_Pos          (0U)}}
\DoxyCodeLine{13403 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS\_Msk          (0xFFFFUL << LTDC\_CPSR\_CYPOS\_Pos)         }}
\DoxyCodeLine{13404 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS              LTDC\_CPSR\_CYPOS\_Msk                       }}
\DoxyCodeLine{13405 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS\_Pos          (16U)}}
\DoxyCodeLine{13406 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS\_Msk          (0xFFFFUL << LTDC\_CPSR\_CXPOS\_Pos)         }}
\DoxyCodeLine{13407 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS              LTDC\_CPSR\_CXPOS\_Msk                       }}
\DoxyCodeLine{13409 \textcolor{comment}{/********************  Bit definition for LTDC\_CDSR register  *****************/}}
\DoxyCodeLine{13410 }
\DoxyCodeLine{13411 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES\_Pos           (0U)}}
\DoxyCodeLine{13412 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES\_Msk           (0x1UL << LTDC\_CDSR\_VDES\_Pos)             }}
\DoxyCodeLine{13413 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES               LTDC\_CDSR\_VDES\_Msk                        }}
\DoxyCodeLine{13414 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES\_Pos           (1U)}}
\DoxyCodeLine{13415 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES\_Msk           (0x1UL << LTDC\_CDSR\_HDES\_Pos)             }}
\DoxyCodeLine{13416 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES               LTDC\_CDSR\_HDES\_Msk                        }}
\DoxyCodeLine{13417 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS\_Pos         (2U)}}
\DoxyCodeLine{13418 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS\_Msk         (0x1UL << LTDC\_CDSR\_VSYNCS\_Pos)           }}
\DoxyCodeLine{13419 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS             LTDC\_CDSR\_VSYNCS\_Msk                      }}
\DoxyCodeLine{13420 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS\_Pos         (3U)}}
\DoxyCodeLine{13421 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS\_Msk         (0x1UL << LTDC\_CDSR\_HSYNCS\_Pos)           }}
\DoxyCodeLine{13422 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS             LTDC\_CDSR\_HSYNCS\_Msk                      }}
\DoxyCodeLine{13424 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCR register  *****************/}}
\DoxyCodeLine{13425 }
\DoxyCodeLine{13426 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN\_Pos            (0U)}}
\DoxyCodeLine{13427 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN\_Msk            (0x1UL << LTDC\_LxCR\_LEN\_Pos)              }}
\DoxyCodeLine{13428 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN                LTDC\_LxCR\_LEN\_Msk                         }}
\DoxyCodeLine{13429 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN\_Pos         (1U)}}
\DoxyCodeLine{13430 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN\_Msk         (0x1UL << LTDC\_LxCR\_COLKEN\_Pos)           }}
\DoxyCodeLine{13431 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN             LTDC\_LxCR\_COLKEN\_Msk                      }}
\DoxyCodeLine{13432 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN\_Pos         (4U)}}
\DoxyCodeLine{13433 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN\_Msk         (0x1UL << LTDC\_LxCR\_CLUTEN\_Pos)           }}
\DoxyCodeLine{13434 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN             LTDC\_LxCR\_CLUTEN\_Msk                      }}
\DoxyCodeLine{13436 \textcolor{comment}{/********************  Bit definition for LTDC\_LxWHPCR register  **************/}}
\DoxyCodeLine{13437 }
\DoxyCodeLine{13438 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS\_Pos     (0U)}}
\DoxyCodeLine{13439 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS\_Msk     (0xFFFUL << LTDC\_LxWHPCR\_WHSTPOS\_Pos)     }}
\DoxyCodeLine{13440 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS         LTDC\_LxWHPCR\_WHSTPOS\_Msk                  }}
\DoxyCodeLine{13441 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS\_Pos     (16U)}}
\DoxyCodeLine{13442 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS\_Msk     (0xFFFFUL << LTDC\_LxWHPCR\_WHSPPOS\_Pos)    }}
\DoxyCodeLine{13443 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS         LTDC\_LxWHPCR\_WHSPPOS\_Msk                  }}
\DoxyCodeLine{13445 \textcolor{comment}{/********************  Bit definition for LTDC\_LxWVPCR register  **************/}}
\DoxyCodeLine{13446 }
\DoxyCodeLine{13447 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS\_Pos     (0U)}}
\DoxyCodeLine{13448 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS\_Msk     (0xFFFUL << LTDC\_LxWVPCR\_WVSTPOS\_Pos)     }}
\DoxyCodeLine{13449 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS         LTDC\_LxWVPCR\_WVSTPOS\_Msk                  }}
\DoxyCodeLine{13450 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS\_Pos     (16U)}}
\DoxyCodeLine{13451 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS\_Msk     (0xFFFFUL << LTDC\_LxWVPCR\_WVSPPOS\_Pos)    }}
\DoxyCodeLine{13452 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS         LTDC\_LxWVPCR\_WVSPPOS\_Msk                  }}
\DoxyCodeLine{13454 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCKCR register  ***************/}}
\DoxyCodeLine{13455 }
\DoxyCodeLine{13456 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE\_Pos       (0U)}}
\DoxyCodeLine{13457 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE\_Msk       (0xFFUL << LTDC\_LxCKCR\_CKBLUE\_Pos)        }}
\DoxyCodeLine{13458 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE           LTDC\_LxCKCR\_CKBLUE\_Msk                    }}
\DoxyCodeLine{13459 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN\_Pos      (8U)}}
\DoxyCodeLine{13460 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN\_Msk      (0xFFUL << LTDC\_LxCKCR\_CKGREEN\_Pos)       }}
\DoxyCodeLine{13461 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN          LTDC\_LxCKCR\_CKGREEN\_Msk                   }}
\DoxyCodeLine{13462 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED\_Pos        (16U)}}
\DoxyCodeLine{13463 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED\_Msk        (0xFFUL << LTDC\_LxCKCR\_CKRED\_Pos)         }}
\DoxyCodeLine{13464 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED            LTDC\_LxCKCR\_CKRED\_Msk                     }}
\DoxyCodeLine{13466 \textcolor{comment}{/********************  Bit definition for LTDC\_LxPFCR register  ***************/}}
\DoxyCodeLine{13467 }
\DoxyCodeLine{13468 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF\_Pos           (0U)}}
\DoxyCodeLine{13469 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF\_Msk           (0x7UL << LTDC\_LxPFCR\_PF\_Pos)             }}
\DoxyCodeLine{13470 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF               LTDC\_LxPFCR\_PF\_Msk                        }}
\DoxyCodeLine{13472 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCACR register  ***************/}}
\DoxyCodeLine{13473 }
\DoxyCodeLine{13474 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA\_Pos       (0U)}}
\DoxyCodeLine{13475 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA\_Msk       (0xFFUL << LTDC\_LxCACR\_CONSTA\_Pos)        }}
\DoxyCodeLine{13476 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA           LTDC\_LxCACR\_CONSTA\_Msk                    }}
\DoxyCodeLine{13478 \textcolor{comment}{/********************  Bit definition for LTDC\_LxDCCR register  ***************/}}
\DoxyCodeLine{13479 }
\DoxyCodeLine{13480 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE\_Pos       (0U)}}
\DoxyCodeLine{13481 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE\_Msk       (0xFFUL << LTDC\_LxDCCR\_DCBLUE\_Pos)        }}
\DoxyCodeLine{13482 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE           LTDC\_LxDCCR\_DCBLUE\_Msk                    }}
\DoxyCodeLine{13483 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN\_Pos      (8U)}}
\DoxyCodeLine{13484 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN\_Msk      (0xFFUL << LTDC\_LxDCCR\_DCGREEN\_Pos)       }}
\DoxyCodeLine{13485 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN          LTDC\_LxDCCR\_DCGREEN\_Msk                   }}
\DoxyCodeLine{13486 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED\_Pos        (16U)}}
\DoxyCodeLine{13487 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED\_Msk        (0xFFUL << LTDC\_LxDCCR\_DCRED\_Pos)         }}
\DoxyCodeLine{13488 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED            LTDC\_LxDCCR\_DCRED\_Msk                     }}
\DoxyCodeLine{13489 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA\_Pos      (24U)}}
\DoxyCodeLine{13490 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA\_Msk      (0xFFUL << LTDC\_LxDCCR\_DCALPHA\_Pos)       }}
\DoxyCodeLine{13491 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA          LTDC\_LxDCCR\_DCALPHA\_Msk                   }}
\DoxyCodeLine{13493 \textcolor{comment}{/********************  Bit definition for LTDC\_LxBFCR register  ***************/}}
\DoxyCodeLine{13494 }
\DoxyCodeLine{13495 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2\_Pos          (0U)}}
\DoxyCodeLine{13496 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2\_Msk          (0x7UL << LTDC\_LxBFCR\_BF2\_Pos)            }}
\DoxyCodeLine{13497 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2              LTDC\_LxBFCR\_BF2\_Msk                       }}
\DoxyCodeLine{13498 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1\_Pos          (8U)}}
\DoxyCodeLine{13499 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1\_Msk          (0x7UL << LTDC\_LxBFCR\_BF1\_Pos)            }}
\DoxyCodeLine{13500 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1              LTDC\_LxBFCR\_BF1\_Msk                       }}
\DoxyCodeLine{13502 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBAR register  **************/}}
\DoxyCodeLine{13503 }
\DoxyCodeLine{13504 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD\_Pos      (0U)}}
\DoxyCodeLine{13505 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD\_Msk      (0xFFFFFFFFUL << LTDC\_LxCFBAR\_CFBADD\_Pos) }}
\DoxyCodeLine{13506 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD          LTDC\_LxCFBAR\_CFBADD\_Msk                   }}
\DoxyCodeLine{13508 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBLR register  **************/}}
\DoxyCodeLine{13509 }
\DoxyCodeLine{13510 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL\_Pos       (0U)}}
\DoxyCodeLine{13511 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL\_Msk       (0x1FFFUL << LTDC\_LxCFBLR\_CFBLL\_Pos)      }}
\DoxyCodeLine{13512 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL           LTDC\_LxCFBLR\_CFBLL\_Msk                    }}
\DoxyCodeLine{13513 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP\_Pos        (16U)}}
\DoxyCodeLine{13514 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP\_Msk        (0x1FFFUL << LTDC\_LxCFBLR\_CFBP\_Pos)       }}
\DoxyCodeLine{13515 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP            LTDC\_LxCFBLR\_CFBP\_Msk                     }}
\DoxyCodeLine{13517 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBLNR register  *************/}}
\DoxyCodeLine{13518 }
\DoxyCodeLine{13519 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR\_Pos    (0U)}}
\DoxyCodeLine{13520 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR\_Msk    (0x7FFUL << LTDC\_LxCFBLNR\_CFBLNBR\_Pos)    }}
\DoxyCodeLine{13521 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR        LTDC\_LxCFBLNR\_CFBLNBR\_Msk                 }}
\DoxyCodeLine{13523 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCLUTWR register  *************/}}
\DoxyCodeLine{13524 }
\DoxyCodeLine{13525 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE\_Pos       (0U)}}
\DoxyCodeLine{13526 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE\_Msk       (0xFFUL << LTDC\_LxCLUTWR\_BLUE\_Pos)        }}
\DoxyCodeLine{13527 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE           LTDC\_LxCLUTWR\_BLUE\_Msk                    }}
\DoxyCodeLine{13528 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN\_Pos      (8U)}}
\DoxyCodeLine{13529 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN\_Msk      (0xFFUL << LTDC\_LxCLUTWR\_GREEN\_Pos)       }}
\DoxyCodeLine{13530 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN          LTDC\_LxCLUTWR\_GREEN\_Msk                   }}
\DoxyCodeLine{13531 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED\_Pos        (16U)}}
\DoxyCodeLine{13532 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED\_Msk        (0xFFUL << LTDC\_LxCLUTWR\_RED\_Pos)         }}
\DoxyCodeLine{13533 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED            LTDC\_LxCLUTWR\_RED\_Msk                     }}
\DoxyCodeLine{13534 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD\_Pos    (24U)}}
\DoxyCodeLine{13535 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD\_Msk    (0xFFUL << LTDC\_LxCLUTWR\_CLUTADD\_Pos)     }}
\DoxyCodeLine{13536 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD        LTDC\_LxCLUTWR\_CLUTADD\_Msk                 }}
\DoxyCodeLine{13538 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13539 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13540 \textcolor{comment}{/*                                     MDMA                                   */}}
\DoxyCodeLine{13541 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13542 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13543 \textcolor{comment}{/********************  Bit definition for MDMA\_GISR0 register  ****************/}}
\DoxyCodeLine{13544 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF0\_Pos       (0U)}}
\DoxyCodeLine{13545 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF0\_Msk       (0x1UL << MDMA\_GISR0\_GIF0\_Pos)               }}
\DoxyCodeLine{13546 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF0           MDMA\_GISR0\_GIF0\_Msk                          }}
\DoxyCodeLine{13547 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF1\_Pos       (1U)}}
\DoxyCodeLine{13548 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF1\_Msk       (0x1UL << MDMA\_GISR0\_GIF1\_Pos)               }}
\DoxyCodeLine{13549 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF1           MDMA\_GISR0\_GIF1\_Msk                          }}
\DoxyCodeLine{13550 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF2\_Pos       (2U)}}
\DoxyCodeLine{13551 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF2\_Msk       (0x1UL << MDMA\_GISR0\_GIF2\_Pos)               }}
\DoxyCodeLine{13552 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF2           MDMA\_GISR0\_GIF2\_Msk                          }}
\DoxyCodeLine{13553 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF3\_Pos       (3U)}}
\DoxyCodeLine{13554 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF3\_Msk       (0x1UL << MDMA\_GISR0\_GIF3\_Pos)               }}
\DoxyCodeLine{13555 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF3           MDMA\_GISR0\_GIF3\_Msk                          }}
\DoxyCodeLine{13556 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF4\_Pos       (4U)}}
\DoxyCodeLine{13557 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF4\_Msk       (0x1UL << MDMA\_GISR0\_GIF4\_Pos)               }}
\DoxyCodeLine{13558 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF4           MDMA\_GISR0\_GIF4\_Msk                          }}
\DoxyCodeLine{13559 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF5\_Pos       (5U)}}
\DoxyCodeLine{13560 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF5\_Msk       (0x1UL << MDMA\_GISR0\_GIF5\_Pos)               }}
\DoxyCodeLine{13561 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF5           MDMA\_GISR0\_GIF5\_Msk                          }}
\DoxyCodeLine{13562 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF6\_Pos       (6U)}}
\DoxyCodeLine{13563 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF6\_Msk       (0x1UL << MDMA\_GISR0\_GIF6\_Pos)               }}
\DoxyCodeLine{13564 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF6           MDMA\_GISR0\_GIF6\_Msk                          }}
\DoxyCodeLine{13565 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF7\_Pos       (7U)}}
\DoxyCodeLine{13566 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF7\_Msk       (0x1UL << MDMA\_GISR0\_GIF7\_Pos)               }}
\DoxyCodeLine{13567 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF7           MDMA\_GISR0\_GIF7\_Msk                          }}
\DoxyCodeLine{13568 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF8\_Pos       (8U)}}
\DoxyCodeLine{13569 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF8\_Msk       (0x1UL << MDMA\_GISR0\_GIF8\_Pos)               }}
\DoxyCodeLine{13570 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF8           MDMA\_GISR0\_GIF8\_Msk                          }}
\DoxyCodeLine{13571 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF9\_Pos       (9U)}}
\DoxyCodeLine{13572 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF9\_Msk       (0x1UL << MDMA\_GISR0\_GIF9\_Pos)               }}
\DoxyCodeLine{13573 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF9           MDMA\_GISR0\_GIF9\_Msk                          }}
\DoxyCodeLine{13574 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF10\_Pos      (10U)}}
\DoxyCodeLine{13575 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF10\_Msk      (0x1UL << MDMA\_GISR0\_GIF10\_Pos)              }}
\DoxyCodeLine{13576 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF10          MDMA\_GISR0\_GIF10\_Msk                         }}
\DoxyCodeLine{13577 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF11\_Pos      (11U)}}
\DoxyCodeLine{13578 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF11\_Msk      (0x1UL << MDMA\_GISR0\_GIF11\_Pos)              }}
\DoxyCodeLine{13579 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF11          MDMA\_GISR0\_GIF11\_Msk                         }}
\DoxyCodeLine{13580 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF12\_Pos      (12U)}}
\DoxyCodeLine{13581 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF12\_Msk      (0x1UL << MDMA\_GISR0\_GIF12\_Pos)              }}
\DoxyCodeLine{13582 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF12          MDMA\_GISR0\_GIF12\_Msk                         }}
\DoxyCodeLine{13583 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF13\_Pos      (13U)}}
\DoxyCodeLine{13584 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF13\_Msk      (0x1UL << MDMA\_GISR0\_GIF13\_Pos)              }}
\DoxyCodeLine{13585 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF13          MDMA\_GISR0\_GIF13\_Msk                         }}
\DoxyCodeLine{13586 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF14\_Pos      (14U)}}
\DoxyCodeLine{13587 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF14\_Msk      (0x1UL << MDMA\_GISR0\_GIF14\_Pos)              }}
\DoxyCodeLine{13588 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF14          MDMA\_GISR0\_GIF14\_Msk                         }}
\DoxyCodeLine{13589 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF15\_Pos      (15U)}}
\DoxyCodeLine{13590 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF15\_Msk      (0x1UL << MDMA\_GISR0\_GIF15\_Pos)              }}
\DoxyCodeLine{13591 \textcolor{preprocessor}{\#define MDMA\_GISR0\_GIF15          MDMA\_GISR0\_GIF15\_Msk                         }}
\DoxyCodeLine{13593 \textcolor{comment}{/********************  Bit definition for MDMA\_CxISR register  ****************/}}
\DoxyCodeLine{13594 \textcolor{preprocessor}{\#define MDMA\_CISR\_TEIF\_Pos        (0U)}}
\DoxyCodeLine{13595 \textcolor{preprocessor}{\#define MDMA\_CISR\_TEIF\_Msk        (0x1UL << MDMA\_CISR\_TEIF\_Pos)                }}
\DoxyCodeLine{13596 \textcolor{preprocessor}{\#define MDMA\_CISR\_TEIF            MDMA\_CISR\_TEIF\_Msk                           }}
\DoxyCodeLine{13597 \textcolor{preprocessor}{\#define MDMA\_CISR\_CTCIF\_Pos       (1U)}}
\DoxyCodeLine{13598 \textcolor{preprocessor}{\#define MDMA\_CISR\_CTCIF\_Msk       (0x1UL << MDMA\_CISR\_CTCIF\_Pos)               }}
\DoxyCodeLine{13599 \textcolor{preprocessor}{\#define MDMA\_CISR\_CTCIF           MDMA\_CISR\_CTCIF\_Msk                          }}
\DoxyCodeLine{13600 \textcolor{preprocessor}{\#define MDMA\_CISR\_BRTIF\_Pos       (2U)}}
\DoxyCodeLine{13601 \textcolor{preprocessor}{\#define MDMA\_CISR\_BRTIF\_Msk       (0x1UL << MDMA\_CISR\_BRTIF\_Pos)               }}
\DoxyCodeLine{13602 \textcolor{preprocessor}{\#define MDMA\_CISR\_BRTIF           MDMA\_CISR\_BRTIF\_Msk                          }}
\DoxyCodeLine{13603 \textcolor{preprocessor}{\#define MDMA\_CISR\_BTIF\_Pos        (3U)}}
\DoxyCodeLine{13604 \textcolor{preprocessor}{\#define MDMA\_CISR\_BTIF\_Msk        (0x1UL << MDMA\_CISR\_BTIF\_Pos)                }}
\DoxyCodeLine{13605 \textcolor{preprocessor}{\#define MDMA\_CISR\_BTIF            MDMA\_CISR\_BTIF\_Msk                           }}
\DoxyCodeLine{13606 \textcolor{preprocessor}{\#define MDMA\_CISR\_TCIF\_Pos        (4U)}}
\DoxyCodeLine{13607 \textcolor{preprocessor}{\#define MDMA\_CISR\_TCIF\_Msk        (0x1UL << MDMA\_CISR\_TCIF\_Pos)                }}
\DoxyCodeLine{13608 \textcolor{preprocessor}{\#define MDMA\_CISR\_TCIF            MDMA\_CISR\_TCIF\_Msk                           }}
\DoxyCodeLine{13609 \textcolor{preprocessor}{\#define MDMA\_CISR\_CRQA\_Pos        (16U)}}
\DoxyCodeLine{13610 \textcolor{preprocessor}{\#define MDMA\_CISR\_CRQA\_Msk        (0x1UL << MDMA\_CISR\_CRQA\_Pos)                }}
\DoxyCodeLine{13611 \textcolor{preprocessor}{\#define MDMA\_CISR\_CRQA            MDMA\_CISR\_CRQA\_Msk                           }}
\DoxyCodeLine{13613 \textcolor{comment}{/********************  Bit definition for MDMA\_CxIFCR register  ****************/}}
\DoxyCodeLine{13614 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CTEIF\_Pos      (0U)}}
\DoxyCodeLine{13615 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CTEIF\_Msk      (0x1UL << MDMA\_CIFCR\_CTEIF\_Pos)              }}
\DoxyCodeLine{13616 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CTEIF          MDMA\_CIFCR\_CTEIF\_Msk                         }}
\DoxyCodeLine{13617 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CCTCIF\_Pos     (1U)}}
\DoxyCodeLine{13618 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CCTCIF\_Msk     (0x1UL << MDMA\_CIFCR\_CCTCIF\_Pos)             }}
\DoxyCodeLine{13619 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CCTCIF         MDMA\_CIFCR\_CCTCIF\_Msk                        }}
\DoxyCodeLine{13620 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBRTIF\_Pos     (2U)}}
\DoxyCodeLine{13621 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBRTIF\_Msk     (0x1UL << MDMA\_CIFCR\_CBRTIF\_Pos)             }}
\DoxyCodeLine{13622 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBRTIF         MDMA\_CIFCR\_CBRTIF\_Msk                        }}
\DoxyCodeLine{13623 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBTIF\_Pos      (3U)}}
\DoxyCodeLine{13624 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBTIF\_Msk      (0x1UL << MDMA\_CIFCR\_CBTIF\_Pos)              }}
\DoxyCodeLine{13625 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CBTIF          MDMA\_CIFCR\_CBTIF\_Msk                         }}
\DoxyCodeLine{13626 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CLTCIF\_Pos     (4U)}}
\DoxyCodeLine{13627 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CLTCIF\_Msk     (0x1UL << MDMA\_CIFCR\_CLTCIF\_Pos)             }}
\DoxyCodeLine{13628 \textcolor{preprocessor}{\#define MDMA\_CIFCR\_CLTCIF         MDMA\_CIFCR\_CLTCIF\_Msk                        }}
\DoxyCodeLine{13630 \textcolor{comment}{/********************  Bit definition for MDMA\_CxESR register  ****************/}}
\DoxyCodeLine{13631 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEA\_Pos         (0U)}}
\DoxyCodeLine{13632 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEA\_Msk         (0x7FUL << MDMA\_CESR\_TEA\_Pos)                }}
\DoxyCodeLine{13633 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEA             MDMA\_CESR\_TEA\_Msk                            }}
\DoxyCodeLine{13634 \textcolor{preprocessor}{\#define MDMA\_CESR\_TED\_Pos         (7U)}}
\DoxyCodeLine{13635 \textcolor{preprocessor}{\#define MDMA\_CESR\_TED\_Msk         (0x1UL << MDMA\_CESR\_TED\_Pos)                 }}
\DoxyCodeLine{13636 \textcolor{preprocessor}{\#define MDMA\_CESR\_TED             MDMA\_CESR\_TED\_Msk                            }}
\DoxyCodeLine{13637 \textcolor{preprocessor}{\#define MDMA\_CESR\_TELD\_Pos        (8U)}}
\DoxyCodeLine{13638 \textcolor{preprocessor}{\#define MDMA\_CESR\_TELD\_Msk        (0x1UL << MDMA\_CESR\_TELD\_Pos)                }}
\DoxyCodeLine{13639 \textcolor{preprocessor}{\#define MDMA\_CESR\_TELD            MDMA\_CESR\_TELD\_Msk                           }}
\DoxyCodeLine{13640 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEMD\_Pos        (9U)}}
\DoxyCodeLine{13641 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEMD\_Msk        (0x1UL << MDMA\_CESR\_TEMD\_Pos)                }}
\DoxyCodeLine{13642 \textcolor{preprocessor}{\#define MDMA\_CESR\_TEMD            MDMA\_CESR\_TEMD\_Msk                           }}
\DoxyCodeLine{13643 \textcolor{preprocessor}{\#define MDMA\_CESR\_ASE\_Pos         (10U)}}
\DoxyCodeLine{13644 \textcolor{preprocessor}{\#define MDMA\_CESR\_ASE\_Msk         (0x1UL << MDMA\_CESR\_ASE\_Pos)                 }}
\DoxyCodeLine{13645 \textcolor{preprocessor}{\#define MDMA\_CESR\_ASE             MDMA\_CESR\_ASE\_Msk                            }}
\DoxyCodeLine{13646 \textcolor{preprocessor}{\#define MDMA\_CESR\_BSE\_Pos         (11U)}}
\DoxyCodeLine{13647 \textcolor{preprocessor}{\#define MDMA\_CESR\_BSE\_Msk         (0x1UL << MDMA\_CESR\_BSE\_Pos)                 }}
\DoxyCodeLine{13648 \textcolor{preprocessor}{\#define MDMA\_CESR\_BSE             MDMA\_CESR\_BSE\_Msk                            }}
\DoxyCodeLine{13650 \textcolor{comment}{/********************  Bit definition for MDMA\_CxCR register  ****************/}}
\DoxyCodeLine{13651 \textcolor{preprocessor}{\#define MDMA\_CCR\_EN\_Pos           (0U)}}
\DoxyCodeLine{13652 \textcolor{preprocessor}{\#define MDMA\_CCR\_EN\_Msk           (0x1UL << MDMA\_CCR\_EN\_Pos)                   }}
\DoxyCodeLine{13653 \textcolor{preprocessor}{\#define MDMA\_CCR\_EN               MDMA\_CCR\_EN\_Msk                              }}
\DoxyCodeLine{13654 \textcolor{preprocessor}{\#define MDMA\_CCR\_TEIE\_Pos         (1U)}}
\DoxyCodeLine{13655 \textcolor{preprocessor}{\#define MDMA\_CCR\_TEIE\_Msk         (0x1UL << MDMA\_CCR\_TEIE\_Pos)                 }}
\DoxyCodeLine{13656 \textcolor{preprocessor}{\#define MDMA\_CCR\_TEIE             MDMA\_CCR\_TEIE\_Msk                            }}
\DoxyCodeLine{13657 \textcolor{preprocessor}{\#define MDMA\_CCR\_CTCIE\_Pos        (2U)}}
\DoxyCodeLine{13658 \textcolor{preprocessor}{\#define MDMA\_CCR\_CTCIE\_Msk        (0x1UL << MDMA\_CCR\_CTCIE\_Pos)                }}
\DoxyCodeLine{13659 \textcolor{preprocessor}{\#define MDMA\_CCR\_CTCIE            MDMA\_CCR\_CTCIE\_Msk                           }}
\DoxyCodeLine{13660 \textcolor{preprocessor}{\#define MDMA\_CCR\_BRTIE\_Pos        (3U)}}
\DoxyCodeLine{13661 \textcolor{preprocessor}{\#define MDMA\_CCR\_BRTIE\_Msk        (0x1UL << MDMA\_CCR\_BRTIE\_Pos)                }}
\DoxyCodeLine{13662 \textcolor{preprocessor}{\#define MDMA\_CCR\_BRTIE            MDMA\_CCR\_BRTIE\_Msk                           }}
\DoxyCodeLine{13663 \textcolor{preprocessor}{\#define MDMA\_CCR\_BTIE\_Pos         (4U)}}
\DoxyCodeLine{13664 \textcolor{preprocessor}{\#define MDMA\_CCR\_BTIE\_Msk         (0x1UL << MDMA\_CCR\_BTIE\_Pos)                 }}
\DoxyCodeLine{13665 \textcolor{preprocessor}{\#define MDMA\_CCR\_BTIE             MDMA\_CCR\_BTIE\_Msk                            }}
\DoxyCodeLine{13666 \textcolor{preprocessor}{\#define MDMA\_CCR\_TCIE\_Pos         (5U)}}
\DoxyCodeLine{13667 \textcolor{preprocessor}{\#define MDMA\_CCR\_TCIE\_Msk         (0x1UL << MDMA\_CCR\_TCIE\_Pos)                 }}
\DoxyCodeLine{13668 \textcolor{preprocessor}{\#define MDMA\_CCR\_TCIE             MDMA\_CCR\_TCIE\_Msk                            }}
\DoxyCodeLine{13669 \textcolor{preprocessor}{\#define MDMA\_CCR\_PL\_Pos           (6U)}}
\DoxyCodeLine{13670 \textcolor{preprocessor}{\#define MDMA\_CCR\_PL\_Msk           (0x3UL << MDMA\_CCR\_PL\_Pos)                   }}
\DoxyCodeLine{13671 \textcolor{preprocessor}{\#define MDMA\_CCR\_PL               MDMA\_CCR\_PL\_Msk                              }}
\DoxyCodeLine{13672 \textcolor{preprocessor}{\#define MDMA\_CCR\_PL\_0             (0x1UL << MDMA\_CCR\_PL\_Pos)                    }}
\DoxyCodeLine{13673 \textcolor{preprocessor}{\#define MDMA\_CCR\_PL\_1             (0x2UL << MDMA\_CCR\_PL\_Pos)                    }}
\DoxyCodeLine{13674 \textcolor{preprocessor}{\#define MDMA\_CCR\_BEX\_Pos          (12U)}}
\DoxyCodeLine{13675 \textcolor{preprocessor}{\#define MDMA\_CCR\_BEX\_Msk          (0x1UL << MDMA\_CCR\_BEX\_Pos)                  }}
\DoxyCodeLine{13676 \textcolor{preprocessor}{\#define MDMA\_CCR\_BEX              MDMA\_CCR\_BEX\_Msk                             }}
\DoxyCodeLine{13677 \textcolor{preprocessor}{\#define MDMA\_CCR\_HEX\_Pos          (13U)}}
\DoxyCodeLine{13678 \textcolor{preprocessor}{\#define MDMA\_CCR\_HEX\_Msk          (0x1UL << MDMA\_CCR\_HEX\_Pos)                  }}
\DoxyCodeLine{13679 \textcolor{preprocessor}{\#define MDMA\_CCR\_HEX              MDMA\_CCR\_HEX\_Msk                             }}
\DoxyCodeLine{13680 \textcolor{preprocessor}{\#define MDMA\_CCR\_WEX\_Pos          (14U)}}
\DoxyCodeLine{13681 \textcolor{preprocessor}{\#define MDMA\_CCR\_WEX\_Msk          (0x1UL << MDMA\_CCR\_WEX\_Pos)                  }}
\DoxyCodeLine{13682 \textcolor{preprocessor}{\#define MDMA\_CCR\_WEX              MDMA\_CCR\_WEX\_Msk                             }}
\DoxyCodeLine{13683 \textcolor{preprocessor}{\#define MDMA\_CCR\_SWRQ\_Pos         (16U)}}
\DoxyCodeLine{13684 \textcolor{preprocessor}{\#define MDMA\_CCR\_SWRQ\_Msk         (0x1UL << MDMA\_CCR\_SWRQ\_Pos)                 }}
\DoxyCodeLine{13685 \textcolor{preprocessor}{\#define MDMA\_CCR\_SWRQ             MDMA\_CCR\_SWRQ\_Msk                            }}
\DoxyCodeLine{13687 \textcolor{comment}{/********************  Bit definition for MDMA\_CxTCR register  ****************/}}
\DoxyCodeLine{13688 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINC\_Pos        (0U)}}
\DoxyCodeLine{13689 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINC\_Msk        (0x3UL << MDMA\_CTCR\_SINC\_Pos)                }}
\DoxyCodeLine{13690 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINC            MDMA\_CTCR\_SINC\_Msk                           }}
\DoxyCodeLine{13691 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINC\_0          (0x1UL << MDMA\_CTCR\_SINC\_Pos)                 }}
\DoxyCodeLine{13692 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINC\_1          (0x2UL << MDMA\_CTCR\_SINC\_Pos)                 }}
\DoxyCodeLine{13693 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINC\_Pos        (2U)}}
\DoxyCodeLine{13694 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINC\_Msk        (0x3UL << MDMA\_CTCR\_DINC\_Pos)                }}
\DoxyCodeLine{13695 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINC            MDMA\_CTCR\_DINC\_Msk                           }}
\DoxyCodeLine{13696 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINC\_0          (0x1UL << MDMA\_CTCR\_DINC\_Pos)                 }}
\DoxyCodeLine{13697 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINC\_1          (0x2UL << MDMA\_CTCR\_DINC\_Pos)                 }}
\DoxyCodeLine{13698 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SSIZE\_Pos       (4U)}}
\DoxyCodeLine{13699 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SSIZE\_Msk       (0x3UL << MDMA\_CTCR\_SSIZE\_Pos)               }}
\DoxyCodeLine{13700 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SSIZE           MDMA\_CTCR\_SSIZE\_Msk                          }}
\DoxyCodeLine{13701 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SSIZE\_0         (0x1UL << MDMA\_CTCR\_SSIZE\_Pos)                }}
\DoxyCodeLine{13702 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SSIZE\_1         (0x2UL << MDMA\_CTCR\_SSIZE\_Pos)                }}
\DoxyCodeLine{13703 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DSIZE\_Pos       (6U)}}
\DoxyCodeLine{13704 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DSIZE\_Msk       (0x3UL << MDMA\_CTCR\_DSIZE\_Pos)               }}
\DoxyCodeLine{13705 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DSIZE           MDMA\_CTCR\_DSIZE\_Msk                          }}
\DoxyCodeLine{13706 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DSIZE\_0         (0x1UL << MDMA\_CTCR\_DSIZE\_Pos)                }}
\DoxyCodeLine{13707 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DSIZE\_1         (0x2UL << MDMA\_CTCR\_DSIZE\_Pos)                }}
\DoxyCodeLine{13708 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINCOS\_Pos      (8U)}}
\DoxyCodeLine{13709 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINCOS\_Msk      (0x3UL << MDMA\_CTCR\_SINCOS\_Pos)              }}
\DoxyCodeLine{13710 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINCOS          MDMA\_CTCR\_SINCOS\_Msk                         }}
\DoxyCodeLine{13711 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINCOS\_0        (0x1UL << MDMA\_CTCR\_SINCOS\_Pos)               }}
\DoxyCodeLine{13712 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SINCOS\_1        (0x2UL << MDMA\_CTCR\_SINCOS\_Pos)               }}
\DoxyCodeLine{13713 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINCOS\_Pos      (10U)}}
\DoxyCodeLine{13714 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINCOS\_Msk      (0x3UL << MDMA\_CTCR\_DINCOS\_Pos)              }}
\DoxyCodeLine{13715 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINCOS          MDMA\_CTCR\_DINCOS\_Msk                         }}
\DoxyCodeLine{13716 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINCOS\_0        (0x1UL << MDMA\_CTCR\_DINCOS\_Pos)               }}
\DoxyCodeLine{13717 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DINCOS\_1        (0x2UL << MDMA\_CTCR\_DINCOS\_Pos)               }}
\DoxyCodeLine{13718 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST\_Pos      (12U)}}
\DoxyCodeLine{13719 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST\_Msk      (0x7UL << MDMA\_CTCR\_SBURST\_Pos)              }}
\DoxyCodeLine{13720 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST          MDMA\_CTCR\_SBURST\_Msk                         }}
\DoxyCodeLine{13721 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST\_0        (0x1UL << MDMA\_CTCR\_SBURST\_Pos)               }}
\DoxyCodeLine{13722 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST\_1        (0x2UL << MDMA\_CTCR\_SBURST\_Pos)               }}
\DoxyCodeLine{13723 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SBURST\_2        (0x4UL << MDMA\_CTCR\_SBURST\_Pos)               }}
\DoxyCodeLine{13724 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST\_Pos      (15U)}}
\DoxyCodeLine{13725 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST\_Msk      (0x7UL << MDMA\_CTCR\_DBURST\_Pos)              }}
\DoxyCodeLine{13726 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST          MDMA\_CTCR\_DBURST\_Msk                         }}
\DoxyCodeLine{13727 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST\_0        (0x1UL << MDMA\_CTCR\_DBURST\_Pos)               }}
\DoxyCodeLine{13728 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST\_1        (0x2UL << MDMA\_CTCR\_DBURST\_Pos)               }}
\DoxyCodeLine{13729 \textcolor{preprocessor}{\#define MDMA\_CTCR\_DBURST\_2        (0x4UL << MDMA\_CTCR\_DBURST\_Pos)               }}
\DoxyCodeLine{13730 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TLEN\_Pos        (18U)}}
\DoxyCodeLine{13731 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TLEN\_Msk        (0x7FUL << MDMA\_CTCR\_TLEN\_Pos)               }}
\DoxyCodeLine{13732 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TLEN            MDMA\_CTCR\_TLEN\_Msk                           }}
\DoxyCodeLine{13733 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PKE\_Pos         (25U)}}
\DoxyCodeLine{13734 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PKE\_Msk         (0x1UL << MDMA\_CTCR\_PKE\_Pos)                 }}
\DoxyCodeLine{13735 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PKE             MDMA\_CTCR\_PKE\_Msk                            }}
\DoxyCodeLine{13736 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PAM\_Pos         (26U)}}
\DoxyCodeLine{13737 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PAM\_Msk         (0x3UL << MDMA\_CTCR\_PAM\_Pos)                 }}
\DoxyCodeLine{13738 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PAM             MDMA\_CTCR\_PAM\_Msk                            }}
\DoxyCodeLine{13739 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PAM\_0           (0x1UL << MDMA\_CTCR\_PAM\_Pos)                  }}
\DoxyCodeLine{13740 \textcolor{preprocessor}{\#define MDMA\_CTCR\_PAM\_1           (0x2UL << MDMA\_CTCR\_PAM\_Pos)                  }}
\DoxyCodeLine{13741 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TRGM\_Pos        (28U)}}
\DoxyCodeLine{13742 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TRGM\_Msk        (0x3UL << MDMA\_CTCR\_TRGM\_Pos)                }}
\DoxyCodeLine{13743 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TRGM            MDMA\_CTCR\_TRGM\_Msk                           }}
\DoxyCodeLine{13744 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TRGM\_0          (0x1UL << MDMA\_CTCR\_TRGM\_Pos)                 }}
\DoxyCodeLine{13745 \textcolor{preprocessor}{\#define MDMA\_CTCR\_TRGM\_1          (0x2UL << MDMA\_CTCR\_TRGM\_Pos)                 }}
\DoxyCodeLine{13746 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SWRM\_Pos        (30U)}}
\DoxyCodeLine{13747 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SWRM\_Msk        (0x1UL << MDMA\_CTCR\_SWRM\_Pos)                }}
\DoxyCodeLine{13748 \textcolor{preprocessor}{\#define MDMA\_CTCR\_SWRM            MDMA\_CTCR\_SWRM\_Msk                           }}
\DoxyCodeLine{13749 \textcolor{preprocessor}{\#define MDMA\_CTCR\_BWM\_Pos         (31U)}}
\DoxyCodeLine{13750 \textcolor{preprocessor}{\#define MDMA\_CTCR\_BWM\_Msk         (0x1UL << MDMA\_CTCR\_BWM\_Pos)                 }}
\DoxyCodeLine{13751 \textcolor{preprocessor}{\#define MDMA\_CTCR\_BWM             MDMA\_CTCR\_BWM\_Msk                            }}
\DoxyCodeLine{13753 \textcolor{comment}{/********************  Bit definition for MDMA\_CxBNDTR register  ****************/}}
\DoxyCodeLine{13754 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BNDT\_Pos      (0U)}}
\DoxyCodeLine{13755 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BNDT\_Msk      (0x1FFFFUL << MDMA\_CBNDTR\_BNDT\_Pos)          }}
\DoxyCodeLine{13756 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BNDT          MDMA\_CBNDTR\_BNDT\_Msk                         }}
\DoxyCodeLine{13757 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRSUM\_Pos     (18U)}}
\DoxyCodeLine{13758 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRSUM\_Msk     (0x1UL << MDMA\_CBNDTR\_BRSUM\_Pos)             }}
\DoxyCodeLine{13759 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRSUM         MDMA\_CBNDTR\_BRSUM\_Msk                        }}
\DoxyCodeLine{13760 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRDUM\_Pos     (19U)}}
\DoxyCodeLine{13761 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRDUM\_Msk     (0x1UL << MDMA\_CBNDTR\_BRDUM\_Pos)             }}
\DoxyCodeLine{13762 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRDUM         MDMA\_CBNDTR\_BRDUM\_Msk                        }}
\DoxyCodeLine{13763 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRC\_Pos       (20U)}}
\DoxyCodeLine{13764 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRC\_Msk       (0xFFFUL << MDMA\_CBNDTR\_BRC\_Pos)             }}
\DoxyCodeLine{13765 \textcolor{preprocessor}{\#define MDMA\_CBNDTR\_BRC           MDMA\_CBNDTR\_BRC\_Msk                          }}
\DoxyCodeLine{13767 \textcolor{comment}{/********************  Bit definition for MDMA\_CxSAR register  ****************/}}
\DoxyCodeLine{13768 \textcolor{preprocessor}{\#define MDMA\_CSAR\_SAR\_Pos         (0U)}}
\DoxyCodeLine{13769 \textcolor{preprocessor}{\#define MDMA\_CSAR\_SAR\_Msk         (0xFFFFFFFFUL << MDMA\_CSAR\_SAR\_Pos)          }}
\DoxyCodeLine{13770 \textcolor{preprocessor}{\#define MDMA\_CSAR\_SAR             MDMA\_CSAR\_SAR\_Msk                            }}
\DoxyCodeLine{13772 \textcolor{comment}{/********************  Bit definition for MDMA\_CxDAR register  ****************/}}
\DoxyCodeLine{13773 \textcolor{preprocessor}{\#define MDMA\_CDAR\_DAR\_Pos         (0U)}}
\DoxyCodeLine{13774 \textcolor{preprocessor}{\#define MDMA\_CDAR\_DAR\_Msk         (0xFFFFFFFFUL << MDMA\_CDAR\_DAR\_Pos)          }}
\DoxyCodeLine{13775 \textcolor{preprocessor}{\#define MDMA\_CDAR\_DAR             MDMA\_CDAR\_DAR\_Msk                            }}
\DoxyCodeLine{13777 \textcolor{comment}{/********************  Bit definition for MDMA\_CxBRUR  ************************/}}
\DoxyCodeLine{13778 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_SUV\_Pos        (0U)}}
\DoxyCodeLine{13779 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_SUV\_Msk        (0xFFFFUL << MDMA\_CBRUR\_SUV\_Pos)             }}
\DoxyCodeLine{13780 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_SUV            MDMA\_CBRUR\_SUV\_Msk                           }}
\DoxyCodeLine{13781 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_DUV\_Pos        (16U)}}
\DoxyCodeLine{13782 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_DUV\_Msk        (0xFFFFUL << MDMA\_CBRUR\_DUV\_Pos)             }}
\DoxyCodeLine{13783 \textcolor{preprocessor}{\#define MDMA\_CBRUR\_DUV            MDMA\_CBRUR\_DUV\_Msk                           }}
\DoxyCodeLine{13785 \textcolor{comment}{/********************  Bit definition for MDMA\_CxLAR  *************************/}}
\DoxyCodeLine{13786 \textcolor{preprocessor}{\#define MDMA\_CLAR\_LAR\_Pos         (0U)}}
\DoxyCodeLine{13787 \textcolor{preprocessor}{\#define MDMA\_CLAR\_LAR\_Msk         (0xFFFFFFFFUL << MDMA\_CLAR\_LAR\_Pos)          }}
\DoxyCodeLine{13788 \textcolor{preprocessor}{\#define MDMA\_CLAR\_LAR             MDMA\_CLAR\_LAR\_Msk                            }}
\DoxyCodeLine{13790 \textcolor{comment}{/********************  Bit definition for MDMA\_CxTBR)  ************************/}}
\DoxyCodeLine{13791 \textcolor{preprocessor}{\#define MDMA\_CTBR\_TSEL\_Pos        (0U)}}
\DoxyCodeLine{13792 \textcolor{preprocessor}{\#define MDMA\_CTBR\_TSEL\_Msk        (0xFFUL << MDMA\_CTBR\_TSEL\_Pos)               }}
\DoxyCodeLine{13793 \textcolor{preprocessor}{\#define MDMA\_CTBR\_TSEL            MDMA\_CTBR\_TSEL\_Msk                           }}
\DoxyCodeLine{13794 \textcolor{preprocessor}{\#define MDMA\_CTBR\_SBUS\_Pos        (16U)}}
\DoxyCodeLine{13795 \textcolor{preprocessor}{\#define MDMA\_CTBR\_SBUS\_Msk        (0x1UL << MDMA\_CTBR\_SBUS\_Pos)                }}
\DoxyCodeLine{13796 \textcolor{preprocessor}{\#define MDMA\_CTBR\_SBUS            MDMA\_CTBR\_SBUS\_Msk                           }}
\DoxyCodeLine{13797 \textcolor{preprocessor}{\#define MDMA\_CTBR\_DBUS\_Pos        (17U)}}
\DoxyCodeLine{13798 \textcolor{preprocessor}{\#define MDMA\_CTBR\_DBUS\_Msk        (0x1UL << MDMA\_CTBR\_DBUS\_Pos)                }}
\DoxyCodeLine{13799 \textcolor{preprocessor}{\#define MDMA\_CTBR\_DBUS            MDMA\_CTBR\_DBUS\_Msk                           }}
\DoxyCodeLine{13801 \textcolor{comment}{/********************  Bit definition for MDMA\_CxMAR)  ************************/}}
\DoxyCodeLine{13802 \textcolor{preprocessor}{\#define MDMA\_CMAR\_MAR\_Pos         (0U)}}
\DoxyCodeLine{13803 \textcolor{preprocessor}{\#define MDMA\_CMAR\_MAR\_Msk         (0xFFFFFFFFUL << MDMA\_CMAR\_MAR\_Pos)          }}
\DoxyCodeLine{13804 \textcolor{preprocessor}{\#define MDMA\_CMAR\_MAR             MDMA\_CMAR\_MAR\_Msk                            }}
\DoxyCodeLine{13806 \textcolor{comment}{/********************  Bit definition for MDMA\_CxMDR)  ************************/}}
\DoxyCodeLine{13807 \textcolor{preprocessor}{\#define MDMA\_CMDR\_MDR\_Pos         (0U)}}
\DoxyCodeLine{13808 \textcolor{preprocessor}{\#define MDMA\_CMDR\_MDR\_Msk         (0xFFFFFFFFUL << MDMA\_CMDR\_MDR\_Pos)          }}
\DoxyCodeLine{13809 \textcolor{preprocessor}{\#define MDMA\_CMDR\_MDR             MDMA\_CMDR\_MDR\_Msk                            }}
\DoxyCodeLine{13811 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13812 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13813 \textcolor{comment}{/*                         Operational Amplifier (OPAMP)                      */}}
\DoxyCodeLine{13814 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13815 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13816 \textcolor{comment}{/*********************  Bit definition for OPAMPx\_CSR register  ***************/}}
\DoxyCodeLine{13817 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Pos           (0U)}}
\DoxyCodeLine{13818 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN\_Msk           (0x1UL << OPAMP\_CSR\_OPAMPxEN\_Pos)     }}
\DoxyCodeLine{13819 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAMPxEN               OPAMP\_CSR\_OPAMPxEN\_Msk                }}
\DoxyCodeLine{13820 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Pos            (1U)}}
\DoxyCodeLine{13821 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP\_Msk            (0x1UL << OPAMP\_CSR\_FORCEVP\_Pos)      }}
\DoxyCodeLine{13822 \textcolor{preprocessor}{\#define OPAMP\_CSR\_FORCEVP                OPAMP\_CSR\_FORCEVP\_Msk                 }}
\DoxyCodeLine{13824 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Pos              (2U)}}
\DoxyCodeLine{13825 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_Msk              (0x3UL << OPAMP\_CSR\_VPSEL\_Pos)        }}
\DoxyCodeLine{13826 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL                  OPAMP\_CSR\_VPSEL\_Msk                   }}
\DoxyCodeLine{13827 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_0                (0x1UL << OPAMP\_CSR\_VPSEL\_Pos)         }}
\DoxyCodeLine{13828 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VPSEL\_1                (0x2UL << OPAMP\_CSR\_VPSEL\_Pos)         }}
\DoxyCodeLine{13830 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Pos              (5U)}}
\DoxyCodeLine{13831 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_Msk              (0x3UL << OPAMP\_CSR\_VMSEL\_Pos)        }}
\DoxyCodeLine{13832 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL                  OPAMP\_CSR\_VMSEL\_Msk                   }}
\DoxyCodeLine{13833 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_0                (0x1UL << OPAMP\_CSR\_VMSEL\_Pos)         }}
\DoxyCodeLine{13834 \textcolor{preprocessor}{\#define OPAMP\_CSR\_VMSEL\_1                (0x2UL << OPAMP\_CSR\_VMSEL\_Pos)         }}
\DoxyCodeLine{13836 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAHSM\_Pos             (8U)}}
\DoxyCodeLine{13837 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAHSM\_Msk             (0x1UL << OPAMP\_CSR\_OPAHSM\_Pos)       }}
\DoxyCodeLine{13838 \textcolor{preprocessor}{\#define OPAMP\_CSR\_OPAHSM                 OPAMP\_CSR\_OPAHSM\_Msk                  }}
\DoxyCodeLine{13839 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Pos              (11U)}}
\DoxyCodeLine{13840 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON\_Msk              (0x1UL << OPAMP\_CSR\_CALON\_Pos)        }}
\DoxyCodeLine{13841 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALON                  OPAMP\_CSR\_CALON\_Msk                   }}
\DoxyCodeLine{13843 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Pos             (12U)}}
\DoxyCodeLine{13844 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_Msk             (0x3UL << OPAMP\_CSR\_CALSEL\_Pos)       }}
\DoxyCodeLine{13845 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL                 OPAMP\_CSR\_CALSEL\_Msk                  }}
\DoxyCodeLine{13846 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_0               (0x1UL << OPAMP\_CSR\_CALSEL\_Pos)        }}
\DoxyCodeLine{13847 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALSEL\_1               (0x2UL << OPAMP\_CSR\_CALSEL\_Pos)        }}
\DoxyCodeLine{13849 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Pos             (14U)}}
\DoxyCodeLine{13850 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_Msk             (0xFUL << OPAMP\_CSR\_PGGAIN\_Pos)       }}
\DoxyCodeLine{13851 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN                 OPAMP\_CSR\_PGGAIN\_Msk                  }}
\DoxyCodeLine{13852 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_0               (0x1UL << OPAMP\_CSR\_PGGAIN\_Pos)        }}
\DoxyCodeLine{13853 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_1               (0x2UL << OPAMP\_CSR\_PGGAIN\_Pos)        }}
\DoxyCodeLine{13854 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_2               (0x4UL << OPAMP\_CSR\_PGGAIN\_Pos)        }}
\DoxyCodeLine{13855 \textcolor{preprocessor}{\#define OPAMP\_CSR\_PGGAIN\_3               (0x8UL << OPAMP\_CSR\_PGGAIN\_Pos)        }}
\DoxyCodeLine{13857 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Pos           (18U)}}
\DoxyCodeLine{13858 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM\_Msk           (0x1UL << OPAMP\_CSR\_USERTRIM\_Pos)     }}
\DoxyCodeLine{13859 \textcolor{preprocessor}{\#define OPAMP\_CSR\_USERTRIM               OPAMP\_CSR\_USERTRIM\_Msk                }}
\DoxyCodeLine{13860 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TSTREF\_Pos             (29U)}}
\DoxyCodeLine{13861 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TSTREF\_Msk             (0x1UL << OPAMP\_CSR\_TSTREF\_Pos)       }}
\DoxyCodeLine{13862 \textcolor{preprocessor}{\#define OPAMP\_CSR\_TSTREF                 OPAMP\_CSR\_TSTREF\_Msk                  }}
\DoxyCodeLine{13863 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALOUT\_Pos             (30U)}}
\DoxyCodeLine{13864 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALOUT\_Msk             (0x1UL << OPAMP\_CSR\_CALOUT\_Pos)       }}
\DoxyCodeLine{13865 \textcolor{preprocessor}{\#define OPAMP\_CSR\_CALOUT                 OPAMP\_CSR\_CALOUT\_Msk                  }}
\DoxyCodeLine{13867 \textcolor{comment}{/*********************  Bit definition for OPAMP1\_CSR register  ***************/}}
\DoxyCodeLine{13868 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAEN\_Pos              (0U)}}
\DoxyCodeLine{13869 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAEN\_Msk              (0x1UL << OPAMP1\_CSR\_OPAEN\_Pos)      }}
\DoxyCodeLine{13870 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAEN                  OPAMP1\_CSR\_OPAEN\_Msk                 }}
\DoxyCodeLine{13871 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_FORCEVP\_Pos            (1U)}}
\DoxyCodeLine{13872 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_FORCEVP\_Msk            (0x1UL << OPAMP1\_CSR\_FORCEVP\_Pos)    }}
\DoxyCodeLine{13873 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_FORCEVP                OPAMP1\_CSR\_FORCEVP\_Msk               }}
\DoxyCodeLine{13875 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VPSEL\_Pos              (2U)}}
\DoxyCodeLine{13876 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VPSEL\_Msk              (0x3UL << OPAMP1\_CSR\_VPSEL\_Pos)      }}
\DoxyCodeLine{13877 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VPSEL                  OPAMP1\_CSR\_VPSEL\_Msk                 }}
\DoxyCodeLine{13878 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VPSEL\_0                (0x1UL << OPAMP1\_CSR\_VPSEL\_Pos)       }}
\DoxyCodeLine{13879 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VPSEL\_1                (0x2UL << OPAMP1\_CSR\_VPSEL\_Pos)       }}
\DoxyCodeLine{13881 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VMSEL\_Pos              (5U)}}
\DoxyCodeLine{13882 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VMSEL\_Msk              (0x3UL << OPAMP1\_CSR\_VMSEL\_Pos)      }}
\DoxyCodeLine{13883 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VMSEL                  OPAMP1\_CSR\_VMSEL\_Msk                 }}
\DoxyCodeLine{13884 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VMSEL\_0                (0x1UL << OPAMP1\_CSR\_VMSEL\_Pos)       }}
\DoxyCodeLine{13885 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_VMSEL\_1                (0x2UL << OPAMP1\_CSR\_VMSEL\_Pos)       }}
\DoxyCodeLine{13887 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAHSM\_Pos             (8U)}}
\DoxyCodeLine{13888 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAHSM\_Msk             (0x1UL << OPAMP1\_CSR\_OPAHSM\_Pos)     }}
\DoxyCodeLine{13889 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_OPAHSM                 OPAMP1\_CSR\_OPAHSM\_Msk                }}
\DoxyCodeLine{13890 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALON\_Pos              (11U)}}
\DoxyCodeLine{13891 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALON\_Msk              (0x1UL << OPAMP1\_CSR\_CALON\_Pos)      }}
\DoxyCodeLine{13892 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALON                  OPAMP1\_CSR\_CALON\_Msk                 }}
\DoxyCodeLine{13894 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALSEL\_Pos             (12U)}}
\DoxyCodeLine{13895 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALSEL\_Msk             (0x3UL << OPAMP1\_CSR\_CALSEL\_Pos)     }}
\DoxyCodeLine{13896 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALSEL                 OPAMP1\_CSR\_CALSEL\_Msk                }}
\DoxyCodeLine{13897 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALSEL\_0               (0x1UL << OPAMP1\_CSR\_CALSEL\_Pos)      }}
\DoxyCodeLine{13898 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALSEL\_1               (0x2UL << OPAMP1\_CSR\_CALSEL\_Pos)      }}
\DoxyCodeLine{13900 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_Pos             (14U)}}
\DoxyCodeLine{13901 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_Msk             (0xFUL << OPAMP1\_CSR\_PGGAIN\_Pos)     }}
\DoxyCodeLine{13902 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN                 OPAMP1\_CSR\_PGGAIN\_Msk                }}
\DoxyCodeLine{13903 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_0               (0x1UL << OPAMP1\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13904 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_1               (0x2UL << OPAMP1\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13905 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_2               (0x4UL << OPAMP1\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13906 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_PGGAIN\_3               (0x8UL << OPAMP1\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13908 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_USERTRIM\_Pos           (18U)}}
\DoxyCodeLine{13909 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_USERTRIM\_Msk           (0x1UL << OPAMP1\_CSR\_USERTRIM\_Pos)   }}
\DoxyCodeLine{13910 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_USERTRIM               OPAMP1\_CSR\_USERTRIM\_Msk              }}
\DoxyCodeLine{13911 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_TSTREF\_Pos             (29U)}}
\DoxyCodeLine{13912 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_TSTREF\_Msk             (0x1UL << OPAMP1\_CSR\_TSTREF\_Pos)     }}
\DoxyCodeLine{13913 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_TSTREF                 OPAMP1\_CSR\_TSTREF\_Msk                }}
\DoxyCodeLine{13914 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALOUT\_Pos             (30U)}}
\DoxyCodeLine{13915 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALOUT\_Msk             (0x1UL << OPAMP1\_CSR\_CALOUT\_Pos)     }}
\DoxyCodeLine{13916 \textcolor{preprocessor}{\#define OPAMP1\_CSR\_CALOUT                 OPAMP1\_CSR\_CALOUT\_Msk                }}
\DoxyCodeLine{13918 \textcolor{comment}{/*********************  Bit definition for OPAMP2\_CSR register  ***************/}}
\DoxyCodeLine{13919 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAEN\_Pos              (0U)}}
\DoxyCodeLine{13920 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAEN\_Msk              (0x1UL << OPAMP2\_CSR\_OPAEN\_Pos)      }}
\DoxyCodeLine{13921 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAEN                  OPAMP2\_CSR\_OPAEN\_Msk                 }}
\DoxyCodeLine{13922 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_FORCEVP\_Pos            (1U)}}
\DoxyCodeLine{13923 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_FORCEVP\_Msk            (0x1UL << OPAMP2\_CSR\_FORCEVP\_Pos)    }}
\DoxyCodeLine{13924 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_FORCEVP                OPAMP2\_CSR\_FORCEVP\_Msk               }}
\DoxyCodeLine{13926 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VPSEL\_Pos              (2U)}}
\DoxyCodeLine{13927 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VPSEL\_Msk              (0x3UL << OPAMP2\_CSR\_VPSEL\_Pos)      }}
\DoxyCodeLine{13928 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VPSEL                  OPAMP2\_CSR\_VPSEL\_Msk                 }}
\DoxyCodeLine{13929 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VPSEL\_0                (0x1UL << OPAMP2\_CSR\_VPSEL\_Pos)       }}
\DoxyCodeLine{13930 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VPSEL\_1                (0x2UL << OPAMP2\_CSR\_VPSEL\_Pos)       }}
\DoxyCodeLine{13932 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VMSEL\_Pos              (5U)}}
\DoxyCodeLine{13933 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VMSEL\_Msk              (0x3UL << OPAMP2\_CSR\_VMSEL\_Pos)      }}
\DoxyCodeLine{13934 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VMSEL                  OPAMP2\_CSR\_VMSEL\_Msk                 }}
\DoxyCodeLine{13935 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VMSEL\_0                (0x1UL << OPAMP2\_CSR\_VMSEL\_Pos)       }}
\DoxyCodeLine{13936 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_VMSEL\_1                (0x2UL << OPAMP2\_CSR\_VMSEL\_Pos)       }}
\DoxyCodeLine{13938 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAHSM\_Pos             (8U)}}
\DoxyCodeLine{13939 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAHSM\_Msk             (0x1UL << OPAMP2\_CSR\_OPAHSM\_Pos)     }}
\DoxyCodeLine{13940 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_OPAHSM                 OPAMP2\_CSR\_OPAHSM\_Msk                }}
\DoxyCodeLine{13941 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALON\_Pos              (11U)}}
\DoxyCodeLine{13942 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALON\_Msk              (0x1UL << OPAMP2\_CSR\_CALON\_Pos)      }}
\DoxyCodeLine{13943 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALON                  OPAMP2\_CSR\_CALON\_Msk                 }}
\DoxyCodeLine{13945 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALSEL\_Pos             (12U)}}
\DoxyCodeLine{13946 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALSEL\_Msk             (0x3UL << OPAMP2\_CSR\_CALSEL\_Pos)     }}
\DoxyCodeLine{13947 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALSEL                 OPAMP2\_CSR\_CALSEL\_Msk                }}
\DoxyCodeLine{13948 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALSEL\_0               (0x1UL << OPAMP2\_CSR\_CALSEL\_Pos)      }}
\DoxyCodeLine{13949 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALSEL\_1               (0x2UL << OPAMP2\_CSR\_CALSEL\_Pos)      }}
\DoxyCodeLine{13951 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_Pos             (14U)}}
\DoxyCodeLine{13952 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_Msk             (0xFUL << OPAMP2\_CSR\_PGGAIN\_Pos)     }}
\DoxyCodeLine{13953 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN                 OPAMP2\_CSR\_PGGAIN\_Msk                }}
\DoxyCodeLine{13954 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_0               (0x1UL << OPAMP2\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13955 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_1               (0x2UL << OPAMP2\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13956 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_2               (0x4UL << OPAMP2\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13957 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_PGGAIN\_3               (0x8UL << OPAMP2\_CSR\_PGGAIN\_Pos)      }}
\DoxyCodeLine{13959 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_USERTRIM\_Pos           (18U)}}
\DoxyCodeLine{13960 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_USERTRIM\_Msk           (0x1UL << OPAMP2\_CSR\_USERTRIM\_Pos)   }}
\DoxyCodeLine{13961 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_USERTRIM               OPAMP2\_CSR\_USERTRIM\_Msk              }}
\DoxyCodeLine{13962 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_TSTREF\_Pos             (29U)}}
\DoxyCodeLine{13963 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_TSTREF\_Msk             (0x1UL << OPAMP2\_CSR\_TSTREF\_Pos)     }}
\DoxyCodeLine{13964 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_TSTREF                 OPAMP2\_CSR\_TSTREF\_Msk                }}
\DoxyCodeLine{13965 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALOUT\_Pos             (30U)}}
\DoxyCodeLine{13966 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALOUT\_Msk             (0x1UL << OPAMP2\_CSR\_CALOUT\_Pos)     }}
\DoxyCodeLine{13967 \textcolor{preprocessor}{\#define OPAMP2\_CSR\_CALOUT                 OPAMP2\_CSR\_CALOUT\_Msk                }}
\DoxyCodeLine{13969 \textcolor{comment}{/*******************  Bit definition for OPAMP\_OTR register  ******************/}}
\DoxyCodeLine{13970 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETN\_Pos        (0U)}}
\DoxyCodeLine{13971 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETN\_Msk        (0x1FUL << OPAMP\_OTR\_TRIMOFFSETN\_Pos) }}
\DoxyCodeLine{13972 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETN            OPAMP\_OTR\_TRIMOFFSETN\_Msk             }}
\DoxyCodeLine{13973 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETP\_Pos        (8U)}}
\DoxyCodeLine{13974 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETP\_Msk        (0x1FUL << OPAMP\_OTR\_TRIMOFFSETP\_Pos) }}
\DoxyCodeLine{13975 \textcolor{preprocessor}{\#define OPAMP\_OTR\_TRIMOFFSETP            OPAMP\_OTR\_TRIMOFFSETP\_Msk             }}
\DoxyCodeLine{13977 \textcolor{comment}{/*******************  Bit definition for OPAMP1\_OTR register  ******************/}}
\DoxyCodeLine{13978 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETN\_Pos        (0U)}}
\DoxyCodeLine{13979 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETN\_Msk        (0x1FUL << OPAMP1\_OTR\_TRIMOFFSETN\_Pos) }}
\DoxyCodeLine{13980 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETN            OPAMP1\_OTR\_TRIMOFFSETN\_Msk           }}
\DoxyCodeLine{13981 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETP\_Pos        (8U)}}
\DoxyCodeLine{13982 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETP\_Msk        (0x1FUL << OPAMP1\_OTR\_TRIMOFFSETP\_Pos) }}
\DoxyCodeLine{13983 \textcolor{preprocessor}{\#define OPAMP1\_OTR\_TRIMOFFSETP            OPAMP1\_OTR\_TRIMOFFSETP\_Msk           }}
\DoxyCodeLine{13985 \textcolor{comment}{/*******************  Bit definition for OPAMP2\_OTR register  ******************/}}
\DoxyCodeLine{13986 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETN\_Pos        (0U)}}
\DoxyCodeLine{13987 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETN\_Msk        (0x1FUL << OPAMP2\_OTR\_TRIMOFFSETN\_Pos) }}
\DoxyCodeLine{13988 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETN            OPAMP2\_OTR\_TRIMOFFSETN\_Msk           }}
\DoxyCodeLine{13989 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETP\_Pos        (8U)}}
\DoxyCodeLine{13990 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETP\_Msk        (0x1FUL << OPAMP2\_OTR\_TRIMOFFSETP\_Pos) }}
\DoxyCodeLine{13991 \textcolor{preprocessor}{\#define OPAMP2\_OTR\_TRIMOFFSETP            OPAMP2\_OTR\_TRIMOFFSETP\_Msk           }}
\DoxyCodeLine{13993 \textcolor{comment}{/*******************  Bit definition for OPAMP\_HSOTR register  ****************/}}
\DoxyCodeLine{13994 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETN\_Pos    (0U)}}
\DoxyCodeLine{13995 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETN\_Msk    (0x1FUL << OPAMP\_HSOTR\_TRIMHSOFFSETN\_Pos) }}
\DoxyCodeLine{13996 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETN        OPAMP\_HSOTR\_TRIMHSOFFSETN\_Msk         }}
\DoxyCodeLine{13997 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETP\_Pos    (8U)}}
\DoxyCodeLine{13998 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETP\_Msk    (0x1FUL << OPAMP\_HSOTR\_TRIMHSOFFSETP\_Pos) }}
\DoxyCodeLine{13999 \textcolor{preprocessor}{\#define OPAMP\_HSOTR\_TRIMHSOFFSETP        OPAMP\_HSOTR\_TRIMHSOFFSETP\_Msk         }}
\DoxyCodeLine{14001 \textcolor{comment}{/*******************  Bit definition for OPAMP1\_HSOTR register  ****************/}}
\DoxyCodeLine{14002 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETN\_Pos    (0U)}}
\DoxyCodeLine{14003 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETN\_Msk    (0x1FUL << OPAMP1\_HSOTR\_TRIMHSOFFSETN\_Pos) }}
\DoxyCodeLine{14004 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETN        OPAMP1\_HSOTR\_TRIMHSOFFSETN\_Msk       }}
\DoxyCodeLine{14005 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETP\_Pos    (8U)}}
\DoxyCodeLine{14006 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETP\_Msk    (0x1FUL << OPAMP1\_HSOTR\_TRIMHSOFFSETP\_Pos) }}
\DoxyCodeLine{14007 \textcolor{preprocessor}{\#define OPAMP1\_HSOTR\_TRIMHSOFFSETP        OPAMP1\_HSOTR\_TRIMHSOFFSETP\_Msk       }}
\DoxyCodeLine{14009 \textcolor{comment}{/*******************  Bit definition for OPAMP2\_HSOTR register  ****************/}}
\DoxyCodeLine{14010 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETN\_Pos    (0U)}}
\DoxyCodeLine{14011 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETN\_Msk    (0x1FUL << OPAMP2\_HSOTR\_TRIMHSOFFSETN\_Pos) }}
\DoxyCodeLine{14012 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETN        OPAMP2\_HSOTR\_TRIMHSOFFSETN\_Msk       }}
\DoxyCodeLine{14013 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETP\_Pos    (8U)}}
\DoxyCodeLine{14014 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETP\_Msk    (0x1FUL << OPAMP2\_HSOTR\_TRIMHSOFFSETP\_Pos) }}
\DoxyCodeLine{14015 \textcolor{preprocessor}{\#define OPAMP2\_HSOTR\_TRIMHSOFFSETP        OPAMP2\_HSOTR\_TRIMHSOFFSETP\_Msk       }}
\DoxyCodeLine{14017 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14018 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14019 \textcolor{comment}{/*                Parallel Synchronous Slave Interface (PSSI )                */}}
\DoxyCodeLine{14020 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14021 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14022 }
\DoxyCodeLine{14023 \textcolor{comment}{/********************  Bit definition for PSSI\_CR register  *******************/}}
\DoxyCodeLine{14024 \textcolor{preprocessor}{\#define PSSI\_CR\_OUTEN\_Pos               (31U)}}
\DoxyCodeLine{14025 \textcolor{preprocessor}{\#define PSSI\_CR\_OUTEN\_Msk               (0x1UL << PSSI\_CR\_OUTEN\_Pos)           }}
\DoxyCodeLine{14026 \textcolor{preprocessor}{\#define PSSI\_CR\_OUTEN                   PSSI\_CR\_OUTEN\_Msk                      }}
\DoxyCodeLine{14027 \textcolor{preprocessor}{\#define PSSI\_CR\_DMAEN\_Pos               (30U)}}
\DoxyCodeLine{14028 \textcolor{preprocessor}{\#define PSSI\_CR\_DMAEN\_Msk               (0x1UL << PSSI\_CR\_DMAEN\_Pos)           }}
\DoxyCodeLine{14029 \textcolor{preprocessor}{\#define PSSI\_CR\_DMAEN                   PSSI\_CR\_DMAEN\_Msk                      }}
\DoxyCodeLine{14030 \textcolor{preprocessor}{\#define PSSI\_CR\_DERDYCFG\_Pos            (18U)}}
\DoxyCodeLine{14031 \textcolor{preprocessor}{\#define PSSI\_CR\_DERDYCFG\_Msk            (0x7UL << PSSI\_CR\_DERDYCFG\_Pos)        }}
\DoxyCodeLine{14032 \textcolor{preprocessor}{\#define PSSI\_CR\_DERDYCFG                PSSI\_CR\_DERDYCFG\_Msk                   }}
\DoxyCodeLine{14033 \textcolor{preprocessor}{\#define PSSI\_CR\_ENABLE\_Pos              (14U)}}
\DoxyCodeLine{14034 \textcolor{preprocessor}{\#define PSSI\_CR\_ENABLE\_Msk              (0x1UL << PSSI\_CR\_ENABLE\_Pos)          }}
\DoxyCodeLine{14035 \textcolor{preprocessor}{\#define PSSI\_CR\_ENABLE                  PSSI\_CR\_ENABLE\_Msk                     }}
\DoxyCodeLine{14036 \textcolor{preprocessor}{\#define PSSI\_CR\_EDM\_Pos                 (10U)}}
\DoxyCodeLine{14037 \textcolor{preprocessor}{\#define PSSI\_CR\_EDM\_Msk                 (0x3UL << PSSI\_CR\_EDM\_Pos)             }}
\DoxyCodeLine{14038 \textcolor{preprocessor}{\#define PSSI\_CR\_EDM                     PSSI\_CR\_EDM\_Msk                        }}
\DoxyCodeLine{14039 \textcolor{preprocessor}{\#define PSSI\_CR\_RDYPOL\_Pos              (8U)}}
\DoxyCodeLine{14040 \textcolor{preprocessor}{\#define PSSI\_CR\_RDYPOL\_Msk              (0x1UL << PSSI\_CR\_RDYPOL\_Pos)          }}
\DoxyCodeLine{14041 \textcolor{preprocessor}{\#define PSSI\_CR\_RDYPOL                  PSSI\_CR\_RDYPOL\_Msk                     }}
\DoxyCodeLine{14042 \textcolor{preprocessor}{\#define PSSI\_CR\_DEPOL\_Pos               (6U)}}
\DoxyCodeLine{14043 \textcolor{preprocessor}{\#define PSSI\_CR\_DEPOL\_Msk               (0x1UL << PSSI\_CR\_DEPOL\_Pos)           }}
\DoxyCodeLine{14044 \textcolor{preprocessor}{\#define PSSI\_CR\_DEPOL                   PSSI\_CR\_DEPOL\_Msk                      }}
\DoxyCodeLine{14045 \textcolor{preprocessor}{\#define PSSI\_CR\_CKPOL\_Pos               (5U)}}
\DoxyCodeLine{14046 \textcolor{preprocessor}{\#define PSSI\_CR\_CKPOL\_Msk               (0x1UL << PSSI\_CR\_CKPOL\_Pos)           }}
\DoxyCodeLine{14047 \textcolor{preprocessor}{\#define PSSI\_CR\_CKPOL                   PSSI\_CR\_CKPOL\_Msk                      }}
\DoxyCodeLine{14048 \textcolor{comment}{/********************  Bit definition for PSSI\_SR register  *******************/}}
\DoxyCodeLine{14049 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT1B\_Pos               (3U)}}
\DoxyCodeLine{14050 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT1B\_Msk               (0x1UL << PSSI\_SR\_RTT1B\_Pos)           }}
\DoxyCodeLine{14051 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT1B                   PSSI\_SR\_RTT1B\_Msk                      }}
\DoxyCodeLine{14052 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT4B\_Pos               (2U)}}
\DoxyCodeLine{14053 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT4B\_Msk               (0x1UL << PSSI\_SR\_RTT4B\_Pos)           }}
\DoxyCodeLine{14054 \textcolor{preprocessor}{\#define PSSI\_SR\_RTT4B                   PSSI\_SR\_RTT4B\_Msk                      }}
\DoxyCodeLine{14055 \textcolor{comment}{/********************  Bit definition for PSSI\_RIS register  *******************/}}
\DoxyCodeLine{14056 \textcolor{preprocessor}{\#define PSSI\_RIS\_OVR\_RIS\_Pos            (1U)}}
\DoxyCodeLine{14057 \textcolor{preprocessor}{\#define PSSI\_RIS\_OVR\_RIS\_Msk            (0x1UL << PSSI\_RIS\_OVR\_RIS\_Pos)        }}
\DoxyCodeLine{14058 \textcolor{preprocessor}{\#define PSSI\_RIS\_OVR\_RIS                PSSI\_RIS\_OVR\_RIS\_Msk                   }}
\DoxyCodeLine{14059 \textcolor{comment}{/********************  Bit definition for PSSI\_IER register  *******************/}}
\DoxyCodeLine{14060 \textcolor{preprocessor}{\#define PSSI\_IER\_OVR\_IE\_Pos             (1U)}}
\DoxyCodeLine{14061 \textcolor{preprocessor}{\#define PSSI\_IER\_OVR\_IE\_Msk             (0x1UL << PSSI\_IER\_OVR\_IE\_Pos)         }}
\DoxyCodeLine{14062 \textcolor{preprocessor}{\#define PSSI\_IER\_OVR\_IE                 PSSI\_IER\_OVR\_IE\_Msk                    }}
\DoxyCodeLine{14063 \textcolor{comment}{/********************  Bit definition for PSSI\_MIS register  *******************/}}
\DoxyCodeLine{14064 \textcolor{preprocessor}{\#define PSSI\_MIS\_OVR\_MIS\_Pos            (1U)}}
\DoxyCodeLine{14065 \textcolor{preprocessor}{\#define PSSI\_MIS\_OVR\_MIS\_Msk            (0x1UL << PSSI\_MIS\_OVR\_MIS\_Pos)        }}
\DoxyCodeLine{14066 \textcolor{preprocessor}{\#define PSSI\_MIS\_OVR\_MIS                PSSI\_MIS\_OVR\_MIS\_Msk                   }}
\DoxyCodeLine{14067 \textcolor{comment}{/********************  Bit definition for PSSI\_ICR register  *******************/}}
\DoxyCodeLine{14068 \textcolor{preprocessor}{\#define PSSI\_ICR\_OVR\_ISC\_Pos            (1U)}}
\DoxyCodeLine{14069 \textcolor{preprocessor}{\#define PSSI\_ICR\_OVR\_ISC\_Msk            (0x1UL << PSSI\_ICR\_OVR\_ISC\_Pos)        }}
\DoxyCodeLine{14070 \textcolor{preprocessor}{\#define PSSI\_ICR\_OVR\_ISC                PSSI\_ICR\_OVR\_ISC\_Msk                   }}
\DoxyCodeLine{14071 \textcolor{comment}{/********************  Bit definition for PSSI\_DR register  *******************/}}
\DoxyCodeLine{14072 \textcolor{preprocessor}{\#define PSSI\_DR\_DR\_Pos                  (0U)}}
\DoxyCodeLine{14073 \textcolor{preprocessor}{\#define PSSI\_DR\_DR\_Msk                  (0xFFFFFFFFUL << PSSI\_DR\_DR\_Pos)       }}
\DoxyCodeLine{14074 \textcolor{preprocessor}{\#define PSSI\_DR\_DR                      PSSI\_DR\_DR\_Msk                         }}
\DoxyCodeLine{14076 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14077 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14078 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{14079 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14080 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14081 \textcolor{comment}{/*************************  NUMBER OF POWER DOMAINS  **************************/}}
\DoxyCodeLine{14082 \textcolor{preprocessor}{\#define POWER\_DOMAINS\_NUMBER           3U                                      }}
\DoxyCodeLine{14084 \textcolor{comment}{/********************  Bit definition for PWR\_CR1 register  *******************/}}
\DoxyCodeLine{14085 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_Pos                (17U)}}
\DoxyCodeLine{14086 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_Msk                (0x3UL << PWR\_CR1\_ALS\_Pos)              }}
\DoxyCodeLine{14087 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS                    PWR\_CR1\_ALS\_Msk                         }}
\DoxyCodeLine{14088 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_0                  (0x1UL << PWR\_CR1\_ALS\_Pos)              }}
\DoxyCodeLine{14089 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_1                  (0x2UL << PWR\_CR1\_ALS\_Pos)              }}
\DoxyCodeLine{14090 \textcolor{preprocessor}{\#define PWR\_CR1\_AVDEN\_Pos              (16U)}}
\DoxyCodeLine{14091 \textcolor{preprocessor}{\#define PWR\_CR1\_AVDEN\_Msk              (0x1UL << PWR\_CR1\_AVDEN\_Pos)            }}
\DoxyCodeLine{14092 \textcolor{preprocessor}{\#define PWR\_CR1\_AVDEN                  PWR\_CR1\_AVDEN\_Msk                       }}
\DoxyCodeLine{14093 \textcolor{preprocessor}{\#define PWR\_CR1\_SVOS\_Pos               (14U)}}
\DoxyCodeLine{14094 \textcolor{preprocessor}{\#define PWR\_CR1\_SVOS\_Msk               (0x3UL << PWR\_CR1\_SVOS\_Pos)             }}
\DoxyCodeLine{14095 \textcolor{preprocessor}{\#define PWR\_CR1\_SVOS                   PWR\_CR1\_SVOS\_Msk                        }}
\DoxyCodeLine{14096 \textcolor{preprocessor}{\#define PWR\_CR1\_SVOS\_0                 (0x1UL << PWR\_CR1\_SVOS\_Pos)             }}
\DoxyCodeLine{14097 \textcolor{preprocessor}{\#define PWR\_CR1\_SVOS\_1                 (0x2UL << PWR\_CR1\_SVOS\_Pos)             }}
\DoxyCodeLine{14098 \textcolor{preprocessor}{\#define PWR\_CR1\_FLPS\_Pos               (9U)}}
\DoxyCodeLine{14099 \textcolor{preprocessor}{\#define PWR\_CR1\_FLPS\_Msk               (0x1UL << PWR\_CR1\_FLPS\_Pos)             }}
\DoxyCodeLine{14100 \textcolor{preprocessor}{\#define PWR\_CR1\_FLPS                   PWR\_CR1\_FLPS\_Msk                        }}
\DoxyCodeLine{14101 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Pos                (8U)}}
\DoxyCodeLine{14102 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP\_Msk                (0x1UL << PWR\_CR1\_DBP\_Pos)              }}
\DoxyCodeLine{14103 \textcolor{preprocessor}{\#define PWR\_CR1\_DBP                    PWR\_CR1\_DBP\_Msk                         }}
\DoxyCodeLine{14104 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_Pos                (5U)}}
\DoxyCodeLine{14105 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_Msk                (0x7UL << PWR\_CR1\_PLS\_Pos)              }}
\DoxyCodeLine{14106 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS                    PWR\_CR1\_PLS\_Msk                         }}
\DoxyCodeLine{14107 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_0                  (0x1UL << PWR\_CR1\_PLS\_Pos)              }}
\DoxyCodeLine{14108 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_1                  (0x2UL << PWR\_CR1\_PLS\_Pos)              }}
\DoxyCodeLine{14109 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_2                  (0x4UL << PWR\_CR1\_PLS\_Pos)              }}
\DoxyCodeLine{14110 \textcolor{preprocessor}{\#define PWR\_CR1\_PVDEN\_Pos              (4U)}}
\DoxyCodeLine{14111 \textcolor{preprocessor}{\#define PWR\_CR1\_PVDEN\_Msk              (0x1UL << PWR\_CR1\_PVDEN\_Pos)            }}
\DoxyCodeLine{14112 \textcolor{preprocessor}{\#define PWR\_CR1\_PVDEN                  PWR\_CR1\_PVDEN\_Msk                       }}
\DoxyCodeLine{14113 \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS\_Pos               (0U)}}
\DoxyCodeLine{14114 \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS\_Msk               (0x1UL << PWR\_CR1\_LPDS\_Pos)             }}
\DoxyCodeLine{14115 \textcolor{preprocessor}{\#define PWR\_CR1\_LPDS                   PWR\_CR1\_LPDS\_Msk                        }}
\DoxyCodeLine{14118 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV0               (0UL)                                   }}
\DoxyCodeLine{14119 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1\_Pos           (5U)}}
\DoxyCodeLine{14120 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1\_Msk           (0x1UL << PWR\_CR1\_PLS\_LEV1\_Pos)         }}
\DoxyCodeLine{14121 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV1               PWR\_CR1\_PLS\_LEV1\_Msk                    }}
\DoxyCodeLine{14122 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2\_Pos           (6U)}}
\DoxyCodeLine{14123 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2\_Msk           (0x1UL << PWR\_CR1\_PLS\_LEV2\_Pos)         }}
\DoxyCodeLine{14124 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV2               PWR\_CR1\_PLS\_LEV2\_Msk                    }}
\DoxyCodeLine{14125 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3\_Pos           (5U)}}
\DoxyCodeLine{14126 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3\_Msk           (0x3UL << PWR\_CR1\_PLS\_LEV3\_Pos)         }}
\DoxyCodeLine{14127 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV3               PWR\_CR1\_PLS\_LEV3\_Msk                    }}
\DoxyCodeLine{14128 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4\_Pos           (7U)}}
\DoxyCodeLine{14129 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4\_Msk           (0x1UL << PWR\_CR1\_PLS\_LEV4\_Pos)         }}
\DoxyCodeLine{14130 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV4               PWR\_CR1\_PLS\_LEV4\_Msk                    }}
\DoxyCodeLine{14131 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5\_Pos           (5U)}}
\DoxyCodeLine{14132 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5\_Msk           (0x5UL << PWR\_CR1\_PLS\_LEV5\_Pos)         }}
\DoxyCodeLine{14133 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV5               PWR\_CR1\_PLS\_LEV5\_Msk                    }}
\DoxyCodeLine{14134 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6\_Pos           (6U)}}
\DoxyCodeLine{14135 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6\_Msk           (0x3UL << PWR\_CR1\_PLS\_LEV6\_Pos)         }}
\DoxyCodeLine{14136 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV6               PWR\_CR1\_PLS\_LEV6\_Msk                    }}
\DoxyCodeLine{14137 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7\_Pos           (5U)}}
\DoxyCodeLine{14138 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7\_Msk           (0x7UL << PWR\_CR1\_PLS\_LEV7\_Pos)         }}
\DoxyCodeLine{14139 \textcolor{preprocessor}{\#define PWR\_CR1\_PLS\_LEV7               PWR\_CR1\_PLS\_LEV7\_Msk                    }}
\DoxyCodeLine{14142 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV0               (0UL)                                   }}
\DoxyCodeLine{14143 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV1\_Pos           (17U)}}
\DoxyCodeLine{14144 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV1\_Msk           (0x1UL << PWR\_CR1\_ALS\_LEV1\_Pos)         }}
\DoxyCodeLine{14145 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV1               PWR\_CR1\_ALS\_LEV1\_Msk                    }}
\DoxyCodeLine{14146 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV2\_Pos           (18U)}}
\DoxyCodeLine{14147 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV2\_Msk           (0x1UL << PWR\_CR1\_ALS\_LEV2\_Pos)         }}
\DoxyCodeLine{14148 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV2               PWR\_CR1\_ALS\_LEV2\_Msk                    }}
\DoxyCodeLine{14149 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV3\_Pos           (17U)}}
\DoxyCodeLine{14150 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV3\_Msk           (0x3UL << PWR\_CR1\_ALS\_LEV3\_Pos)         }}
\DoxyCodeLine{14151 \textcolor{preprocessor}{\#define PWR\_CR1\_ALS\_LEV3               PWR\_CR1\_ALS\_LEV3\_Msk                    }}
\DoxyCodeLine{14153 \textcolor{comment}{/********************  Bit definition for PWR\_CSR1 register  ******************/}}
\DoxyCodeLine{14154 \textcolor{preprocessor}{\#define PWR\_CSR1\_AVDO\_Pos              (16U)}}
\DoxyCodeLine{14155 \textcolor{preprocessor}{\#define PWR\_CSR1\_AVDO\_Msk              (0x1UL << PWR\_CSR1\_AVDO\_Pos)            }}
\DoxyCodeLine{14156 \textcolor{preprocessor}{\#define PWR\_CSR1\_AVDO                  PWR\_CSR1\_AVDO\_Msk                       }}
\DoxyCodeLine{14157 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOS\_Pos            (14U)}}
\DoxyCodeLine{14158 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOS\_Msk            (0x3UL << PWR\_CSR1\_ACTVOS\_Pos)          }}
\DoxyCodeLine{14159 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOS                PWR\_CSR1\_ACTVOS\_Msk                     }}
\DoxyCodeLine{14160 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOS\_0              (0x1UL << PWR\_CSR1\_ACTVOS\_Pos)          }}
\DoxyCodeLine{14161 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOS\_1              (0x2UL << PWR\_CSR1\_ACTVOS\_Pos)          }}
\DoxyCodeLine{14162 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOSRDY\_Pos         (13U)}}
\DoxyCodeLine{14163 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOSRDY\_Msk         (0x1UL << PWR\_CSR1\_ACTVOSRDY\_Pos)       }}
\DoxyCodeLine{14164 \textcolor{preprocessor}{\#define PWR\_CSR1\_ACTVOSRDY             PWR\_CSR1\_ACTVOSRDY\_Msk                  }}
\DoxyCodeLine{14165 \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO\_Pos              (4U)}}
\DoxyCodeLine{14166 \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO\_Msk              (0x1UL << PWR\_CSR1\_PVDO\_Pos)            }}
\DoxyCodeLine{14167 \textcolor{preprocessor}{\#define PWR\_CSR1\_PVDO                  PWR\_CSR1\_PVDO\_Msk                       }}
\DoxyCodeLine{14169 \textcolor{comment}{/********************  Bit definition for PWR\_CR2 register  *******************/}}
\DoxyCodeLine{14170 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPH\_Pos              (23U)}}
\DoxyCodeLine{14171 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPH\_Msk              (0x1UL << PWR\_CR2\_TEMPH\_Pos)            }}
\DoxyCodeLine{14172 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPH                  PWR\_CR2\_TEMPH\_Msk                       }}
\DoxyCodeLine{14173 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPL\_Pos              (22U)}}
\DoxyCodeLine{14174 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPL\_Msk              (0x1UL << PWR\_CR2\_TEMPL\_Pos)            }}
\DoxyCodeLine{14175 \textcolor{preprocessor}{\#define PWR\_CR2\_TEMPL                  PWR\_CR2\_TEMPL\_Msk                       }}
\DoxyCodeLine{14176 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATH\_Pos              (21U)}}
\DoxyCodeLine{14177 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATH\_Msk              (0x1UL << PWR\_CR2\_VBATH\_Pos)            }}
\DoxyCodeLine{14178 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATH                  PWR\_CR2\_VBATH\_Msk                       }}
\DoxyCodeLine{14179 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATL\_Pos              (20U)}}
\DoxyCodeLine{14180 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATL\_Msk              (0x1UL << PWR\_CR2\_VBATL\_Pos)            }}
\DoxyCodeLine{14181 \textcolor{preprocessor}{\#define PWR\_CR2\_VBATL                  PWR\_CR2\_VBATL\_Msk                       }}
\DoxyCodeLine{14182 \textcolor{preprocessor}{\#define PWR\_CR2\_BRRDY\_Pos              (16U)}}
\DoxyCodeLine{14183 \textcolor{preprocessor}{\#define PWR\_CR2\_BRRDY\_Msk              (0x1UL << PWR\_CR2\_BRRDY\_Pos)            }}
\DoxyCodeLine{14184 \textcolor{preprocessor}{\#define PWR\_CR2\_BRRDY                  PWR\_CR2\_BRRDY\_Msk                       }}
\DoxyCodeLine{14185 \textcolor{preprocessor}{\#define PWR\_CR2\_MONEN\_Pos              (4U)}}
\DoxyCodeLine{14186 \textcolor{preprocessor}{\#define PWR\_CR2\_MONEN\_Msk              (0x1UL << PWR\_CR2\_MONEN\_Pos)            }}
\DoxyCodeLine{14187 \textcolor{preprocessor}{\#define PWR\_CR2\_MONEN                  PWR\_CR2\_MONEN\_Msk                       }}
\DoxyCodeLine{14188 \textcolor{preprocessor}{\#define PWR\_CR2\_BREN\_Pos               (0U)}}
\DoxyCodeLine{14189 \textcolor{preprocessor}{\#define PWR\_CR2\_BREN\_Msk               (0x1UL << PWR\_CR2\_BREN\_Pos)             }}
\DoxyCodeLine{14190 \textcolor{preprocessor}{\#define PWR\_CR2\_BREN                   PWR\_CR2\_BREN\_Msk                        }}
\DoxyCodeLine{14192 \textcolor{comment}{/********************  Bit definition for PWR\_CR3 register  *******************/}}
\DoxyCodeLine{14193 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33RDY\_Pos           (26U)}}
\DoxyCodeLine{14194 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33RDY\_Msk           (0x1UL << PWR\_CR3\_USB33RDY\_Pos)         }}
\DoxyCodeLine{14195 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33RDY               PWR\_CR3\_USB33RDY\_Msk                    }}
\DoxyCodeLine{14196 \textcolor{preprocessor}{\#define PWR\_CR3\_USBREGEN\_Pos           (25U)}}
\DoxyCodeLine{14197 \textcolor{preprocessor}{\#define PWR\_CR3\_USBREGEN\_Msk           (0x1UL << PWR\_CR3\_USBREGEN\_Pos)         }}
\DoxyCodeLine{14198 \textcolor{preprocessor}{\#define PWR\_CR3\_USBREGEN               PWR\_CR3\_USBREGEN\_Msk                    }}
\DoxyCodeLine{14199 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33DEN\_Pos           (24U)}}
\DoxyCodeLine{14200 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33DEN\_Msk           (0x1UL << PWR\_CR3\_USB33DEN\_Pos)         }}
\DoxyCodeLine{14201 \textcolor{preprocessor}{\#define PWR\_CR3\_USB33DEN               PWR\_CR3\_USB33DEN\_Msk                    }}
\DoxyCodeLine{14202 \textcolor{preprocessor}{\#define PWR\_CR3\_VBRS\_Pos               (9U)}}
\DoxyCodeLine{14203 \textcolor{preprocessor}{\#define PWR\_CR3\_VBRS\_Msk               (0x1UL << PWR\_CR3\_VBRS\_Pos)             }}
\DoxyCodeLine{14204 \textcolor{preprocessor}{\#define PWR\_CR3\_VBRS                   PWR\_CR3\_VBRS\_Msk                        }}
\DoxyCodeLine{14205 \textcolor{preprocessor}{\#define PWR\_CR3\_VBE\_Pos                (8U)}}
\DoxyCodeLine{14206 \textcolor{preprocessor}{\#define PWR\_CR3\_VBE\_Msk                (0x1UL << PWR\_CR3\_VBE\_Pos)              }}
\DoxyCodeLine{14207 \textcolor{preprocessor}{\#define PWR\_CR3\_VBE                    PWR\_CR3\_VBE\_Msk                         }}
\DoxyCodeLine{14208 \textcolor{preprocessor}{\#define PWR\_CR3\_SCUEN\_Pos              (2U)}}
\DoxyCodeLine{14209 \textcolor{preprocessor}{\#define PWR\_CR3\_SCUEN\_Msk              (0x1UL << PWR\_CR3\_SCUEN\_Pos)            }}
\DoxyCodeLine{14210 \textcolor{preprocessor}{\#define PWR\_CR3\_SCUEN                  PWR\_CR3\_SCUEN\_Msk                       }}
\DoxyCodeLine{14211 \textcolor{preprocessor}{\#define PWR\_CR3\_LDOEN\_Pos              (1U)}}
\DoxyCodeLine{14212 \textcolor{preprocessor}{\#define PWR\_CR3\_LDOEN\_Msk              (0x1UL << PWR\_CR3\_LDOEN\_Pos)            }}
\DoxyCodeLine{14213 \textcolor{preprocessor}{\#define PWR\_CR3\_LDOEN                  PWR\_CR3\_LDOEN\_Msk                       }}
\DoxyCodeLine{14214 \textcolor{preprocessor}{\#define PWR\_CR3\_BYPASS\_Pos             (0U)}}
\DoxyCodeLine{14215 \textcolor{preprocessor}{\#define PWR\_CR3\_BYPASS\_Msk             (0x1UL << PWR\_CR3\_BYPASS\_Pos)           }}
\DoxyCodeLine{14216 \textcolor{preprocessor}{\#define PWR\_CR3\_BYPASS                 PWR\_CR3\_BYPASS\_Msk                      }}
\DoxyCodeLine{14218 \textcolor{comment}{/********************  Bit definition for PWR\_CPUCR register  *****************/}}
\DoxyCodeLine{14219 \textcolor{preprocessor}{\#define PWR\_CPUCR\_RUN\_D3\_Pos           (11U)}}
\DoxyCodeLine{14220 \textcolor{preprocessor}{\#define PWR\_CPUCR\_RUN\_D3\_Msk           (0x1UL << PWR\_CPUCR\_RUN\_D3\_Pos)         }}
\DoxyCodeLine{14221 \textcolor{preprocessor}{\#define PWR\_CPUCR\_RUN\_D3               PWR\_CPUCR\_RUN\_D3\_Msk                    }}
\DoxyCodeLine{14222 \textcolor{preprocessor}{\#define PWR\_CPUCR\_CSSF\_Pos             (9U)}}
\DoxyCodeLine{14223 \textcolor{preprocessor}{\#define PWR\_CPUCR\_CSSF\_Msk             (0x1UL << PWR\_CPUCR\_CSSF\_Pos)           }}
\DoxyCodeLine{14224 \textcolor{preprocessor}{\#define PWR\_CPUCR\_CSSF                 PWR\_CPUCR\_CSSF\_Msk                      }}
\DoxyCodeLine{14225 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D2\_Pos           (8U)}}
\DoxyCodeLine{14226 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D2\_Msk           (0x1UL << PWR\_CPUCR\_SBF\_D2\_Pos)         }}
\DoxyCodeLine{14227 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D2               PWR\_CPUCR\_SBF\_D2\_Msk                    }}
\DoxyCodeLine{14228 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D1\_Pos           (7U)}}
\DoxyCodeLine{14229 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D1\_Msk           (0x1UL << PWR\_CPUCR\_SBF\_D1\_Pos)         }}
\DoxyCodeLine{14230 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_D1               PWR\_CPUCR\_SBF\_D1\_Msk                    }}
\DoxyCodeLine{14231 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_Pos              (6U)}}
\DoxyCodeLine{14232 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF\_Msk              (0x1UL << PWR\_CPUCR\_SBF\_Pos)            }}
\DoxyCodeLine{14233 \textcolor{preprocessor}{\#define PWR\_CPUCR\_SBF                  PWR\_CPUCR\_SBF\_Msk                       }}
\DoxyCodeLine{14234 \textcolor{preprocessor}{\#define PWR\_CPUCR\_STOPF\_Pos            (5U)}}
\DoxyCodeLine{14235 \textcolor{preprocessor}{\#define PWR\_CPUCR\_STOPF\_Msk            (0x1UL << PWR\_CPUCR\_STOPF\_Pos)          }}
\DoxyCodeLine{14236 \textcolor{preprocessor}{\#define PWR\_CPUCR\_STOPF                PWR\_CPUCR\_STOPF\_Msk                     }}
\DoxyCodeLine{14237 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D3\_Pos          (2U)}}
\DoxyCodeLine{14238 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D3\_Msk          (0x1UL << PWR\_CPUCR\_PDDS\_D3\_Pos)        }}
\DoxyCodeLine{14239 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D3              PWR\_CPUCR\_PDDS\_D3\_Msk                   }}
\DoxyCodeLine{14240 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D2\_Pos          (1U)}}
\DoxyCodeLine{14241 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D2\_Msk          (0x1UL << PWR\_CPUCR\_PDDS\_D2\_Pos)        }}
\DoxyCodeLine{14242 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D2              PWR\_CPUCR\_PDDS\_D2\_Msk                   }}
\DoxyCodeLine{14243 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D1\_Pos          (0U)}}
\DoxyCodeLine{14244 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D1\_Msk          (0x1UL << PWR\_CPUCR\_PDDS\_D1\_Pos)        }}
\DoxyCodeLine{14245 \textcolor{preprocessor}{\#define PWR\_CPUCR\_PDDS\_D1              PWR\_CPUCR\_PDDS\_D1\_Msk                   }}
\DoxyCodeLine{14248 \textcolor{comment}{/********************  Bit definition for PWR\_D3CR register  ******************/}}
\DoxyCodeLine{14249 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOS\_Pos               (14U)}}
\DoxyCodeLine{14250 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOS\_Msk               (0x3UL << PWR\_D3CR\_VOS\_Pos)             }}
\DoxyCodeLine{14251 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOS                   PWR\_D3CR\_VOS\_Msk                        }}
\DoxyCodeLine{14252 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOS\_0                 (0x1UL << PWR\_D3CR\_VOS\_Pos)             }}
\DoxyCodeLine{14253 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOS\_1                 (0x2UL << PWR\_D3CR\_VOS\_Pos)             }}
\DoxyCodeLine{14254 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOSRDY\_Pos            (13U)}}
\DoxyCodeLine{14255 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOSRDY\_Msk            (0x1UL << PWR\_D3CR\_VOSRDY\_Pos)          }}
\DoxyCodeLine{14256 \textcolor{preprocessor}{\#define PWR\_D3CR\_VOSRDY                PWR\_D3CR\_VOSRDY\_Msk                     }}
\DoxyCodeLine{14258 \textcolor{comment}{/******************  Bit definition for PWR\_WKUPCR register  ******************/}}
\DoxyCodeLine{14259 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC6\_Pos          (5U)}}
\DoxyCodeLine{14260 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC6\_Msk          (0x1UL << PWR\_WKUPCR\_WKUPC6\_Pos)        }}
\DoxyCodeLine{14261 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC6              PWR\_WKUPCR\_WKUPC6\_Msk                   }}
\DoxyCodeLine{14262 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC4\_Pos          (3U)}}
\DoxyCodeLine{14263 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC4\_Msk          (0x1UL << PWR\_WKUPCR\_WKUPC4\_Pos)        }}
\DoxyCodeLine{14264 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC4              PWR\_WKUPCR\_WKUPC4\_Msk                   }}
\DoxyCodeLine{14265 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC2\_Pos          (1U)}}
\DoxyCodeLine{14266 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC2\_Msk          (0x1UL << PWR\_WKUPCR\_WKUPC2\_Pos)        }}
\DoxyCodeLine{14267 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC2              PWR\_WKUPCR\_WKUPC2\_Msk                   }}
\DoxyCodeLine{14268 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC1\_Pos          (0U)}}
\DoxyCodeLine{14269 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC1\_Msk          (0x1UL << PWR\_WKUPCR\_WKUPC1\_Pos)        }}
\DoxyCodeLine{14270 \textcolor{preprocessor}{\#define PWR\_WKUPCR\_WKUPC1              PWR\_WKUPCR\_WKUPC1\_Msk                   }}
\DoxyCodeLine{14272 \textcolor{comment}{/********************  Bit definition for PWR\_WKUPFR register  ****************/}}
\DoxyCodeLine{14273 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF6\_Pos          (5U)}}
\DoxyCodeLine{14274 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF6\_Msk          (0x1UL << PWR\_WKUPFR\_WKUPF6\_Pos)        }}
\DoxyCodeLine{14275 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF6              PWR\_WKUPFR\_WKUPF6\_Msk                   }}
\DoxyCodeLine{14276 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF4\_Pos          (3U)}}
\DoxyCodeLine{14277 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF4\_Msk          (0x1UL << PWR\_WKUPFR\_WKUPF4\_Pos)        }}
\DoxyCodeLine{14278 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF4              PWR\_WKUPFR\_WKUPF4\_Msk                   }}
\DoxyCodeLine{14279 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF2\_Pos          (1U)}}
\DoxyCodeLine{14280 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF2\_Msk          (0x1UL << PWR\_WKUPFR\_WKUPF2\_Pos)        }}
\DoxyCodeLine{14281 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF2              PWR\_WKUPFR\_WKUPF2\_Msk                   }}
\DoxyCodeLine{14282 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF1\_Pos          (0U)}}
\DoxyCodeLine{14283 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF1\_Msk          (0x1UL << PWR\_WKUPFR\_WKUPF1\_Pos)        }}
\DoxyCodeLine{14284 \textcolor{preprocessor}{\#define PWR\_WKUPFR\_WKUPF1              PWR\_WKUPFR\_WKUPF1\_Msk                   }}
\DoxyCodeLine{14286 \textcolor{comment}{/******************  Bit definition for PWR\_WKUPEPR register  *****************/}}
\DoxyCodeLine{14287 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD6\_Pos      (26U)}}
\DoxyCodeLine{14288 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD6\_Msk      (0x3UL << PWR\_WKUPEPR\_WKUPPUPD6\_Pos)    }}
\DoxyCodeLine{14289 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD6          PWR\_WKUPEPR\_WKUPPUPD6\_Msk               }}
\DoxyCodeLine{14290 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD6\_0        (0x1UL << PWR\_WKUPEPR\_WKUPPUPD6\_Pos)    }}
\DoxyCodeLine{14291 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD6\_1        (0x2UL << PWR\_WKUPEPR\_WKUPPUPD6\_Pos)    }}
\DoxyCodeLine{14292 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD4\_Pos      (22U)}}
\DoxyCodeLine{14293 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD4\_Msk      (0x3UL << PWR\_WKUPEPR\_WKUPPUPD4\_Pos)    }}
\DoxyCodeLine{14294 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD4          PWR\_WKUPEPR\_WKUPPUPD4\_Msk               }}
\DoxyCodeLine{14295 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD4\_0        (0x1UL << PWR\_WKUPEPR\_WKUPPUPD4\_Pos)    }}
\DoxyCodeLine{14296 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD4\_1        (0x2UL << PWR\_WKUPEPR\_WKUPPUPD4\_Pos)    }}
\DoxyCodeLine{14297 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD2\_Pos      (18U)}}
\DoxyCodeLine{14298 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD2\_Msk      (0x3UL << PWR\_WKUPEPR\_WKUPPUPD2\_Pos)    }}
\DoxyCodeLine{14299 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD2          PWR\_WKUPEPR\_WKUPPUPD2\_Msk               }}
\DoxyCodeLine{14300 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD2\_0        (0x1UL << PWR\_WKUPEPR\_WKUPPUPD2\_Pos)    }}
\DoxyCodeLine{14301 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD2\_1        (0x2UL << PWR\_WKUPEPR\_WKUPPUPD2\_Pos)    }}
\DoxyCodeLine{14302 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD1\_Pos      (16U)}}
\DoxyCodeLine{14303 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD1\_Msk      (0x3UL << PWR\_WKUPEPR\_WKUPPUPD1\_Pos)    }}
\DoxyCodeLine{14304 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD1          PWR\_WKUPEPR\_WKUPPUPD1\_Msk               }}
\DoxyCodeLine{14305 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD1\_0        (0x1UL << PWR\_WKUPEPR\_WKUPPUPD1\_Pos)    }}
\DoxyCodeLine{14306 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPPUPD1\_1        (0x2UL << PWR\_WKUPEPR\_WKUPPUPD1\_Pos)    }}
\DoxyCodeLine{14307 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP6\_Pos         (13U)}}
\DoxyCodeLine{14308 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP6\_Msk         (0x1UL << PWR\_WKUPEPR\_WKUPP6\_Pos)       }}
\DoxyCodeLine{14309 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP6             PWR\_WKUPEPR\_WKUPP6\_Msk                  }}
\DoxyCodeLine{14310 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP4\_Pos         (11U)}}
\DoxyCodeLine{14311 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP4\_Msk         (0x1UL << PWR\_WKUPEPR\_WKUPP4\_Pos)       }}
\DoxyCodeLine{14312 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP4             PWR\_WKUPEPR\_WKUPP4\_Msk                  }}
\DoxyCodeLine{14313 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP2\_Pos         (9U)}}
\DoxyCodeLine{14314 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP2\_Msk         (0x1UL << PWR\_WKUPEPR\_WKUPP2\_Pos)       }}
\DoxyCodeLine{14315 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP2             PWR\_WKUPEPR\_WKUPP2\_Msk                  }}
\DoxyCodeLine{14316 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP1\_Pos         (8U)}}
\DoxyCodeLine{14317 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP1\_Msk         (0x1UL << PWR\_WKUPEPR\_WKUPP1\_Pos)       }}
\DoxyCodeLine{14318 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPP1             PWR\_WKUPEPR\_WKUPP1\_Msk                  }}
\DoxyCodeLine{14319 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN6\_Pos        (5U)}}
\DoxyCodeLine{14320 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN6\_Msk        (0x1UL << PWR\_WKUPEPR\_WKUPEN6\_Pos)      }}
\DoxyCodeLine{14321 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN6            PWR\_WKUPEPR\_WKUPEN6\_Msk                 }}
\DoxyCodeLine{14322 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN4\_Pos        (3U)}}
\DoxyCodeLine{14323 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN4\_Msk        (0x1UL << PWR\_WKUPEPR\_WKUPEN4\_Pos)      }}
\DoxyCodeLine{14324 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN4            PWR\_WKUPEPR\_WKUPEN4\_Msk                 }}
\DoxyCodeLine{14325 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN2\_Pos        (1U)}}
\DoxyCodeLine{14326 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN2\_Msk        (0x1UL << PWR\_WKUPEPR\_WKUPEN2\_Pos)      }}
\DoxyCodeLine{14327 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN2            PWR\_WKUPEPR\_WKUPEN2\_Msk                 }}
\DoxyCodeLine{14328 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN1\_Pos        (0U)}}
\DoxyCodeLine{14329 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN1\_Msk        (0x1UL << PWR\_WKUPEPR\_WKUPEN1\_Pos)      }}
\DoxyCodeLine{14330 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN1            PWR\_WKUPEPR\_WKUPEN1\_Msk                 }}
\DoxyCodeLine{14331 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN\_Pos         (0U)}}
\DoxyCodeLine{14332 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN\_Msk         (0x3FUL << PWR\_WKUPEPR\_WKUPEN\_Pos)      }}
\DoxyCodeLine{14333 \textcolor{preprocessor}{\#define PWR\_WKUPEPR\_WKUPEN             PWR\_WKUPEPR\_WKUPEN\_Msk                  }}
\DoxyCodeLine{14335 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14336 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14337 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{14338 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14339 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14340 \textcolor{comment}{/*******************************  RCC VERSION  ********************************/}}
\DoxyCodeLine{14341 \textcolor{preprocessor}{\#define RCC\_VER\_3\_0}}
\DoxyCodeLine{14342 }
\DoxyCodeLine{14343 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{14344 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                       (0U)}}
\DoxyCodeLine{14345 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                       (0x1UL << RCC\_CR\_HSION\_Pos)     }}
\DoxyCodeLine{14346 \textcolor{preprocessor}{\#define RCC\_CR\_HSION                           RCC\_CR\_HSION\_Msk                }}
\DoxyCodeLine{14347 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Pos                    (1U)}}
\DoxyCodeLine{14348 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON\_Msk                    (0x1UL << RCC\_CR\_HSIKERON\_Pos)  }}
\DoxyCodeLine{14349 \textcolor{preprocessor}{\#define RCC\_CR\_HSIKERON                        RCC\_CR\_HSIKERON\_Msk             }}
\DoxyCodeLine{14350 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                      (2U)}}
\DoxyCodeLine{14351 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                      (0x1UL << RCC\_CR\_HSIRDY\_Pos)    }}
\DoxyCodeLine{14352 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                          RCC\_CR\_HSIRDY\_Msk               }}
\DoxyCodeLine{14353 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_Pos                      (3U)}}
\DoxyCodeLine{14354 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_Msk                      (0x3UL << RCC\_CR\_HSIDIV\_Pos)    }}
\DoxyCodeLine{14355 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV                          RCC\_CR\_HSIDIV\_Msk               }}
\DoxyCodeLine{14356 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_1                        (0x0UL << RCC\_CR\_HSIDIV\_Pos)     }}
\DoxyCodeLine{14357 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_2                        (0x1UL << RCC\_CR\_HSIDIV\_Pos)     }}
\DoxyCodeLine{14358 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_4                        (0x2UL << RCC\_CR\_HSIDIV\_Pos)     }}
\DoxyCodeLine{14359 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIV\_8                        (0x3UL << RCC\_CR\_HSIDIV\_Pos)     }}
\DoxyCodeLine{14361 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIVF\_Pos                     (5U)}}
\DoxyCodeLine{14362 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIVF\_Msk                     (0x1UL << RCC\_CR\_HSIDIVF\_Pos)   }}
\DoxyCodeLine{14363 \textcolor{preprocessor}{\#define RCC\_CR\_HSIDIVF                         RCC\_CR\_HSIDIVF\_Msk              }}
\DoxyCodeLine{14364 \textcolor{preprocessor}{\#define RCC\_CR\_CSION\_Pos                       (7U)}}
\DoxyCodeLine{14365 \textcolor{preprocessor}{\#define RCC\_CR\_CSION\_Msk                       (0x1UL << RCC\_CR\_CSION\_Pos)     }}
\DoxyCodeLine{14366 \textcolor{preprocessor}{\#define RCC\_CR\_CSION                           RCC\_CR\_CSION\_Msk                }}
\DoxyCodeLine{14367 \textcolor{preprocessor}{\#define RCC\_CR\_CSIRDY\_Pos                      (8U)}}
\DoxyCodeLine{14368 \textcolor{preprocessor}{\#define RCC\_CR\_CSIRDY\_Msk                      (0x1UL << RCC\_CR\_CSIRDY\_Pos)    }}
\DoxyCodeLine{14369 \textcolor{preprocessor}{\#define RCC\_CR\_CSIRDY                          RCC\_CR\_CSIRDY\_Msk               }}
\DoxyCodeLine{14370 \textcolor{preprocessor}{\#define RCC\_CR\_CSIKERON\_Pos                    (9U)}}
\DoxyCodeLine{14371 \textcolor{preprocessor}{\#define RCC\_CR\_CSIKERON\_Msk                    (0x1UL << RCC\_CR\_CSIKERON\_Pos)  }}
\DoxyCodeLine{14372 \textcolor{preprocessor}{\#define RCC\_CR\_CSIKERON                        RCC\_CR\_CSIKERON\_Msk             }}
\DoxyCodeLine{14373 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48ON\_Pos                     (12U)}}
\DoxyCodeLine{14374 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48ON\_Msk                     (0x1UL << RCC\_CR\_HSI48ON\_Pos)   }}
\DoxyCodeLine{14375 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48ON                         RCC\_CR\_HSI48ON\_Msk              }}
\DoxyCodeLine{14376 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48RDY\_Pos                    (13U)}}
\DoxyCodeLine{14377 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48RDY\_Msk                    (0x1UL << RCC\_CR\_HSI48RDY\_Pos)  }}
\DoxyCodeLine{14378 \textcolor{preprocessor}{\#define RCC\_CR\_HSI48RDY                        RCC\_CR\_HSI48RDY\_Msk             }}
\DoxyCodeLine{14380 \textcolor{preprocessor}{\#define RCC\_CR\_D1CKRDY\_Pos                     (14U)}}
\DoxyCodeLine{14381 \textcolor{preprocessor}{\#define RCC\_CR\_D1CKRDY\_Msk                     (0x1UL << RCC\_CR\_D1CKRDY\_Pos)   }}
\DoxyCodeLine{14382 \textcolor{preprocessor}{\#define RCC\_CR\_D1CKRDY                         RCC\_CR\_D1CKRDY\_Msk              }}
\DoxyCodeLine{14383 \textcolor{preprocessor}{\#define RCC\_CR\_D2CKRDY\_Pos                     (15U)}}
\DoxyCodeLine{14384 \textcolor{preprocessor}{\#define RCC\_CR\_D2CKRDY\_Msk                     (0x1UL << RCC\_CR\_D2CKRDY\_Pos)   }}
\DoxyCodeLine{14385 \textcolor{preprocessor}{\#define RCC\_CR\_D2CKRDY                         RCC\_CR\_D2CKRDY\_Msk              }}
\DoxyCodeLine{14387 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                       (16U)}}
\DoxyCodeLine{14388 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                       (0x1UL << RCC\_CR\_HSEON\_Pos)     }}
\DoxyCodeLine{14389 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                           RCC\_CR\_HSEON\_Msk                }}
\DoxyCodeLine{14390 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                      (17U)}}
\DoxyCodeLine{14391 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                      (0x1UL << RCC\_CR\_HSERDY\_Pos)    }}
\DoxyCodeLine{14392 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                          RCC\_CR\_HSERDY\_Msk               }}
\DoxyCodeLine{14393 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                      (18U)}}
\DoxyCodeLine{14394 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                      (0x1UL << RCC\_CR\_HSEBYP\_Pos)    }}
\DoxyCodeLine{14395 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                          RCC\_CR\_HSEBYP\_Msk               }}
\DoxyCodeLine{14396 \textcolor{preprocessor}{\#define RCC\_CR\_CSSHSEON\_Pos                    (19U)}}
\DoxyCodeLine{14397 \textcolor{preprocessor}{\#define RCC\_CR\_CSSHSEON\_Msk                    (0x1UL << RCC\_CR\_CSSHSEON\_Pos)  }}
\DoxyCodeLine{14398 \textcolor{preprocessor}{\#define RCC\_CR\_CSSHSEON                        RCC\_CR\_CSSHSEON\_Msk             }}
\DoxyCodeLine{14401 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1ON\_Pos                      (24U)}}
\DoxyCodeLine{14402 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1ON\_Msk                      (0x1UL << RCC\_CR\_PLL1ON\_Pos)    }}
\DoxyCodeLine{14403 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1ON                          RCC\_CR\_PLL1ON\_Msk               }}
\DoxyCodeLine{14404 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1RDY\_Pos                     (25U)}}
\DoxyCodeLine{14405 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1RDY\_Msk                     (0x1UL << RCC\_CR\_PLL1RDY\_Pos)   }}
\DoxyCodeLine{14406 \textcolor{preprocessor}{\#define RCC\_CR\_PLL1RDY                         RCC\_CR\_PLL1RDY\_Msk              }}
\DoxyCodeLine{14407 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2ON\_Pos                      (26U)}}
\DoxyCodeLine{14408 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2ON\_Msk                      (0x1UL << RCC\_CR\_PLL2ON\_Pos)    }}
\DoxyCodeLine{14409 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2ON                          RCC\_CR\_PLL2ON\_Msk               }}
\DoxyCodeLine{14410 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2RDY\_Pos                     (27U)}}
\DoxyCodeLine{14411 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2RDY\_Msk                     (0x1UL << RCC\_CR\_PLL2RDY\_Pos)   }}
\DoxyCodeLine{14412 \textcolor{preprocessor}{\#define RCC\_CR\_PLL2RDY                         RCC\_CR\_PLL2RDY\_Msk              }}
\DoxyCodeLine{14413 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3ON\_Pos                      (28U)}}
\DoxyCodeLine{14414 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3ON\_Msk                      (0x1UL << RCC\_CR\_PLL3ON\_Pos)    }}
\DoxyCodeLine{14415 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3ON                          RCC\_CR\_PLL3ON\_Msk               }}
\DoxyCodeLine{14416 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3RDY\_Pos                     (29U)}}
\DoxyCodeLine{14417 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3RDY\_Msk                     (0x1UL << RCC\_CR\_PLL3RDY\_Pos)   }}
\DoxyCodeLine{14418 \textcolor{preprocessor}{\#define RCC\_CR\_PLL3RDY                         RCC\_CR\_PLL3RDY\_Msk              }}
\DoxyCodeLine{14420 \textcolor{comment}{/*Legacy */}}
\DoxyCodeLine{14421 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                       (24U)}}
\DoxyCodeLine{14422 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                       (0x1UL << RCC\_CR\_PLLON\_Pos)     }}
\DoxyCodeLine{14423 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                           RCC\_CR\_PLLON\_Msk                }}
\DoxyCodeLine{14424 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                      (25U)}}
\DoxyCodeLine{14425 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                      (0x1UL << RCC\_CR\_PLLRDY\_Pos)    }}
\DoxyCodeLine{14426 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                          RCC\_CR\_PLLRDY\_Msk               }}
\DoxyCodeLine{14428 \textcolor{comment}{/********************  Bit definition for RCC\_HSICFGR register  ***************/}}
\DoxyCodeLine{14430 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_Pos                 (0U)}}
\DoxyCodeLine{14431 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_Msk                 (0xFFFUL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14432 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL                     RCC\_HSICFGR\_HSICAL\_Msk          }}
\DoxyCodeLine{14433 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_0                   (0x001UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14434 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_1                   (0x002UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14435 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_2                   (0x004UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14436 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_3                   (0x008UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14437 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_4                   (0x010UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14438 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_5                   (0x020UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14439 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_6                   (0x040UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14440 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_7                   (0x080UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14441 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_8                   (0x100UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14442 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_9                   (0x200UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14443 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_10                  (0x400UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14444 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSICAL\_11                  (0x800UL << RCC\_HSICFGR\_HSICAL\_Pos) }}
\DoxyCodeLine{14447 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_Pos                (24U)}}
\DoxyCodeLine{14448 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_Msk                (0x7FUL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14449 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM                    RCC\_HSICFGR\_HSITRIM\_Msk         }}
\DoxyCodeLine{14450 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_0                  (0x01UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14451 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_1                  (0x02UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14452 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_2                  (0x04UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14453 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_3                  (0x08UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14454 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_4                  (0x10UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14455 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_5                  (0x20UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14456 \textcolor{preprocessor}{\#define RCC\_HSICFGR\_HSITRIM\_6                  (0x40UL << RCC\_HSICFGR\_HSITRIM\_Pos) }}
\DoxyCodeLine{14459 \textcolor{comment}{/********************  Bit definition for RCC\_CRRCR register  *****************/}}
\DoxyCodeLine{14460 }
\DoxyCodeLine{14462 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Pos                 (0U)}}
\DoxyCodeLine{14463 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_Msk                 (0x3FFUL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14464 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL                     RCC\_CRRCR\_HSI48CAL\_Msk          }}
\DoxyCodeLine{14465 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_0                   (0x001UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14466 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_1                   (0x002UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14467 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_2                   (0x004UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14468 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_3                   (0x008UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14469 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_4                   (0x010UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14470 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_5                   (0x020UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14471 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_6                   (0x040UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14472 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_7                   (0x080UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14473 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_8                   (0x100UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14474 \textcolor{preprocessor}{\#define RCC\_CRRCR\_HSI48CAL\_9                   (0x200UL << RCC\_CRRCR\_HSI48CAL\_Pos) }}
\DoxyCodeLine{14477 \textcolor{comment}{/********************  Bit definition for RCC\_CSICFGR register  *****************/}}
\DoxyCodeLine{14479 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_Pos                 (0U)}}
\DoxyCodeLine{14480 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_Msk                 (0xFFUL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14481 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL                     RCC\_CSICFGR\_CSICAL\_Msk          }}
\DoxyCodeLine{14482 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_0                   (0x01UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14483 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_1                   (0x02UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14484 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_2                   (0x04UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14485 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_3                   (0x08UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14486 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_4                   (0x10UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14487 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_5                   (0x20UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14488 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_6                   (0x40UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14489 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSICAL\_7                   (0x80UL << RCC\_CSICFGR\_CSICAL\_Pos) }}
\DoxyCodeLine{14492 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_Pos                (24U)}}
\DoxyCodeLine{14493 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_Msk                (0x3FUL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14494 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM                    RCC\_CSICFGR\_CSITRIM\_Msk         }}
\DoxyCodeLine{14495 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_0                  (0x01UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14496 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_1                  (0x02UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14497 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_2                  (0x04UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14498 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_3                  (0x08UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14499 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_4                  (0x10UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14500 \textcolor{preprocessor}{\#define RCC\_CSICFGR\_CSITRIM\_5                  (0x20UL << RCC\_CSICFGR\_CSITRIM\_Pos) }}
\DoxyCodeLine{14502 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{14504 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                        (0U)}}
\DoxyCodeLine{14505 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                        (0x7UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{14506 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                            RCC\_CFGR\_SW\_Msk                     }}
\DoxyCodeLine{14507 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                          (0x1UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{14508 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                          (0x2UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{14509 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_2                          (0x4UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{14511 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                        (0x00000000UL)                       }}
\DoxyCodeLine{14512 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_CSI                        (0x00000001UL)                       }}
\DoxyCodeLine{14513 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                        (0x00000002UL)                       }}
\DoxyCodeLine{14514 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL1                       (0x00000003UL)                       }}
\DoxyCodeLine{14517 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                       (3U)}}
\DoxyCodeLine{14518 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                       (0x7UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{14519 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                           RCC\_CFGR\_SWS\_Msk                    }}
\DoxyCodeLine{14520 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                         (0x1UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{14521 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                         (0x2UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{14522 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_2                         (0x4UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{14524 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                       (0x00000000UL)                       }}
\DoxyCodeLine{14525 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_CSI                       (0x00000008UL)                       }}
\DoxyCodeLine{14526 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                       (0x00000010UL)                       }}
\DoxyCodeLine{14527 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL1                      (0x00000018UL)                       }}
\DoxyCodeLine{14529 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPWUCK\_Pos                  (6U)}}
\DoxyCodeLine{14530 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPWUCK\_Msk                  (0x1UL << RCC\_CFGR\_STOPWUCK\_Pos)     }}
\DoxyCodeLine{14531 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPWUCK                      RCC\_CFGR\_STOPWUCK\_Msk                }}
\DoxyCodeLine{14533 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPKERWUCK\_Pos               (7U)}}
\DoxyCodeLine{14534 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPKERWUCK\_Msk               (0x1UL << RCC\_CFGR\_STOPKERWUCK\_Pos)  }}
\DoxyCodeLine{14535 \textcolor{preprocessor}{\#define RCC\_CFGR\_STOPKERWUCK                   RCC\_CFGR\_STOPKERWUCK\_Msk             }}
\DoxyCodeLine{14538 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Pos                    (8U)}}
\DoxyCodeLine{14539 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Msk                    (0x3FUL << RCC\_CFGR\_RTCPRE\_Pos)}}
\DoxyCodeLine{14540 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE                        RCC\_CFGR\_RTCPRE\_Msk                  }}
\DoxyCodeLine{14541 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_0                      (0x1UL << RCC\_CFGR\_RTCPRE\_Pos)        }}
\DoxyCodeLine{14542 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_1                      (0x2UL << RCC\_CFGR\_RTCPRE\_Pos)        }}
\DoxyCodeLine{14543 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_2                      (0x4UL << RCC\_CFGR\_RTCPRE\_Pos)        }}
\DoxyCodeLine{14544 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_3                      (0x8UL << RCC\_CFGR\_RTCPRE\_Pos)        }}
\DoxyCodeLine{14545 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_4                      (0x10UL << RCC\_CFGR\_RTCPRE\_Pos)       }}
\DoxyCodeLine{14546 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_5                      (0x20UL << RCC\_CFGR\_RTCPRE\_Pos)       }}
\DoxyCodeLine{14550 \textcolor{preprocessor}{\#define RCC\_CFGR\_TIMPRE\_Pos                    (15U)}}
\DoxyCodeLine{14551 \textcolor{preprocessor}{\#define RCC\_CFGR\_TIMPRE\_Msk                    (0x1UL << RCC\_CFGR\_TIMPRE\_Pos)}}
\DoxyCodeLine{14552 \textcolor{preprocessor}{\#define RCC\_CFGR\_TIMPRE                        RCC\_CFGR\_TIMPRE\_Msk                  }}
\DoxyCodeLine{14555 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Pos                      (22U)}}
\DoxyCodeLine{14556 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Msk                      (0x7UL << RCC\_CFGR\_MCO1\_Pos)}}
\DoxyCodeLine{14557 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1                          RCC\_CFGR\_MCO1\_Msk                       }}
\DoxyCodeLine{14558 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_0                        (0x1UL <<  RCC\_CFGR\_MCO1\_Pos)            }}
\DoxyCodeLine{14559 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_1                        (0x2UL <<  RCC\_CFGR\_MCO1\_Pos)            }}
\DoxyCodeLine{14560 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_2                        (0x4UL <<  RCC\_CFGR\_MCO1\_Pos)            }}
\DoxyCodeLine{14562 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Pos                   (18U)}}
\DoxyCodeLine{14563 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Msk                   (0xFUL << RCC\_CFGR\_MCO1PRE\_Pos)}}
\DoxyCodeLine{14564 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE                       RCC\_CFGR\_MCO1PRE\_Msk                    }}
\DoxyCodeLine{14565 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_0                     (0x1UL << RCC\_CFGR\_MCO1PRE\_Pos)          }}
\DoxyCodeLine{14566 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_1                     (0x2UL << RCC\_CFGR\_MCO1PRE\_Pos)          }}
\DoxyCodeLine{14567 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_2                     (0x4UL << RCC\_CFGR\_MCO1PRE\_Pos)          }}
\DoxyCodeLine{14568 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_3                     (0x8UL << RCC\_CFGR\_MCO1PRE\_Pos)          }}
\DoxyCodeLine{14570 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Pos                   (25U)}}
\DoxyCodeLine{14571 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Msk                   (0xFUL << RCC\_CFGR\_MCO2PRE\_Pos)}}
\DoxyCodeLine{14572 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE                       RCC\_CFGR\_MCO2PRE\_Msk                    }}
\DoxyCodeLine{14573 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_0                     (0x1UL << RCC\_CFGR\_MCO2PRE\_Pos)          }}
\DoxyCodeLine{14574 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_1                     (0x2UL << RCC\_CFGR\_MCO2PRE\_Pos)          }}
\DoxyCodeLine{14575 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_2                     (0x4UL << RCC\_CFGR\_MCO2PRE\_Pos)          }}
\DoxyCodeLine{14576 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_3                     (0x8UL << RCC\_CFGR\_MCO2PRE\_Pos)          }}
\DoxyCodeLine{14578 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Pos                      (29U)}}
\DoxyCodeLine{14579 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Msk                      (0x7UL << RCC\_CFGR\_MCO2\_Pos)}}
\DoxyCodeLine{14580 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2                          RCC\_CFGR\_MCO2\_Msk                       }}
\DoxyCodeLine{14581 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_0                        (0x1UL << RCC\_CFGR\_MCO2\_Pos)             }}
\DoxyCodeLine{14582 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_1                        (0x2UL << RCC\_CFGR\_MCO2\_Pos)             }}
\DoxyCodeLine{14583 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_2                        (0x4UL << RCC\_CFGR\_MCO2\_Pos)             }}
\DoxyCodeLine{14585 \textcolor{comment}{/********************  Bit definition for RCC\_D1CFGR register  ******************/}}
\DoxyCodeLine{14587 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_Pos                    (0U)}}
\DoxyCodeLine{14588 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_Msk                    (0xFUL << RCC\_D1CFGR\_HPRE\_Pos)  }}
\DoxyCodeLine{14589 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE                        RCC\_D1CFGR\_HPRE\_Msk             }}
\DoxyCodeLine{14590 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_0                      (0x1UL << RCC\_D1CFGR\_HPRE\_Pos)   }}
\DoxyCodeLine{14591 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_1                      (0x2UL << RCC\_D1CFGR\_HPRE\_Pos)   }}
\DoxyCodeLine{14592 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_2                      (0x4UL << RCC\_D1CFGR\_HPRE\_Pos)   }}
\DoxyCodeLine{14593 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_3                      (0x8UL << RCC\_D1CFGR\_HPRE\_Pos)   }}
\DoxyCodeLine{14596 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV1                   ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14597 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV2\_Pos               (3U)}}
\DoxyCodeLine{14598 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV2\_Msk               (0x1UL << RCC\_D1CFGR\_HPRE\_DIV2\_Pos) }}
\DoxyCodeLine{14599 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV2                   RCC\_D1CFGR\_HPRE\_DIV2\_Msk        }}
\DoxyCodeLine{14600 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV4\_Pos               (0U)}}
\DoxyCodeLine{14601 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV4\_Msk               (0x9UL << RCC\_D1CFGR\_HPRE\_DIV4\_Pos) }}
\DoxyCodeLine{14602 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV4                   RCC\_D1CFGR\_HPRE\_DIV4\_Msk        }}
\DoxyCodeLine{14603 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV8\_Pos               (1U)}}
\DoxyCodeLine{14604 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV8\_Msk               (0x5UL << RCC\_D1CFGR\_HPRE\_DIV8\_Pos) }}
\DoxyCodeLine{14605 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV8                   RCC\_D1CFGR\_HPRE\_DIV8\_Msk        }}
\DoxyCodeLine{14606 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV16\_Pos              (0U)}}
\DoxyCodeLine{14607 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV16\_Msk              (0xBUL << RCC\_D1CFGR\_HPRE\_DIV16\_Pos) }}
\DoxyCodeLine{14608 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV16                  RCC\_D1CFGR\_HPRE\_DIV16\_Msk       }}
\DoxyCodeLine{14609 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV64\_Pos              (2U)}}
\DoxyCodeLine{14610 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV64\_Msk              (0x3UL << RCC\_D1CFGR\_HPRE\_DIV64\_Pos) }}
\DoxyCodeLine{14611 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV64                  RCC\_D1CFGR\_HPRE\_DIV64\_Msk       }}
\DoxyCodeLine{14612 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV128\_Pos             (0U)}}
\DoxyCodeLine{14613 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV128\_Msk             (0xDUL << RCC\_D1CFGR\_HPRE\_DIV128\_Pos) }}
\DoxyCodeLine{14614 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV128                 RCC\_D1CFGR\_HPRE\_DIV128\_Msk      }}
\DoxyCodeLine{14615 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV256\_Pos             (1U)}}
\DoxyCodeLine{14616 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV256\_Msk             (0x7UL << RCC\_D1CFGR\_HPRE\_DIV256\_Pos) }}
\DoxyCodeLine{14617 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV256                 RCC\_D1CFGR\_HPRE\_DIV256\_Msk      }}
\DoxyCodeLine{14618 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV512\_Pos             (0U)}}
\DoxyCodeLine{14619 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV512\_Msk             (0xFUL << RCC\_D1CFGR\_HPRE\_DIV512\_Pos) }}
\DoxyCodeLine{14620 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_HPRE\_DIV512                 RCC\_D1CFGR\_HPRE\_DIV512\_Msk      }}
\DoxyCodeLine{14623 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_Pos                  (4U)}}
\DoxyCodeLine{14624 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_Msk                  (0x7UL << RCC\_D1CFGR\_D1PPRE\_Pos) }}
\DoxyCodeLine{14625 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE                      RCC\_D1CFGR\_D1PPRE\_Msk           }}
\DoxyCodeLine{14626 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_0                    (0x1UL << RCC\_D1CFGR\_D1PPRE\_Pos) }}
\DoxyCodeLine{14627 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_1                    (0x2UL << RCC\_D1CFGR\_D1PPRE\_Pos) }}
\DoxyCodeLine{14628 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_2                    (0x4UL << RCC\_D1CFGR\_D1PPRE\_Pos) }}
\DoxyCodeLine{14630 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV1                 ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14631 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV2\_Pos             (6U)}}
\DoxyCodeLine{14632 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV2\_Msk             (0x1UL << RCC\_D1CFGR\_D1PPRE\_DIV2\_Pos) }}
\DoxyCodeLine{14633 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV2                 RCC\_D1CFGR\_D1PPRE\_DIV2\_Msk      }}
\DoxyCodeLine{14634 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV4\_Pos             (4U)}}
\DoxyCodeLine{14635 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV4\_Msk             (0x5UL << RCC\_D1CFGR\_D1PPRE\_DIV4\_Pos) }}
\DoxyCodeLine{14636 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV4                 RCC\_D1CFGR\_D1PPRE\_DIV4\_Msk      }}
\DoxyCodeLine{14637 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV8\_Pos             (5U)}}
\DoxyCodeLine{14638 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV8\_Msk             (0x3UL << RCC\_D1CFGR\_D1PPRE\_DIV8\_Pos) }}
\DoxyCodeLine{14639 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV8                 RCC\_D1CFGR\_D1PPRE\_DIV8\_Msk      }}
\DoxyCodeLine{14640 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV16\_Pos            (4U)}}
\DoxyCodeLine{14641 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV16\_Msk            (0x7UL << RCC\_D1CFGR\_D1PPRE\_DIV16\_Pos) }}
\DoxyCodeLine{14642 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1PPRE\_DIV16                RCC\_D1CFGR\_D1PPRE\_DIV16\_Msk     }}
\DoxyCodeLine{14644 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_Pos                  (8U)}}
\DoxyCodeLine{14645 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_Msk                  (0xFUL << RCC\_D1CFGR\_D1CPRE\_Pos) }}
\DoxyCodeLine{14646 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE                      RCC\_D1CFGR\_D1CPRE\_Msk           }}
\DoxyCodeLine{14647 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_0                    (0x1UL << RCC\_D1CFGR\_D1CPRE\_Pos) }}
\DoxyCodeLine{14648 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_1                    (0x2UL << RCC\_D1CFGR\_D1CPRE\_Pos) }}
\DoxyCodeLine{14649 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_2                    (0x4UL << RCC\_D1CFGR\_D1CPRE\_Pos) }}
\DoxyCodeLine{14650 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_3                    (0x8UL << RCC\_D1CFGR\_D1CPRE\_Pos) }}
\DoxyCodeLine{14652 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV1                 ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14653 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV2\_Pos             (11U)}}
\DoxyCodeLine{14654 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV2\_Msk             (0x1UL << RCC\_D1CFGR\_D1CPRE\_DIV2\_Pos) }}
\DoxyCodeLine{14655 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV2                 RCC\_D1CFGR\_D1CPRE\_DIV2\_Msk      }}
\DoxyCodeLine{14656 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV4\_Pos             (8U)}}
\DoxyCodeLine{14657 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV4\_Msk             (0x9UL << RCC\_D1CFGR\_D1CPRE\_DIV4\_Pos) }}
\DoxyCodeLine{14658 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV4                 RCC\_D1CFGR\_D1CPRE\_DIV4\_Msk      }}
\DoxyCodeLine{14659 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV8\_Pos             (9U)}}
\DoxyCodeLine{14660 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV8\_Msk             (0x5UL << RCC\_D1CFGR\_D1CPRE\_DIV8\_Pos) }}
\DoxyCodeLine{14661 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV8                 RCC\_D1CFGR\_D1CPRE\_DIV8\_Msk      }}
\DoxyCodeLine{14662 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV16\_Pos            (8U)}}
\DoxyCodeLine{14663 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV16\_Msk            (0xBUL << RCC\_D1CFGR\_D1CPRE\_DIV16\_Pos) }}
\DoxyCodeLine{14664 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV16                RCC\_D1CFGR\_D1CPRE\_DIV16\_Msk     }}
\DoxyCodeLine{14665 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV64\_Pos            (10U)}}
\DoxyCodeLine{14666 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV64\_Msk            (0x3UL << RCC\_D1CFGR\_D1CPRE\_DIV64\_Pos) }}
\DoxyCodeLine{14667 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV64                RCC\_D1CFGR\_D1CPRE\_DIV64\_Msk     }}
\DoxyCodeLine{14668 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV128\_Pos           (8U)}}
\DoxyCodeLine{14669 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV128\_Msk           (0xDUL << RCC\_D1CFGR\_D1CPRE\_DIV128\_Pos) }}
\DoxyCodeLine{14670 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV128               RCC\_D1CFGR\_D1CPRE\_DIV128\_Msk    }}
\DoxyCodeLine{14671 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV256\_Pos           (9U)}}
\DoxyCodeLine{14672 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV256\_Msk           (0x7UL << RCC\_D1CFGR\_D1CPRE\_DIV256\_Pos) }}
\DoxyCodeLine{14673 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV256               RCC\_D1CFGR\_D1CPRE\_DIV256\_Msk    }}
\DoxyCodeLine{14674 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV512\_Pos           (8U)}}
\DoxyCodeLine{14675 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV512\_Msk           (0xFUL << RCC\_D1CFGR\_D1CPRE\_DIV512\_Pos) }}
\DoxyCodeLine{14676 \textcolor{preprocessor}{\#define RCC\_D1CFGR\_D1CPRE\_DIV512               RCC\_D1CFGR\_D1CPRE\_DIV512\_Msk    }}
\DoxyCodeLine{14678 \textcolor{comment}{/********************  Bit definition for RCC\_D2CFGR register  ******************/}}
\DoxyCodeLine{14680 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_Pos                 (4U)}}
\DoxyCodeLine{14681 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_Msk                 (0x7UL << RCC\_D2CFGR\_D2PPRE1\_Pos) }}
\DoxyCodeLine{14682 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1                     RCC\_D2CFGR\_D2PPRE1\_Msk          }}
\DoxyCodeLine{14683 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_0                   (0x1UL << RCC\_D2CFGR\_D2PPRE1\_Pos) }}
\DoxyCodeLine{14684 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_1                   (0x2UL << RCC\_D2CFGR\_D2PPRE1\_Pos) }}
\DoxyCodeLine{14685 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_2                   (0x4UL << RCC\_D2CFGR\_D2PPRE1\_Pos) }}
\DoxyCodeLine{14687 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV1                ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14688 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV2\_Pos            (6U)}}
\DoxyCodeLine{14689 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV2\_Msk            (0x1UL << RCC\_D2CFGR\_D2PPRE1\_DIV2\_Pos) }}
\DoxyCodeLine{14690 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV2                RCC\_D2CFGR\_D2PPRE1\_DIV2\_Msk     }}
\DoxyCodeLine{14691 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV4\_Pos            (4U)}}
\DoxyCodeLine{14692 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV4\_Msk            (0x5UL << RCC\_D2CFGR\_D2PPRE1\_DIV4\_Pos) }}
\DoxyCodeLine{14693 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV4                RCC\_D2CFGR\_D2PPRE1\_DIV4\_Msk     }}
\DoxyCodeLine{14694 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV8\_Pos            (5U)}}
\DoxyCodeLine{14695 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV8\_Msk            (0x3UL << RCC\_D2CFGR\_D2PPRE1\_DIV8\_Pos) }}
\DoxyCodeLine{14696 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV8                RCC\_D2CFGR\_D2PPRE1\_DIV8\_Msk     }}
\DoxyCodeLine{14697 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV16\_Pos           (4U)}}
\DoxyCodeLine{14698 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV16\_Msk           (0x7UL << RCC\_D2CFGR\_D2PPRE1\_DIV16\_Pos) }}
\DoxyCodeLine{14699 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE1\_DIV16               RCC\_D2CFGR\_D2PPRE1\_DIV16\_Msk    }}
\DoxyCodeLine{14702 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_Pos                 (8U)}}
\DoxyCodeLine{14703 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_Msk                 (0x7UL << RCC\_D2CFGR\_D2PPRE2\_Pos) }}
\DoxyCodeLine{14704 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2                     RCC\_D2CFGR\_D2PPRE2\_Msk          }}
\DoxyCodeLine{14705 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_0                   (0x1UL << RCC\_D2CFGR\_D2PPRE2\_Pos) }}
\DoxyCodeLine{14706 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_1                   (0x2UL << RCC\_D2CFGR\_D2PPRE2\_Pos) }}
\DoxyCodeLine{14707 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_2                   (0x4UL << RCC\_D2CFGR\_D2PPRE2\_Pos) }}
\DoxyCodeLine{14709 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV1                ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14710 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV2\_Pos            (10U)}}
\DoxyCodeLine{14711 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV2\_Msk            (0x1UL << RCC\_D2CFGR\_D2PPRE2\_DIV2\_Pos) }}
\DoxyCodeLine{14712 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV2                RCC\_D2CFGR\_D2PPRE2\_DIV2\_Msk     }}
\DoxyCodeLine{14713 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV4\_Pos            (8U)}}
\DoxyCodeLine{14714 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV4\_Msk            (0x5UL << RCC\_D2CFGR\_D2PPRE2\_DIV4\_Pos) }}
\DoxyCodeLine{14715 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV4                RCC\_D2CFGR\_D2PPRE2\_DIV4\_Msk     }}
\DoxyCodeLine{14716 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV8\_Pos            (9U)}}
\DoxyCodeLine{14717 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV8\_Msk            (0x3UL << RCC\_D2CFGR\_D2PPRE2\_DIV8\_Pos) }}
\DoxyCodeLine{14718 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV8                RCC\_D2CFGR\_D2PPRE2\_DIV8\_Msk     }}
\DoxyCodeLine{14719 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV16\_Pos           (8U)}}
\DoxyCodeLine{14720 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV16\_Msk           (0x7UL << RCC\_D2CFGR\_D2PPRE2\_DIV16\_Pos) }}
\DoxyCodeLine{14721 \textcolor{preprocessor}{\#define RCC\_D2CFGR\_D2PPRE2\_DIV16               RCC\_D2CFGR\_D2PPRE2\_DIV16\_Msk    }}
\DoxyCodeLine{14723 \textcolor{comment}{/********************  Bit definition for RCC\_D3CFGR register  ******************/}}
\DoxyCodeLine{14725 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_Pos                  (4U)}}
\DoxyCodeLine{14726 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_Msk                  (0x7UL << RCC\_D3CFGR\_D3PPRE\_Pos) }}
\DoxyCodeLine{14727 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE                      RCC\_D3CFGR\_D3PPRE\_Msk           }}
\DoxyCodeLine{14728 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_0                    (0x1UL << RCC\_D3CFGR\_D3PPRE\_Pos) }}
\DoxyCodeLine{14729 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_1                    (0x2UL << RCC\_D3CFGR\_D3PPRE\_Pos) }}
\DoxyCodeLine{14730 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_2                    (0x4UL << RCC\_D3CFGR\_D3PPRE\_Pos) }}
\DoxyCodeLine{14732 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV1                 ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14733 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV2\_Pos             (6U)}}
\DoxyCodeLine{14734 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV2\_Msk             (0x1UL << RCC\_D3CFGR\_D3PPRE\_DIV2\_Pos) }}
\DoxyCodeLine{14735 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV2                 RCC\_D3CFGR\_D3PPRE\_DIV2\_Msk      }}
\DoxyCodeLine{14736 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV4\_Pos             (4U)}}
\DoxyCodeLine{14737 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV4\_Msk             (0x5UL << RCC\_D3CFGR\_D3PPRE\_DIV4\_Pos) }}
\DoxyCodeLine{14738 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV4                 RCC\_D3CFGR\_D3PPRE\_DIV4\_Msk      }}
\DoxyCodeLine{14739 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV8\_Pos             (5U)}}
\DoxyCodeLine{14740 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV8\_Msk             (0x3UL << RCC\_D3CFGR\_D3PPRE\_DIV8\_Pos) }}
\DoxyCodeLine{14741 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV8                 RCC\_D3CFGR\_D3PPRE\_DIV8\_Msk      }}
\DoxyCodeLine{14742 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV16\_Pos            (4U)}}
\DoxyCodeLine{14743 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV16\_Msk            (0x7UL << RCC\_D3CFGR\_D3PPRE\_DIV16\_Pos) }}
\DoxyCodeLine{14744 \textcolor{preprocessor}{\#define RCC\_D3CFGR\_D3PPRE\_DIV16                RCC\_D3CFGR\_D3PPRE\_DIV16\_Msk     }}
\DoxyCodeLine{14746 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCKSELR register  *************/}}
\DoxyCodeLine{14747 }
\DoxyCodeLine{14748 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_Pos               (0U)}}
\DoxyCodeLine{14749 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_Msk               (0x3UL << RCC\_PLLCKSELR\_PLLSRC\_Pos) }}
\DoxyCodeLine{14750 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC                   RCC\_PLLCKSELR\_PLLSRC\_Msk}}
\DoxyCodeLine{14751 }
\DoxyCodeLine{14752 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_HSI               ((uint32\_t)0x00000000)          }}
\DoxyCodeLine{14753 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_CSI\_Pos           (0U)}}
\DoxyCodeLine{14754 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_CSI\_Msk           (0x1UL << RCC\_PLLCKSELR\_PLLSRC\_CSI\_Pos) }}
\DoxyCodeLine{14755 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_CSI               RCC\_PLLCKSELR\_PLLSRC\_CSI\_Msk    }}
\DoxyCodeLine{14756 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_HSE\_Pos           (1U)}}
\DoxyCodeLine{14757 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_HSE\_Msk           (0x1UL << RCC\_PLLCKSELR\_PLLSRC\_HSE\_Pos) }}
\DoxyCodeLine{14758 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_HSE               RCC\_PLLCKSELR\_PLLSRC\_HSE\_Msk    }}
\DoxyCodeLine{14759 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_NONE\_Pos          (0U)}}
\DoxyCodeLine{14760 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_NONE\_Msk          (0x3UL << RCC\_PLLCKSELR\_PLLSRC\_NONE\_Pos) }}
\DoxyCodeLine{14761 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_PLLSRC\_NONE              RCC\_PLLCKSELR\_PLLSRC\_NONE\_Msk   }}
\DoxyCodeLine{14763 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_Pos                (4U)}}
\DoxyCodeLine{14764 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_Msk                (0x3FUL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14765 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1                    RCC\_PLLCKSELR\_DIVM1\_Msk}}
\DoxyCodeLine{14766 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_0                  (0x01UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14767 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_1                  (0x02UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14768 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_2                  (0x04UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14769 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_3                  (0x08UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14770 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_4                  (0x10UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14771 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM1\_5                  (0x20UL << RCC\_PLLCKSELR\_DIVM1\_Pos) }}
\DoxyCodeLine{14773 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_Pos                (12U)}}
\DoxyCodeLine{14774 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_Msk                (0x3FUL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14775 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2                    RCC\_PLLCKSELR\_DIVM2\_Msk}}
\DoxyCodeLine{14776 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_0                  (0x01UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14777 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_1                  (0x02UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14778 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_2                  (0x04UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14779 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_3                  (0x08UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14780 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_4                  (0x10UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14781 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM2\_5                  (0x20UL << RCC\_PLLCKSELR\_DIVM2\_Pos) }}
\DoxyCodeLine{14783 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_Pos                (20U)}}
\DoxyCodeLine{14784 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_Msk                (0x3FUL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14785 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3                    RCC\_PLLCKSELR\_DIVM3\_Msk}}
\DoxyCodeLine{14786 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_0                  (0x01UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14787 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_1                  (0x02UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14788 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_2                  (0x04UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14789 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_3                  (0x08UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14790 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_4                  (0x10UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14791 \textcolor{preprocessor}{\#define RCC\_PLLCKSELR\_DIVM3\_5                  (0x20UL << RCC\_PLLCKSELR\_DIVM3\_Pos) }}
\DoxyCodeLine{14793 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{14794 }
\DoxyCodeLine{14795 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1FRACEN\_Pos             (0U)}}
\DoxyCodeLine{14796 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1FRACEN\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL1FRACEN\_Pos) }}
\DoxyCodeLine{14797 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1FRACEN                 RCC\_PLLCFGR\_PLL1FRACEN\_Msk}}
\DoxyCodeLine{14798 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1VCOSEL\_Pos             (1U)}}
\DoxyCodeLine{14799 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1VCOSEL\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL1VCOSEL\_Pos) }}
\DoxyCodeLine{14800 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1VCOSEL                 RCC\_PLLCFGR\_PLL1VCOSEL\_Msk}}
\DoxyCodeLine{14801 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_Pos                (2U)}}
\DoxyCodeLine{14802 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_Msk                (0x3UL << RCC\_PLLCFGR\_PLL1RGE\_Pos) }}
\DoxyCodeLine{14803 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE                    RCC\_PLLCFGR\_PLL1RGE\_Msk}}
\DoxyCodeLine{14804 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_0                  (0x0UL << RCC\_PLLCFGR\_PLL1RGE\_Pos) }}
\DoxyCodeLine{14805 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_1                  (0x1UL << RCC\_PLLCFGR\_PLL1RGE\_Pos) }}
\DoxyCodeLine{14806 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_2                  (0x2UL << RCC\_PLLCFGR\_PLL1RGE\_Pos) }}
\DoxyCodeLine{14807 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL1RGE\_3                  (0x3UL << RCC\_PLLCFGR\_PLL1RGE\_Pos) }}
\DoxyCodeLine{14809 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2FRACEN\_Pos             (4U)}}
\DoxyCodeLine{14810 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2FRACEN\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL2FRACEN\_Pos) }}
\DoxyCodeLine{14811 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2FRACEN                 RCC\_PLLCFGR\_PLL2FRACEN\_Msk}}
\DoxyCodeLine{14812 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2VCOSEL\_Pos             (5U)}}
\DoxyCodeLine{14813 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2VCOSEL\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL2VCOSEL\_Pos) }}
\DoxyCodeLine{14814 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2VCOSEL                 RCC\_PLLCFGR\_PLL2VCOSEL\_Msk}}
\DoxyCodeLine{14815 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_Pos                (6U)}}
\DoxyCodeLine{14816 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_Msk                (0x3UL << RCC\_PLLCFGR\_PLL2RGE\_Pos) }}
\DoxyCodeLine{14817 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE                    RCC\_PLLCFGR\_PLL2RGE\_Msk}}
\DoxyCodeLine{14818 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_0                  (0x0UL << RCC\_PLLCFGR\_PLL2RGE\_Pos) }}
\DoxyCodeLine{14819 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_1                  (0x1UL << RCC\_PLLCFGR\_PLL2RGE\_Pos) }}
\DoxyCodeLine{14820 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_2                  (0x2UL << RCC\_PLLCFGR\_PLL2RGE\_Pos) }}
\DoxyCodeLine{14821 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL2RGE\_3                  (0x3UL << RCC\_PLLCFGR\_PLL2RGE\_Pos) }}
\DoxyCodeLine{14823 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3FRACEN\_Pos             (8U)}}
\DoxyCodeLine{14824 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3FRACEN\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL3FRACEN\_Pos) }}
\DoxyCodeLine{14825 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3FRACEN                 RCC\_PLLCFGR\_PLL3FRACEN\_Msk}}
\DoxyCodeLine{14826 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3VCOSEL\_Pos             (9U)}}
\DoxyCodeLine{14827 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3VCOSEL\_Msk             (0x1UL << RCC\_PLLCFGR\_PLL3VCOSEL\_Pos) }}
\DoxyCodeLine{14828 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3VCOSEL                 RCC\_PLLCFGR\_PLL3VCOSEL\_Msk}}
\DoxyCodeLine{14829 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_Pos                (10U)}}
\DoxyCodeLine{14830 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_Msk                (0x3UL << RCC\_PLLCFGR\_PLL3RGE\_Pos) }}
\DoxyCodeLine{14831 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE                    RCC\_PLLCFGR\_PLL3RGE\_Msk}}
\DoxyCodeLine{14832 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_0                  (0x0UL << RCC\_PLLCFGR\_PLL3RGE\_Pos) }}
\DoxyCodeLine{14833 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_1                  (0x1UL << RCC\_PLLCFGR\_PLL3RGE\_Pos) }}
\DoxyCodeLine{14834 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_2                  (0x2UL << RCC\_PLLCFGR\_PLL3RGE\_Pos) }}
\DoxyCodeLine{14835 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLL3RGE\_3                  (0x3UL << RCC\_PLLCFGR\_PLL3RGE\_Pos) }}
\DoxyCodeLine{14837 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP1EN\_Pos                (16U)}}
\DoxyCodeLine{14838 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP1EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVP1EN\_Pos) }}
\DoxyCodeLine{14839 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP1EN                    RCC\_PLLCFGR\_DIVP1EN\_Msk}}
\DoxyCodeLine{14840 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ1EN\_Pos                (17U)}}
\DoxyCodeLine{14841 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ1EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVQ1EN\_Pos) }}
\DoxyCodeLine{14842 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ1EN                    RCC\_PLLCFGR\_DIVQ1EN\_Msk}}
\DoxyCodeLine{14843 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR1EN\_Pos                (18U)}}
\DoxyCodeLine{14844 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR1EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVR1EN\_Pos) }}
\DoxyCodeLine{14845 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR1EN                    RCC\_PLLCFGR\_DIVR1EN\_Msk}}
\DoxyCodeLine{14846 }
\DoxyCodeLine{14847 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP2EN\_Pos                (19U)}}
\DoxyCodeLine{14848 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP2EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVP2EN\_Pos) }}
\DoxyCodeLine{14849 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP2EN                    RCC\_PLLCFGR\_DIVP2EN\_Msk}}
\DoxyCodeLine{14850 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ2EN\_Pos                (20U)}}
\DoxyCodeLine{14851 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ2EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVQ2EN\_Pos) }}
\DoxyCodeLine{14852 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ2EN                    RCC\_PLLCFGR\_DIVQ2EN\_Msk}}
\DoxyCodeLine{14853 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR2EN\_Pos                (21U)}}
\DoxyCodeLine{14854 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR2EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVR2EN\_Pos) }}
\DoxyCodeLine{14855 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR2EN                    RCC\_PLLCFGR\_DIVR2EN\_Msk}}
\DoxyCodeLine{14856 }
\DoxyCodeLine{14857 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP3EN\_Pos                (22U)}}
\DoxyCodeLine{14858 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP3EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVP3EN\_Pos) }}
\DoxyCodeLine{14859 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVP3EN                    RCC\_PLLCFGR\_DIVP3EN\_Msk}}
\DoxyCodeLine{14860 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ3EN\_Pos                (23U)}}
\DoxyCodeLine{14861 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ3EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVQ3EN\_Pos) }}
\DoxyCodeLine{14862 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVQ3EN                    RCC\_PLLCFGR\_DIVQ3EN\_Msk}}
\DoxyCodeLine{14863 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR3EN\_Pos                (24U)}}
\DoxyCodeLine{14864 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR3EN\_Msk                (0x1UL << RCC\_PLLCFGR\_DIVR3EN\_Pos) }}
\DoxyCodeLine{14865 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_DIVR3EN                    RCC\_PLLCFGR\_DIVR3EN\_Msk}}
\DoxyCodeLine{14866 }
\DoxyCodeLine{14867 }
\DoxyCodeLine{14868 \textcolor{comment}{/********************  Bit definition for RCC\_PLL1DIVR register  ***************/}}
\DoxyCodeLine{14869 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_N1\_Pos                    (0U)}}
\DoxyCodeLine{14870 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_N1\_Msk                    (0x1FFUL << RCC\_PLL1DIVR\_N1\_Pos) }}
\DoxyCodeLine{14871 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_N1                        RCC\_PLL1DIVR\_N1\_Msk}}
\DoxyCodeLine{14872 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_P1\_Pos                    (9U)}}
\DoxyCodeLine{14873 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_P1\_Msk                    (0x7FUL << RCC\_PLL1DIVR\_P1\_Pos) }}
\DoxyCodeLine{14874 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_P1                        RCC\_PLL1DIVR\_P1\_Msk}}
\DoxyCodeLine{14875 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_Q1\_Pos                    (16U)}}
\DoxyCodeLine{14876 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_Q1\_Msk                    (0x7FUL << RCC\_PLL1DIVR\_Q1\_Pos) }}
\DoxyCodeLine{14877 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_Q1                        RCC\_PLL1DIVR\_Q1\_Msk}}
\DoxyCodeLine{14878 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_R1\_Pos                    (24U)}}
\DoxyCodeLine{14879 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_R1\_Msk                    (0x7FUL << RCC\_PLL1DIVR\_R1\_Pos) }}
\DoxyCodeLine{14880 \textcolor{preprocessor}{\#define RCC\_PLL1DIVR\_R1                        RCC\_PLL1DIVR\_R1\_Msk}}
\DoxyCodeLine{14881 }
\DoxyCodeLine{14882 \textcolor{comment}{/********************  Bit definition for RCC\_PLL1FRACR register  ***************/}}
\DoxyCodeLine{14883 \textcolor{preprocessor}{\#define RCC\_PLL1FRACR\_FRACN1\_Pos               (3U)}}
\DoxyCodeLine{14884 \textcolor{preprocessor}{\#define RCC\_PLL1FRACR\_FRACN1\_Msk               (0x1FFFUL << RCC\_PLL1FRACR\_FRACN1\_Pos) }}
\DoxyCodeLine{14885 \textcolor{preprocessor}{\#define RCC\_PLL1FRACR\_FRACN1                   RCC\_PLL1FRACR\_FRACN1\_Msk}}
\DoxyCodeLine{14886 }
\DoxyCodeLine{14887 \textcolor{comment}{/********************  Bit definition for RCC\_PLL2DIVR register  ***************/}}
\DoxyCodeLine{14888 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_N2\_Pos                    (0U)}}
\DoxyCodeLine{14889 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_N2\_Msk                    (0x1FFUL << RCC\_PLL2DIVR\_N2\_Pos) }}
\DoxyCodeLine{14890 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_N2                        RCC\_PLL2DIVR\_N2\_Msk}}
\DoxyCodeLine{14891 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_P2\_Pos                    (9U)}}
\DoxyCodeLine{14892 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_P2\_Msk                    (0x7FUL << RCC\_PLL2DIVR\_P2\_Pos) }}
\DoxyCodeLine{14893 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_P2                        RCC\_PLL2DIVR\_P2\_Msk}}
\DoxyCodeLine{14894 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_Q2\_Pos                    (16U)}}
\DoxyCodeLine{14895 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_Q2\_Msk                    (0x7FUL << RCC\_PLL2DIVR\_Q2\_Pos) }}
\DoxyCodeLine{14896 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_Q2                        RCC\_PLL2DIVR\_Q2\_Msk}}
\DoxyCodeLine{14897 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_R2\_Pos                    (24U)}}
\DoxyCodeLine{14898 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_R2\_Msk                    (0x7FUL << RCC\_PLL2DIVR\_R2\_Pos) }}
\DoxyCodeLine{14899 \textcolor{preprocessor}{\#define RCC\_PLL2DIVR\_R2                        RCC\_PLL2DIVR\_R2\_Msk}}
\DoxyCodeLine{14900 }
\DoxyCodeLine{14901 \textcolor{comment}{/********************  Bit definition for RCC\_PLL2FRACR register  ***************/}}
\DoxyCodeLine{14902 \textcolor{preprocessor}{\#define RCC\_PLL2FRACR\_FRACN2\_Pos               (3U)}}
\DoxyCodeLine{14903 \textcolor{preprocessor}{\#define RCC\_PLL2FRACR\_FRACN2\_Msk               (0x1FFFUL << RCC\_PLL2FRACR\_FRACN2\_Pos) }}
\DoxyCodeLine{14904 \textcolor{preprocessor}{\#define RCC\_PLL2FRACR\_FRACN2                   RCC\_PLL2FRACR\_FRACN2\_Msk}}
\DoxyCodeLine{14905 }
\DoxyCodeLine{14906 \textcolor{comment}{/********************  Bit definition for RCC\_PLL3DIVR register  ***************/}}
\DoxyCodeLine{14907 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_N3\_Pos                    (0U)}}
\DoxyCodeLine{14908 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_N3\_Msk                    (0x1FFUL << RCC\_PLL3DIVR\_N3\_Pos) }}
\DoxyCodeLine{14909 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_N3                        RCC\_PLL3DIVR\_N3\_Msk}}
\DoxyCodeLine{14910 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_P3\_Pos                    (9U)}}
\DoxyCodeLine{14911 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_P3\_Msk                    (0x7FUL << RCC\_PLL3DIVR\_P3\_Pos) }}
\DoxyCodeLine{14912 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_P3                        RCC\_PLL3DIVR\_P3\_Msk}}
\DoxyCodeLine{14913 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_Q3\_Pos                    (16U)}}
\DoxyCodeLine{14914 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_Q3\_Msk                    (0x7FUL << RCC\_PLL3DIVR\_Q3\_Pos) }}
\DoxyCodeLine{14915 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_Q3                        RCC\_PLL3DIVR\_Q3\_Msk}}
\DoxyCodeLine{14916 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_R3\_Pos                    (24U)}}
\DoxyCodeLine{14917 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_R3\_Msk                    (0x7FUL << RCC\_PLL3DIVR\_R3\_Pos) }}
\DoxyCodeLine{14918 \textcolor{preprocessor}{\#define RCC\_PLL3DIVR\_R3                        RCC\_PLL3DIVR\_R3\_Msk}}
\DoxyCodeLine{14919 }
\DoxyCodeLine{14920 \textcolor{comment}{/********************  Bit definition for RCC\_PLL3FRACR register  ***************/}}
\DoxyCodeLine{14921 \textcolor{preprocessor}{\#define RCC\_PLL3FRACR\_FRACN3\_Pos               (3U)}}
\DoxyCodeLine{14922 \textcolor{preprocessor}{\#define RCC\_PLL3FRACR\_FRACN3\_Msk               (0x1FFFUL << RCC\_PLL3FRACR\_FRACN3\_Pos) }}
\DoxyCodeLine{14923 \textcolor{preprocessor}{\#define RCC\_PLL3FRACR\_FRACN3                   RCC\_PLL3FRACR\_FRACN3\_Msk}}
\DoxyCodeLine{14924 }
\DoxyCodeLine{14925 \textcolor{comment}{/********************  Bit definition for RCC\_D1CCIPR register  ***************/}}
\DoxyCodeLine{14926 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_FMCSEL\_Pos                 (0U)}}
\DoxyCodeLine{14927 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_FMCSEL\_Msk                 (0x3UL << RCC\_D1CCIPR\_FMCSEL\_Pos) }}
\DoxyCodeLine{14928 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_FMCSEL                     RCC\_D1CCIPR\_FMCSEL\_Msk}}
\DoxyCodeLine{14929 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_FMCSEL\_0                   (0x1UL << RCC\_D1CCIPR\_FMCSEL\_Pos) }}
\DoxyCodeLine{14930 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_FMCSEL\_1                   (0x2UL << RCC\_D1CCIPR\_FMCSEL\_Pos) }}
\DoxyCodeLine{14931 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_OCTOSPISEL\_Pos             (4U)}}
\DoxyCodeLine{14932 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_OCTOSPISEL\_Msk             (0x3UL << RCC\_D1CCIPR\_OCTOSPISEL\_Pos) }}
\DoxyCodeLine{14933 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_OCTOSPISEL                 RCC\_D1CCIPR\_OCTOSPISEL\_Msk}}
\DoxyCodeLine{14934 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_OCTOSPISEL\_0               (0x1UL << RCC\_D1CCIPR\_OCTOSPISEL\_Pos) }}
\DoxyCodeLine{14935 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_OCTOSPISEL\_1               (0x2UL << RCC\_D1CCIPR\_OCTOSPISEL\_Pos) }}
\DoxyCodeLine{14936 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_SDMMCSEL\_Pos               (16U)}}
\DoxyCodeLine{14937 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_SDMMCSEL\_Msk               (0x1UL << RCC\_D1CCIPR\_SDMMCSEL\_Pos) }}
\DoxyCodeLine{14938 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_SDMMCSEL                   RCC\_D1CCIPR\_SDMMCSEL\_Msk}}
\DoxyCodeLine{14939 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_CKPERSEL\_Pos               (28U)}}
\DoxyCodeLine{14940 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_CKPERSEL\_Msk               (0x3UL << RCC\_D1CCIPR\_CKPERSEL\_Pos) }}
\DoxyCodeLine{14941 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_CKPERSEL                   RCC\_D1CCIPR\_CKPERSEL\_Msk}}
\DoxyCodeLine{14942 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_CKPERSEL\_0                 (0x1UL << RCC\_D1CCIPR\_CKPERSEL\_Pos) }}
\DoxyCodeLine{14943 \textcolor{preprocessor}{\#define RCC\_D1CCIPR\_CKPERSEL\_1                 (0x2UL << RCC\_D1CCIPR\_CKPERSEL\_Pos) }}
\DoxyCodeLine{14945 \textcolor{comment}{/********************  Bit definition for RCC\_D2CCIP1R register  ***************/}}
\DoxyCodeLine{14946 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL\_Pos               (0U)}}
\DoxyCodeLine{14947 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL\_Msk               (0x7UL << RCC\_D2CCIP1R\_SAI1SEL\_Pos) }}
\DoxyCodeLine{14948 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL                   RCC\_D2CCIP1R\_SAI1SEL\_Msk}}
\DoxyCodeLine{14949 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL\_0                 (0x1UL << RCC\_D2CCIP1R\_SAI1SEL\_Pos) }}
\DoxyCodeLine{14950 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL\_1                 (0x2UL << RCC\_D2CCIP1R\_SAI1SEL\_Pos) }}
\DoxyCodeLine{14951 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SAI1SEL\_2                 (0x4UL << RCC\_D2CCIP1R\_SAI1SEL\_Pos) }}
\DoxyCodeLine{14954 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL\_Pos             (12U)}}
\DoxyCodeLine{14955 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL\_Msk             (0x7UL << RCC\_D2CCIP1R\_SPI123SEL\_Pos) }}
\DoxyCodeLine{14956 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL                 RCC\_D2CCIP1R\_SPI123SEL\_Msk}}
\DoxyCodeLine{14957 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL\_0               (0x1UL << RCC\_D2CCIP1R\_SPI123SEL\_Pos) }}
\DoxyCodeLine{14958 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL\_1               (0x2UL << RCC\_D2CCIP1R\_SPI123SEL\_Pos) }}
\DoxyCodeLine{14959 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI123SEL\_2               (0x4UL << RCC\_D2CCIP1R\_SPI123SEL\_Pos) }}
\DoxyCodeLine{14961 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL\_Pos              (16U)}}
\DoxyCodeLine{14962 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL\_Msk              (0x7UL << RCC\_D2CCIP1R\_SPI45SEL\_Pos) }}
\DoxyCodeLine{14963 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL                  RCC\_D2CCIP1R\_SPI45SEL\_Msk}}
\DoxyCodeLine{14964 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL\_0                (0x1UL << RCC\_D2CCIP1R\_SPI45SEL\_Pos) }}
\DoxyCodeLine{14965 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL\_1                (0x2UL << RCC\_D2CCIP1R\_SPI45SEL\_Pos) }}
\DoxyCodeLine{14966 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPI45SEL\_2                (0x4UL << RCC\_D2CCIP1R\_SPI45SEL\_Pos) }}
\DoxyCodeLine{14968 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPDIFSEL\_Pos              (20U)}}
\DoxyCodeLine{14969 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPDIFSEL\_Msk              (0x3UL << RCC\_D2CCIP1R\_SPDIFSEL\_Pos) }}
\DoxyCodeLine{14970 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPDIFSEL                  RCC\_D2CCIP1R\_SPDIFSEL\_Msk}}
\DoxyCodeLine{14971 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPDIFSEL\_0                (0x1UL << RCC\_D2CCIP1R\_SPDIFSEL\_Pos) }}
\DoxyCodeLine{14972 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SPDIFSEL\_1                (0x2UL << RCC\_D2CCIP1R\_SPDIFSEL\_Pos) }}
\DoxyCodeLine{14974 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_DFSDM1SEL\_Pos             (24U)}}
\DoxyCodeLine{14975 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_DFSDM1SEL\_Msk             (0x1UL << RCC\_D2CCIP1R\_DFSDM1SEL\_Pos) }}
\DoxyCodeLine{14976 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_DFSDM1SEL                 RCC\_D2CCIP1R\_DFSDM1SEL\_Msk}}
\DoxyCodeLine{14977 }
\DoxyCodeLine{14978 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_FDCANSEL\_Pos              (28U)}}
\DoxyCodeLine{14979 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_FDCANSEL\_Msk              (0x3UL << RCC\_D2CCIP1R\_FDCANSEL\_Pos) }}
\DoxyCodeLine{14980 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_FDCANSEL                  RCC\_D2CCIP1R\_FDCANSEL\_Msk}}
\DoxyCodeLine{14981 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_FDCANSEL\_0                (0x1UL << RCC\_D2CCIP1R\_FDCANSEL\_Pos) }}
\DoxyCodeLine{14982 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_FDCANSEL\_1                (0x2UL << RCC\_D2CCIP1R\_FDCANSEL\_Pos) }}
\DoxyCodeLine{14984 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SWPSEL\_Pos                (31U)}}
\DoxyCodeLine{14985 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SWPSEL\_Msk                (0x1UL << RCC\_D2CCIP1R\_SWPSEL\_Pos) }}
\DoxyCodeLine{14986 \textcolor{preprocessor}{\#define RCC\_D2CCIP1R\_SWPSEL                    RCC\_D2CCIP1R\_SWPSEL\_Msk}}
\DoxyCodeLine{14987 }
\DoxyCodeLine{14988 \textcolor{comment}{/********************  Bit definition for RCC\_D2CCIP2R register  ***************/}}
\DoxyCodeLine{14989 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL\_Pos         (3U)}}
\DoxyCodeLine{14990 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL\_Msk         (0x7UL << RCC\_D2CCIP2R\_USART16910SEL\_Pos) }}
\DoxyCodeLine{14991 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL             RCC\_D2CCIP2R\_USART16910SEL\_Msk}}
\DoxyCodeLine{14992 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL\_0           (0x1UL << RCC\_D2CCIP2R\_USART16910SEL\_Pos) }}
\DoxyCodeLine{14993 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL\_1           (0x2UL << RCC\_D2CCIP2R\_USART16910SEL\_Pos) }}
\DoxyCodeLine{14994 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART16910SEL\_2           (0x4UL << RCC\_D2CCIP2R\_USART16910SEL\_Pos) }}
\DoxyCodeLine{14996 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL\_Pos            (0U)}}
\DoxyCodeLine{14997 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL\_Msk            (0x7UL << RCC\_D2CCIP2R\_USART28SEL\_Pos) }}
\DoxyCodeLine{14998 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL                RCC\_D2CCIP2R\_USART28SEL\_Msk}}
\DoxyCodeLine{14999 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL\_0              (0x1UL << RCC\_D2CCIP2R\_USART28SEL\_Pos) }}
\DoxyCodeLine{15000 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL\_1              (0x2UL << RCC\_D2CCIP2R\_USART28SEL\_Pos) }}
\DoxyCodeLine{15001 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USART28SEL\_2              (0x4UL << RCC\_D2CCIP2R\_USART28SEL\_Pos) }}
\DoxyCodeLine{15003 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_RNGSEL\_Pos                (8U)}}
\DoxyCodeLine{15004 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_RNGSEL\_Msk                (0x3UL << RCC\_D2CCIP2R\_RNGSEL\_Pos) }}
\DoxyCodeLine{15005 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_RNGSEL                    RCC\_D2CCIP2R\_RNGSEL\_Msk}}
\DoxyCodeLine{15006 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_RNGSEL\_0                  (0x1UL << RCC\_D2CCIP2R\_RNGSEL\_Pos) }}
\DoxyCodeLine{15007 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_RNGSEL\_1                  (0x2UL << RCC\_D2CCIP2R\_RNGSEL\_Pos) }}
\DoxyCodeLine{15009 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_I2C1235SEL\_Pos            (12U)}}
\DoxyCodeLine{15010 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_I2C1235SEL\_Msk            (0x3UL << RCC\_D2CCIP2R\_I2C1235SEL\_Pos) }}
\DoxyCodeLine{15011 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_I2C1235SEL                RCC\_D2CCIP2R\_I2C1235SEL\_Msk}}
\DoxyCodeLine{15012 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_I2C1235SEL\_0              (0x1UL << RCC\_D2CCIP2R\_I2C1235SEL\_Pos) }}
\DoxyCodeLine{15013 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_I2C1235SEL\_1              (0x2UL << RCC\_D2CCIP2R\_I2C1235SEL\_Pos) }}
\DoxyCodeLine{15015 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USBSEL\_Pos                (20U)}}
\DoxyCodeLine{15016 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USBSEL\_Msk                (0x3UL << RCC\_D2CCIP2R\_USBSEL\_Pos) }}
\DoxyCodeLine{15017 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USBSEL                    RCC\_D2CCIP2R\_USBSEL\_Msk}}
\DoxyCodeLine{15018 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USBSEL\_0                  (0x1UL << RCC\_D2CCIP2R\_USBSEL\_Pos) }}
\DoxyCodeLine{15019 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_USBSEL\_1                  (0x2UL << RCC\_D2CCIP2R\_USBSEL\_Pos) }}
\DoxyCodeLine{15021 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_CECSEL\_Pos                (22U)}}
\DoxyCodeLine{15022 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_CECSEL\_Msk                (0x3UL << RCC\_D2CCIP2R\_CECSEL\_Pos) }}
\DoxyCodeLine{15023 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_CECSEL                    RCC\_D2CCIP2R\_CECSEL\_Msk}}
\DoxyCodeLine{15024 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_CECSEL\_0                  (0x1UL << RCC\_D2CCIP2R\_CECSEL\_Pos) }}
\DoxyCodeLine{15025 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_CECSEL\_1                  (0x2UL << RCC\_D2CCIP2R\_CECSEL\_Pos) }}
\DoxyCodeLine{15027 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL\_Pos             (28U)}}
\DoxyCodeLine{15028 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL\_Msk             (0x7UL << RCC\_D2CCIP2R\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{15029 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL                 RCC\_D2CCIP2R\_LPTIM1SEL\_Msk}}
\DoxyCodeLine{15030 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL\_0               (0x1UL << RCC\_D2CCIP2R\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{15031 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL\_1               (0x2UL << RCC\_D2CCIP2R\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{15032 \textcolor{preprocessor}{\#define RCC\_D2CCIP2R\_LPTIM1SEL\_2               (0x4UL << RCC\_D2CCIP2R\_LPTIM1SEL\_Pos) }}
\DoxyCodeLine{15034 \textcolor{comment}{/********************  Bit definition for RCC\_D3CCIPR register  ***************/}}
\DoxyCodeLine{15035 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL\_Pos             (0U)}}
\DoxyCodeLine{15036 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL\_Msk             (0x7UL << RCC\_D3CCIPR\_LPUART1SEL\_Pos) }}
\DoxyCodeLine{15037 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL                 RCC\_D3CCIPR\_LPUART1SEL\_Msk}}
\DoxyCodeLine{15038 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL\_0               (0x1UL << RCC\_D3CCIPR\_LPUART1SEL\_Pos) }}
\DoxyCodeLine{15039 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL\_1               (0x2UL << RCC\_D3CCIPR\_LPUART1SEL\_Pos) }}
\DoxyCodeLine{15040 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPUART1SEL\_2               (0x4UL << RCC\_D3CCIPR\_LPUART1SEL\_Pos) }}
\DoxyCodeLine{15042 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_I2C4SEL\_Pos                (8U)}}
\DoxyCodeLine{15043 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_I2C4SEL\_Msk                (0x3UL << RCC\_D3CCIPR\_I2C4SEL\_Pos) }}
\DoxyCodeLine{15044 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_I2C4SEL                    RCC\_D3CCIPR\_I2C4SEL\_Msk}}
\DoxyCodeLine{15045 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_I2C4SEL\_0                  (0x1UL << RCC\_D3CCIPR\_I2C4SEL\_Pos) }}
\DoxyCodeLine{15046 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_I2C4SEL\_1                  (0x2UL << RCC\_D3CCIPR\_I2C4SEL\_Pos) }}
\DoxyCodeLine{15048 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL\_Pos              (10U)}}
\DoxyCodeLine{15049 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL\_Msk              (0x7UL << RCC\_D3CCIPR\_LPTIM2SEL\_Pos) }}
\DoxyCodeLine{15050 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL                  RCC\_D3CCIPR\_LPTIM2SEL\_Msk}}
\DoxyCodeLine{15051 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL\_0                (0x1UL << RCC\_D3CCIPR\_LPTIM2SEL\_Pos) }}
\DoxyCodeLine{15052 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL\_1                (0x2UL << RCC\_D3CCIPR\_LPTIM2SEL\_Pos) }}
\DoxyCodeLine{15053 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM2SEL\_2                (0x4UL << RCC\_D3CCIPR\_LPTIM2SEL\_Pos) }}
\DoxyCodeLine{15055 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL\_Pos            (13U)}}
\DoxyCodeLine{15056 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL\_Msk            (0x7UL << RCC\_D3CCIPR\_LPTIM345SEL\_Pos) }}
\DoxyCodeLine{15057 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL                RCC\_D3CCIPR\_LPTIM345SEL\_Msk}}
\DoxyCodeLine{15058 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL\_0              (0x1UL << RCC\_D3CCIPR\_LPTIM345SEL\_Pos) }}
\DoxyCodeLine{15059 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL\_1              (0x2UL << RCC\_D3CCIPR\_LPTIM345SEL\_Pos) }}
\DoxyCodeLine{15060 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_LPTIM345SEL\_2              (0x4UL << RCC\_D3CCIPR\_LPTIM345SEL\_Pos) }}
\DoxyCodeLine{15062 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL\_Pos               (21U)}}
\DoxyCodeLine{15063 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL\_Msk               (0x7UL << RCC\_D3CCIPR\_SAI4ASEL\_Pos) }}
\DoxyCodeLine{15064 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL                   RCC\_D3CCIPR\_SAI4ASEL\_Msk}}
\DoxyCodeLine{15065 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL\_0                 (0x1UL << RCC\_D3CCIPR\_SAI4ASEL\_Pos) }}
\DoxyCodeLine{15066 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL\_1                 (0x2UL << RCC\_D3CCIPR\_SAI4ASEL\_Pos) }}
\DoxyCodeLine{15067 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4ASEL\_2                 (0x4UL << RCC\_D3CCIPR\_SAI4ASEL\_Pos) }}
\DoxyCodeLine{15069 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL\_Pos               (24U)}}
\DoxyCodeLine{15070 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL\_Msk               (0x7UL << RCC\_D3CCIPR\_SAI4BSEL\_Pos) }}
\DoxyCodeLine{15071 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL                   RCC\_D3CCIPR\_SAI4BSEL\_Msk}}
\DoxyCodeLine{15072 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL\_0                 (0x1UL << RCC\_D3CCIPR\_SAI4BSEL\_Pos) }}
\DoxyCodeLine{15073 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL\_1                 (0x2UL << RCC\_D3CCIPR\_SAI4BSEL\_Pos) }}
\DoxyCodeLine{15074 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SAI4BSEL\_2                 (0x4UL << RCC\_D3CCIPR\_SAI4BSEL\_Pos) }}
\DoxyCodeLine{15076 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_ADCSEL\_Pos                 (16U)}}
\DoxyCodeLine{15077 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_ADCSEL\_Msk                 (0x3UL << RCC\_D3CCIPR\_ADCSEL\_Pos) }}
\DoxyCodeLine{15078 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_ADCSEL                     RCC\_D3CCIPR\_ADCSEL\_Msk}}
\DoxyCodeLine{15079 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_ADCSEL\_0                   (0x1UL << RCC\_D3CCIPR\_ADCSEL\_Pos) }}
\DoxyCodeLine{15080 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_ADCSEL\_1                   (0x2UL << RCC\_D3CCIPR\_ADCSEL\_Pos) }}
\DoxyCodeLine{15082 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL\_Pos                (28U)}}
\DoxyCodeLine{15083 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL\_Msk                (0x7UL << RCC\_D3CCIPR\_SPI6SEL\_Pos) }}
\DoxyCodeLine{15084 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL                    RCC\_D3CCIPR\_SPI6SEL\_Msk}}
\DoxyCodeLine{15085 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL\_0                  (0x1UL << RCC\_D3CCIPR\_SPI6SEL\_Pos) }}
\DoxyCodeLine{15086 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL\_1                  (0x2UL << RCC\_D3CCIPR\_SPI6SEL\_Pos) }}
\DoxyCodeLine{15087 \textcolor{preprocessor}{\#define RCC\_D3CCIPR\_SPI6SEL\_2                  (0x4UL << RCC\_D3CCIPR\_SPI6SEL\_Pos) }}
\DoxyCodeLine{15088 \textcolor{comment}{/********************  Bit definition for RCC\_CIER register  ******************/}}
\DoxyCodeLine{15089 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Pos                  (0U)}}
\DoxyCodeLine{15090 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE\_Msk                  (0x1UL << RCC\_CIER\_LSIRDYIE\_Pos) }}
\DoxyCodeLine{15091 \textcolor{preprocessor}{\#define RCC\_CIER\_LSIRDYIE                      RCC\_CIER\_LSIRDYIE\_Msk}}
\DoxyCodeLine{15092 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Pos                  (1U)}}
\DoxyCodeLine{15093 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE\_Msk                  (0x1UL << RCC\_CIER\_LSERDYIE\_Pos) }}
\DoxyCodeLine{15094 \textcolor{preprocessor}{\#define RCC\_CIER\_LSERDYIE                      RCC\_CIER\_LSERDYIE\_Msk}}
\DoxyCodeLine{15095 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Pos                  (2U)}}
\DoxyCodeLine{15096 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE\_Msk                  (0x1UL << RCC\_CIER\_HSIRDYIE\_Pos) }}
\DoxyCodeLine{15097 \textcolor{preprocessor}{\#define RCC\_CIER\_HSIRDYIE                      RCC\_CIER\_HSIRDYIE\_Msk}}
\DoxyCodeLine{15098 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Pos                  (3U)}}
\DoxyCodeLine{15099 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE\_Msk                  (0x1UL << RCC\_CIER\_HSERDYIE\_Pos) }}
\DoxyCodeLine{15100 \textcolor{preprocessor}{\#define RCC\_CIER\_HSERDYIE                      RCC\_CIER\_HSERDYIE\_Msk}}
\DoxyCodeLine{15101 \textcolor{preprocessor}{\#define RCC\_CIER\_CSIRDYIE\_Pos                  (4U)}}
\DoxyCodeLine{15102 \textcolor{preprocessor}{\#define RCC\_CIER\_CSIRDYIE\_Msk                  (0x1UL << RCC\_CIER\_CSIRDYIE\_Pos) }}
\DoxyCodeLine{15103 \textcolor{preprocessor}{\#define RCC\_CIER\_CSIRDYIE                      RCC\_CIER\_CSIRDYIE\_Msk}}
\DoxyCodeLine{15104 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Pos                (5U)}}
\DoxyCodeLine{15105 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE\_Msk                (0x1UL << RCC\_CIER\_HSI48RDYIE\_Pos) }}
\DoxyCodeLine{15106 \textcolor{preprocessor}{\#define RCC\_CIER\_HSI48RDYIE                    RCC\_CIER\_HSI48RDYIE\_Msk}}
\DoxyCodeLine{15107 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL1RDYIE\_Pos                 (6U)}}
\DoxyCodeLine{15108 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL1RDYIE\_Msk                 (0x1UL << RCC\_CIER\_PLL1RDYIE\_Pos) }}
\DoxyCodeLine{15109 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL1RDYIE                     RCC\_CIER\_PLL1RDYIE\_Msk}}
\DoxyCodeLine{15110 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL2RDYIE\_Pos                 (7U)}}
\DoxyCodeLine{15111 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL2RDYIE\_Msk                 (0x1UL << RCC\_CIER\_PLL2RDYIE\_Pos) }}
\DoxyCodeLine{15112 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL2RDYIE                     RCC\_CIER\_PLL2RDYIE\_Msk}}
\DoxyCodeLine{15113 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL3RDYIE\_Pos                 (8U)}}
\DoxyCodeLine{15114 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL3RDYIE\_Msk                 (0x1UL << RCC\_CIER\_PLL3RDYIE\_Pos) }}
\DoxyCodeLine{15115 \textcolor{preprocessor}{\#define RCC\_CIER\_PLL3RDYIE                     RCC\_CIER\_PLL3RDYIE\_Msk}}
\DoxyCodeLine{15116 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Pos                  (9U)}}
\DoxyCodeLine{15117 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE\_Msk                  (0x1UL << RCC\_CIER\_LSECSSIE\_Pos) }}
\DoxyCodeLine{15118 \textcolor{preprocessor}{\#define RCC\_CIER\_LSECSSIE                      RCC\_CIER\_LSECSSIE\_Msk}}
\DoxyCodeLine{15119 }
\DoxyCodeLine{15120 \textcolor{comment}{/********************  Bit definition for RCC\_CIFR register  ******************/}}
\DoxyCodeLine{15121 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Pos                   (0U)}}
\DoxyCodeLine{15122 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF\_Msk                   (0x1UL << RCC\_CIFR\_LSIRDYF\_Pos) }}
\DoxyCodeLine{15123 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSIRDYF                       RCC\_CIFR\_LSIRDYF\_Msk}}
\DoxyCodeLine{15124 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Pos                   (1U)}}
\DoxyCodeLine{15125 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF\_Msk                   (0x1UL << RCC\_CIFR\_LSERDYF\_Pos) }}
\DoxyCodeLine{15126 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSERDYF                       RCC\_CIFR\_LSERDYF\_Msk}}
\DoxyCodeLine{15127 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Pos                   (2U)}}
\DoxyCodeLine{15128 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF\_Msk                   (0x1UL << RCC\_CIFR\_HSIRDYF\_Pos) }}
\DoxyCodeLine{15129 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSIRDYF                       RCC\_CIFR\_HSIRDYF\_Msk}}
\DoxyCodeLine{15130 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Pos                   (3U)}}
\DoxyCodeLine{15131 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF\_Msk                   (0x1UL << RCC\_CIFR\_HSERDYF\_Pos) }}
\DoxyCodeLine{15132 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSERDYF                       RCC\_CIFR\_HSERDYF\_Msk}}
\DoxyCodeLine{15133 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSIRDYF\_Pos                   (4U)}}
\DoxyCodeLine{15134 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSIRDYF\_Msk                   (0x1UL << RCC\_CIFR\_CSIRDYF\_Pos) }}
\DoxyCodeLine{15135 \textcolor{preprocessor}{\#define RCC\_CIFR\_CSIRDYF                       RCC\_CIFR\_CSIRDYF\_Msk}}
\DoxyCodeLine{15136 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Pos                 (5U)}}
\DoxyCodeLine{15137 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF\_Msk                 (0x1UL << RCC\_CIFR\_HSI48RDYF\_Pos) }}
\DoxyCodeLine{15138 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSI48RDYF                     RCC\_CIFR\_HSI48RDYF\_Msk}}
\DoxyCodeLine{15139 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Pos                   (6U)}}
\DoxyCodeLine{15140 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF\_Msk                   (0x1UL << RCC\_CIFR\_PLLRDYF\_Pos) }}
\DoxyCodeLine{15141 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLLRDYF                       RCC\_CIFR\_PLLRDYF\_Msk}}
\DoxyCodeLine{15142 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL2RDYF\_Pos                  (7U)}}
\DoxyCodeLine{15143 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL2RDYF\_Msk                  (0x1UL << RCC\_CIFR\_PLL2RDYF\_Pos) }}
\DoxyCodeLine{15144 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL2RDYF                      RCC\_CIFR\_PLL2RDYF\_Msk}}
\DoxyCodeLine{15145 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL3RDYF\_Pos                  (8U)}}
\DoxyCodeLine{15146 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL3RDYF\_Msk                  (0x1UL << RCC\_CIFR\_PLL3RDYF\_Pos) }}
\DoxyCodeLine{15147 \textcolor{preprocessor}{\#define RCC\_CIFR\_PLL3RDYF                      RCC\_CIFR\_PLL3RDYF\_Msk}}
\DoxyCodeLine{15148 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Pos                   (9U)}}
\DoxyCodeLine{15149 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF\_Msk                   (0x1UL << RCC\_CIFR\_LSECSSF\_Pos) }}
\DoxyCodeLine{15150 \textcolor{preprocessor}{\#define RCC\_CIFR\_LSECSSF                       RCC\_CIFR\_LSECSSF\_Msk}}
\DoxyCodeLine{15151 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSECSSF\_Pos                   (10U)}}
\DoxyCodeLine{15152 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSECSSF\_Msk                   (0x1UL << RCC\_CIFR\_HSECSSF\_Pos) }}
\DoxyCodeLine{15153 \textcolor{preprocessor}{\#define RCC\_CIFR\_HSECSSF                       RCC\_CIFR\_HSECSSF\_Msk}}
\DoxyCodeLine{15154 }
\DoxyCodeLine{15155 \textcolor{comment}{/********************  Bit definition for RCC\_CICR register  ******************/}}
\DoxyCodeLine{15156 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Pos                   (0U)}}
\DoxyCodeLine{15157 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC\_Msk                   (0x1UL << RCC\_CICR\_LSIRDYC\_Pos) }}
\DoxyCodeLine{15158 \textcolor{preprocessor}{\#define RCC\_CICR\_LSIRDYC                       RCC\_CICR\_LSIRDYC\_Msk}}
\DoxyCodeLine{15159 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Pos                   (1U)}}
\DoxyCodeLine{15160 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC\_Msk                   (0x1UL << RCC\_CICR\_LSERDYC\_Pos) }}
\DoxyCodeLine{15161 \textcolor{preprocessor}{\#define RCC\_CICR\_LSERDYC                       RCC\_CICR\_LSERDYC\_Msk}}
\DoxyCodeLine{15162 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Pos                   (2U)}}
\DoxyCodeLine{15163 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC\_Msk                   (0x1UL << RCC\_CICR\_HSIRDYC\_Pos) }}
\DoxyCodeLine{15164 \textcolor{preprocessor}{\#define RCC\_CICR\_HSIRDYC                       RCC\_CICR\_HSIRDYC\_Msk}}
\DoxyCodeLine{15165 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Pos                   (3U)}}
\DoxyCodeLine{15166 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC\_Msk                   (0x1UL << RCC\_CICR\_HSERDYC\_Pos) }}
\DoxyCodeLine{15167 \textcolor{preprocessor}{\#define RCC\_CICR\_HSERDYC                       RCC\_CICR\_HSERDYC\_Msk}}
\DoxyCodeLine{15168 \textcolor{preprocessor}{\#define RCC\_CICR\_CSIRDYC\_Pos                   (4U)}}
\DoxyCodeLine{15169 \textcolor{preprocessor}{\#define RCC\_CICR\_CSIRDYC\_Msk                   (0x1UL << RCC\_CICR\_CSIRDYC\_Pos) }}
\DoxyCodeLine{15170 \textcolor{preprocessor}{\#define RCC\_CICR\_CSIRDYC                       RCC\_CICR\_CSIRDYC\_Msk}}
\DoxyCodeLine{15171 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Pos                 (5U)}}
\DoxyCodeLine{15172 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC\_Msk                 (0x1UL << RCC\_CICR\_HSI48RDYC\_Pos) }}
\DoxyCodeLine{15173 \textcolor{preprocessor}{\#define RCC\_CICR\_HSI48RDYC                     RCC\_CICR\_HSI48RDYC\_Msk}}
\DoxyCodeLine{15174 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Pos                   (6U)}}
\DoxyCodeLine{15175 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC\_Msk                   (0x1UL << RCC\_CICR\_PLLRDYC\_Pos) }}
\DoxyCodeLine{15176 \textcolor{preprocessor}{\#define RCC\_CICR\_PLLRDYC                       RCC\_CICR\_PLLRDYC\_Msk}}
\DoxyCodeLine{15177 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL2RDYC\_Pos                  (7U)}}
\DoxyCodeLine{15178 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL2RDYC\_Msk                  (0x1UL << RCC\_CICR\_PLL2RDYC\_Pos) }}
\DoxyCodeLine{15179 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL2RDYC                      RCC\_CICR\_PLL2RDYC\_Msk}}
\DoxyCodeLine{15180 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL3RDYC\_Pos                  (8U)}}
\DoxyCodeLine{15181 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL3RDYC\_Msk                  (0x1UL << RCC\_CICR\_PLL3RDYC\_Pos) }}
\DoxyCodeLine{15182 \textcolor{preprocessor}{\#define RCC\_CICR\_PLL3RDYC                      RCC\_CICR\_PLL3RDYC\_Msk}}
\DoxyCodeLine{15183 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Pos                   (9U)}}
\DoxyCodeLine{15184 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC\_Msk                   (0x1UL << RCC\_CICR\_LSECSSC\_Pos) }}
\DoxyCodeLine{15185 \textcolor{preprocessor}{\#define RCC\_CICR\_LSECSSC                       RCC\_CICR\_LSECSSC\_Msk}}
\DoxyCodeLine{15186 \textcolor{preprocessor}{\#define RCC\_CICR\_HSECSSC\_Pos                   (10U)}}
\DoxyCodeLine{15187 \textcolor{preprocessor}{\#define RCC\_CICR\_HSECSSC\_Msk                   (0x1UL << RCC\_CICR\_HSECSSC\_Pos) }}
\DoxyCodeLine{15188 \textcolor{preprocessor}{\#define RCC\_CICR\_HSECSSC                       RCC\_CICR\_HSECSSC\_Msk}}
\DoxyCodeLine{15189 }
\DoxyCodeLine{15190 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{15191 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                     (0U)}}
\DoxyCodeLine{15192 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                     (0x1UL << RCC\_BDCR\_LSEON\_Pos)   }}
\DoxyCodeLine{15193 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                         RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{15194 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                    (1U)}}
\DoxyCodeLine{15195 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                    (0x1UL << RCC\_BDCR\_LSERDY\_Pos)  }}
\DoxyCodeLine{15196 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                        RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{15197 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                    (2U)}}
\DoxyCodeLine{15198 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                    (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)  }}
\DoxyCodeLine{15199 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                        RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{15200 }
\DoxyCodeLine{15201 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Pos                    (3U)}}
\DoxyCodeLine{15202 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_Msk                    (0x3UL << RCC\_BDCR\_LSEDRV\_Pos)  }}
\DoxyCodeLine{15203 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV                        RCC\_BDCR\_LSEDRV\_Msk}}
\DoxyCodeLine{15204 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_0                      (0x1UL << RCC\_BDCR\_LSEDRV\_Pos)   }}
\DoxyCodeLine{15205 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEDRV\_1                      (0x2UL << RCC\_BDCR\_LSEDRV\_Pos)   }}
\DoxyCodeLine{15207 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Pos                  (5U)}}
\DoxyCodeLine{15208 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON\_Msk                  (0x1UL << RCC\_BDCR\_LSECSSON\_Pos) }}
\DoxyCodeLine{15209 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSON                      RCC\_BDCR\_LSECSSON\_Msk}}
\DoxyCodeLine{15210 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Pos                   (6U)}}
\DoxyCodeLine{15211 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD\_Msk                   (0x1UL << RCC\_BDCR\_LSECSSD\_Pos) }}
\DoxyCodeLine{15212 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSECSSD                       RCC\_BDCR\_LSECSSD\_Msk}}
\DoxyCodeLine{15213 }
\DoxyCodeLine{15214 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                    (8U)}}
\DoxyCodeLine{15215 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                    (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)  }}
\DoxyCodeLine{15216 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                        RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{15217 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                      (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)   }}
\DoxyCodeLine{15218 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                      (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)   }}
\DoxyCodeLine{15220 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                     (15U)}}
\DoxyCodeLine{15221 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                     (0x1UL << RCC\_BDCR\_RTCEN\_Pos)   }}
\DoxyCodeLine{15222 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                         RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{15223 \textcolor{preprocessor}{\#define RCC\_BDCR\_VSWRST\_Pos                    (16U)}}
\DoxyCodeLine{15224 \textcolor{preprocessor}{\#define RCC\_BDCR\_VSWRST\_Msk                    (0x1UL << RCC\_BDCR\_VSWRST\_Pos)   }}
\DoxyCodeLine{15225 \textcolor{preprocessor}{\#define RCC\_BDCR\_VSWRST                        RCC\_BDCR\_VSWRST\_Msk}}
\DoxyCodeLine{15226 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15227 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                     RCC\_BDCR\_VSWRST\_Pos}}
\DoxyCodeLine{15228 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                     RCC\_BDCR\_VSWRST\_Msk}}
\DoxyCodeLine{15229 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                         RCC\_BDCR\_VSWRST}}
\DoxyCodeLine{15230 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{15231 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                      (0U)}}
\DoxyCodeLine{15232 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                      (0x1UL << RCC\_CSR\_LSION\_Pos)    }}
\DoxyCodeLine{15233 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                          RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{15234 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                     (1U)}}
\DoxyCodeLine{15235 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                     (0x1UL << RCC\_CSR\_LSIRDY\_Pos)   }}
\DoxyCodeLine{15236 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                         RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{15237 }
\DoxyCodeLine{15238 }
\DoxyCodeLine{15239 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  **************/}}
\DoxyCodeLine{15240 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_MDMAEN\_Pos                 (0U)}}
\DoxyCodeLine{15241 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_MDMAEN\_Msk                 (0x1UL << RCC\_AHB3ENR\_MDMAEN\_Pos)       }}
\DoxyCodeLine{15242 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_MDMAEN                     RCC\_AHB3ENR\_MDMAEN\_Msk}}
\DoxyCodeLine{15243 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_DMA2DEN\_Pos                (4U)}}
\DoxyCodeLine{15244 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_DMA2DEN\_Msk                (0x1UL << RCC\_AHB3ENR\_DMA2DEN\_Pos)      }}
\DoxyCodeLine{15245 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_DMA2DEN                    RCC\_AHB3ENR\_DMA2DEN\_Msk}}
\DoxyCodeLine{15246 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Pos                  (12U)}}
\DoxyCodeLine{15247 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Msk                  (0x1UL << RCC\_AHB3ENR\_FMCEN\_Pos)        }}
\DoxyCodeLine{15248 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN                      RCC\_AHB3ENR\_FMCEN\_Msk}}
\DoxyCodeLine{15249 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI1EN\_Pos                (14U)}}
\DoxyCodeLine{15250 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI1EN\_Msk                (0x1UL << RCC\_AHB3ENR\_OSPI1EN\_Pos)      }}
\DoxyCodeLine{15251 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI1EN                    RCC\_AHB3ENR\_OSPI1EN\_Msk}}
\DoxyCodeLine{15252 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_SDMMC1EN\_Pos               (16U)}}
\DoxyCodeLine{15253 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_SDMMC1EN\_Msk               (0x1UL << RCC\_AHB3ENR\_SDMMC1EN\_Pos)     }}
\DoxyCodeLine{15254 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_SDMMC1EN                   RCC\_AHB3ENR\_SDMMC1EN\_Msk}}
\DoxyCodeLine{15255 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI2EN\_Pos                (19U)}}
\DoxyCodeLine{15256 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI2EN\_Msk                (0x1UL << RCC\_AHB3ENR\_OSPI2EN\_Pos)      }}
\DoxyCodeLine{15257 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_OSPI2EN                    RCC\_AHB3ENR\_OSPI2EN\_Msk}}
\DoxyCodeLine{15258 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_IOMNGREN\_Pos               (21U)}}
\DoxyCodeLine{15259 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_IOMNGREN\_Msk               (0x1UL << RCC\_AHB3ENR\_IOMNGREN\_Pos)     }}
\DoxyCodeLine{15260 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_IOMNGREN                   RCC\_AHB3ENR\_IOMNGREN\_Msk}}
\DoxyCodeLine{15261 }
\DoxyCodeLine{15262 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{15263 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos                 (0U)}}
\DoxyCodeLine{15264 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk                 (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos)          }}
\DoxyCodeLine{15265 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                     RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{15266 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos                 (1U)}}
\DoxyCodeLine{15267 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk                 (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos)          }}
\DoxyCodeLine{15268 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                     RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{15269 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ADC12EN\_Pos                (5U)}}
\DoxyCodeLine{15270 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ADC12EN\_Msk                (0x1UL << RCC\_AHB1ENR\_ADC12EN\_Pos)         }}
\DoxyCodeLine{15271 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ADC12EN                    RCC\_AHB1ENR\_ADC12EN\_Msk}}
\DoxyCodeLine{15272 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1MACEN\_Pos              (15U)}}
\DoxyCodeLine{15273 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1MACEN\_Msk              (0x1UL << RCC\_AHB1ENR\_ETH1MACEN\_Pos)       }}
\DoxyCodeLine{15274 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1MACEN                  RCC\_AHB1ENR\_ETH1MACEN\_Msk}}
\DoxyCodeLine{15275 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1TXEN\_Pos               (16U)}}
\DoxyCodeLine{15276 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1TXEN\_Msk               (0x1UL << RCC\_AHB1ENR\_ETH1TXEN\_Pos)        }}
\DoxyCodeLine{15277 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1TXEN                   RCC\_AHB1ENR\_ETH1TXEN\_Msk}}
\DoxyCodeLine{15278 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1RXEN\_Pos               (17U)}}
\DoxyCodeLine{15279 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1RXEN\_Msk               (0x1UL << RCC\_AHB1ENR\_ETH1RXEN\_Pos)        }}
\DoxyCodeLine{15280 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETH1RXEN                   RCC\_AHB1ENR\_ETH1RXEN\_Msk}}
\DoxyCodeLine{15281 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSEN\_Pos            (25U)}}
\DoxyCodeLine{15282 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSEN\_Msk            (0x1UL << RCC\_AHB1ENR\_USB1OTGHSEN\_Pos)     }}
\DoxyCodeLine{15283 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSEN                RCC\_AHB1ENR\_USB1OTGHSEN\_Msk}}
\DoxyCodeLine{15284 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSULPIEN\_Pos        (26U)}}
\DoxyCodeLine{15285 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSULPIEN\_Msk        (0x1UL << RCC\_AHB1ENR\_USB1OTGHSULPIEN\_Pos) }}
\DoxyCodeLine{15286 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_USB1OTGHSULPIEN            RCC\_AHB1ENR\_USB1OTGHSULPIEN\_Msk}}
\DoxyCodeLine{15287 }
\DoxyCodeLine{15288 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{15289 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMI\_PSSIEN\_Pos            (0U)}}
\DoxyCodeLine{15290 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMI\_PSSIEN\_Msk            (0x1UL << RCC\_AHB2ENR\_DCMI\_PSSIEN\_Pos)     }}
\DoxyCodeLine{15291 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMI\_PSSIEN                RCC\_AHB2ENR\_DCMI\_PSSIEN\_Msk}}
\DoxyCodeLine{15292 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Pos                  (6U)}}
\DoxyCodeLine{15293 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Msk                  (0x1UL << RCC\_AHB2ENR\_RNGEN\_Pos)           }}
\DoxyCodeLine{15294 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN                      RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{15295 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SDMMC2EN\_Pos               (9U)}}
\DoxyCodeLine{15296 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SDMMC2EN\_Msk               (0x1UL << RCC\_AHB2ENR\_SDMMC2EN\_Pos)        }}
\DoxyCodeLine{15297 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SDMMC2EN                   RCC\_AHB2ENR\_SDMMC2EN\_Msk}}
\DoxyCodeLine{15298 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_FMACEN\_Pos                 (16U)}}
\DoxyCodeLine{15299 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_FMACEN\_Msk                 (0x1UL << RCC\_AHB2ENR\_FMACEN\_Pos)          }}
\DoxyCodeLine{15300 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_FMACEN                     RCC\_AHB2ENR\_FMACEN\_Msk}}
\DoxyCodeLine{15301 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_CORDICEN\_Pos               (17U)}}
\DoxyCodeLine{15302 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_CORDICEN\_Msk               (0x1UL << RCC\_AHB2ENR\_CORDICEN\_Pos)        }}
\DoxyCodeLine{15303 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_CORDICEN                   RCC\_AHB2ENR\_CORDICEN\_Msk}}
\DoxyCodeLine{15304 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM1EN\_Pos                (29U)}}
\DoxyCodeLine{15305 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM1EN\_Msk                (0x1UL << RCC\_AHB2ENR\_SRAM1EN\_Pos)       }}
\DoxyCodeLine{15306 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM1EN                    RCC\_AHB2ENR\_SRAM1EN\_Msk}}
\DoxyCodeLine{15307 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM2EN\_Pos                (30U)}}
\DoxyCodeLine{15308 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM2EN\_Msk                (0x1UL << RCC\_AHB2ENR\_SRAM2EN\_Pos)       }}
\DoxyCodeLine{15309 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_SRAM2EN                    RCC\_AHB2ENR\_SRAM2EN\_Msk}}
\DoxyCodeLine{15310 }
\DoxyCodeLine{15311 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15312 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN\_Pos                 RCC\_AHB2ENR\_DCMI\_PSSIEN\_Pos}}
\DoxyCodeLine{15313 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN\_Msk                 RCC\_AHB2ENR\_DCMI\_PSSIEN\_Msk}}
\DoxyCodeLine{15314 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN                     RCC\_AHB2ENR\_DCMI\_PSSIEN}}
\DoxyCodeLine{15315 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15316 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM1EN\_Pos              RCC\_AHB2ENR\_SRAM1EN\_Pos}}
\DoxyCodeLine{15317 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM1EN\_Msk              RCC\_AHB2ENR\_SRAM1EN\_Msk}}
\DoxyCodeLine{15318 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM1EN                  RCC\_AHB2ENR\_SRAM1EN}}
\DoxyCodeLine{15319 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM2EN\_Pos              RCC\_AHB2ENR\_SRAM2EN\_Pos}}
\DoxyCodeLine{15320 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM2EN\_Msk              RCC\_AHB2ENR\_SRAM2EN\_Msk}}
\DoxyCodeLine{15321 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_D2SRAM2EN                  RCC\_AHB2ENR\_SRAM2EN}}
\DoxyCodeLine{15322 }
\DoxyCodeLine{15323 \textcolor{comment}{/********************  Bit definition for RCC\_AHB4ENR register  ******************/}}
\DoxyCodeLine{15324 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOAEN\_Pos                (0U)}}
\DoxyCodeLine{15325 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOAEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOAEN\_Pos)         }}
\DoxyCodeLine{15326 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOAEN                    RCC\_AHB4ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{15327 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOBEN\_Pos                (1U)}}
\DoxyCodeLine{15328 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOBEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOBEN\_Pos)         }}
\DoxyCodeLine{15329 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOBEN                    RCC\_AHB4ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{15330 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOCEN\_Pos                (2U)}}
\DoxyCodeLine{15331 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOCEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOCEN\_Pos)         }}
\DoxyCodeLine{15332 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOCEN                    RCC\_AHB4ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{15333 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIODEN\_Pos                (3U)}}
\DoxyCodeLine{15334 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIODEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIODEN\_Pos)         }}
\DoxyCodeLine{15335 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIODEN                    RCC\_AHB4ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{15336 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOEEN\_Pos                (4U)}}
\DoxyCodeLine{15337 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOEEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOEEN\_Pos)         }}
\DoxyCodeLine{15338 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOEEN                    RCC\_AHB4ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{15339 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOFEN\_Pos                (5U)}}
\DoxyCodeLine{15340 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOFEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOFEN\_Pos)         }}
\DoxyCodeLine{15341 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOFEN                    RCC\_AHB4ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{15342 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOGEN\_Pos                (6U)}}
\DoxyCodeLine{15343 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOGEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOGEN\_Pos)         }}
\DoxyCodeLine{15344 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOGEN                    RCC\_AHB4ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{15345 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOHEN\_Pos                (7U)}}
\DoxyCodeLine{15346 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOHEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOHEN\_Pos)         }}
\DoxyCodeLine{15347 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOHEN                    RCC\_AHB4ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{15348 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOJEN\_Pos                (9U)}}
\DoxyCodeLine{15349 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOJEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOJEN\_Pos)         }}
\DoxyCodeLine{15350 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOJEN                    RCC\_AHB4ENR\_GPIOJEN\_Msk}}
\DoxyCodeLine{15351 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOKEN\_Pos                (10U)}}
\DoxyCodeLine{15352 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOKEN\_Msk                (0x1UL << RCC\_AHB4ENR\_GPIOKEN\_Pos)         }}
\DoxyCodeLine{15353 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_GPIOKEN                    RCC\_AHB4ENR\_GPIOKEN\_Msk}}
\DoxyCodeLine{15354 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_CRCEN\_Pos                  (19U)}}
\DoxyCodeLine{15355 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_CRCEN\_Msk                  (0x1UL << RCC\_AHB4ENR\_CRCEN\_Pos)           }}
\DoxyCodeLine{15356 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_CRCEN                      RCC\_AHB4ENR\_CRCEN\_Msk}}
\DoxyCodeLine{15357 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BDMAEN\_Pos                 (21U)}}
\DoxyCodeLine{15358 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BDMAEN\_Msk                 (0x1UL << RCC\_AHB4ENR\_BDMAEN\_Pos)          }}
\DoxyCodeLine{15359 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BDMAEN                     RCC\_AHB4ENR\_BDMAEN\_Msk}}
\DoxyCodeLine{15360 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_ADC3EN\_Pos                 (24U)}}
\DoxyCodeLine{15361 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_ADC3EN\_Msk                 (0x1UL << RCC\_AHB4ENR\_ADC3EN\_Pos)          }}
\DoxyCodeLine{15362 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_ADC3EN                     RCC\_AHB4ENR\_ADC3EN\_Msk}}
\DoxyCodeLine{15363 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_HSEMEN\_Pos                 (25U)}}
\DoxyCodeLine{15364 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_HSEMEN\_Msk                 (0x1UL << RCC\_AHB4ENR\_HSEMEN\_Pos)          }}
\DoxyCodeLine{15365 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_HSEMEN                     RCC\_AHB4ENR\_HSEMEN\_Msk}}
\DoxyCodeLine{15366 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BKPRAMEN\_Pos               (28U)}}
\DoxyCodeLine{15367 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BKPRAMEN\_Msk               (0x1UL << RCC\_AHB4ENR\_BKPRAMEN\_Pos)        }}
\DoxyCodeLine{15368 \textcolor{preprocessor}{\#define RCC\_AHB4ENR\_BKPRAMEN                   RCC\_AHB4ENR\_BKPRAMEN\_Msk}}
\DoxyCodeLine{15369 }
\DoxyCodeLine{15370 \textcolor{comment}{/********************  Bit definition for RCC\_APB3ENR register  ******************/}}
\DoxyCodeLine{15371 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_LTDCEN\_Pos                 (3U)}}
\DoxyCodeLine{15372 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_LTDCEN\_Msk                 (0x1UL << RCC\_APB3ENR\_LTDCEN\_Pos) }}
\DoxyCodeLine{15373 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_LTDCEN                     RCC\_APB3ENR\_LTDCEN\_Msk}}
\DoxyCodeLine{15374 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_WWDG1EN\_Pos                (6U)}}
\DoxyCodeLine{15375 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_WWDG1EN\_Msk                (0x1UL << RCC\_APB3ENR\_WWDG1EN\_Pos) }}
\DoxyCodeLine{15376 \textcolor{preprocessor}{\#define RCC\_APB3ENR\_WWDG1EN                    RCC\_APB3ENR\_WWDG1EN\_Msk}}
\DoxyCodeLine{15377 }
\DoxyCodeLine{15378 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LENR register  ******************/}}
\DoxyCodeLine{15379 }
\DoxyCodeLine{15380 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM2EN\_Pos                (0U)}}
\DoxyCodeLine{15381 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM2EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM2EN\_Pos) }}
\DoxyCodeLine{15382 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM2EN                    RCC\_APB1LENR\_TIM2EN\_Msk}}
\DoxyCodeLine{15383 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM3EN\_Pos                (1U)}}
\DoxyCodeLine{15384 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM3EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM3EN\_Pos) }}
\DoxyCodeLine{15385 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM3EN                    RCC\_APB1LENR\_TIM3EN\_Msk}}
\DoxyCodeLine{15386 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM4EN\_Pos                (2U)}}
\DoxyCodeLine{15387 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM4EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM4EN\_Pos) }}
\DoxyCodeLine{15388 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM4EN                    RCC\_APB1LENR\_TIM4EN\_Msk}}
\DoxyCodeLine{15389 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM5EN\_Pos                (3U)}}
\DoxyCodeLine{15390 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM5EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM5EN\_Pos) }}
\DoxyCodeLine{15391 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM5EN                    RCC\_APB1LENR\_TIM5EN\_Msk}}
\DoxyCodeLine{15392 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM6EN\_Pos                (4U)}}
\DoxyCodeLine{15393 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM6EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM6EN\_Pos) }}
\DoxyCodeLine{15394 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM6EN                    RCC\_APB1LENR\_TIM6EN\_Msk}}
\DoxyCodeLine{15395 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM7EN\_Pos                (5U)}}
\DoxyCodeLine{15396 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM7EN\_Msk                (0x1UL << RCC\_APB1LENR\_TIM7EN\_Pos) }}
\DoxyCodeLine{15397 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM7EN                    RCC\_APB1LENR\_TIM7EN\_Msk}}
\DoxyCodeLine{15398 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM12EN\_Pos               (6U)}}
\DoxyCodeLine{15399 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM12EN\_Msk               (0x1UL << RCC\_APB1LENR\_TIM12EN\_Pos) }}
\DoxyCodeLine{15400 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM12EN                   RCC\_APB1LENR\_TIM12EN\_Msk}}
\DoxyCodeLine{15401 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM13EN\_Pos               (7U)}}
\DoxyCodeLine{15402 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM13EN\_Msk               (0x1UL << RCC\_APB1LENR\_TIM13EN\_Pos) }}
\DoxyCodeLine{15403 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM13EN                   RCC\_APB1LENR\_TIM13EN\_Msk}}
\DoxyCodeLine{15404 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM14EN\_Pos               (8U)}}
\DoxyCodeLine{15405 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM14EN\_Msk               (0x1UL << RCC\_APB1LENR\_TIM14EN\_Pos) }}
\DoxyCodeLine{15406 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_TIM14EN                   RCC\_APB1LENR\_TIM14EN\_Msk}}
\DoxyCodeLine{15407 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_LPTIM1EN\_Pos              (9U)}}
\DoxyCodeLine{15408 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_LPTIM1EN\_Msk              (0x1UL << RCC\_APB1LENR\_LPTIM1EN\_Pos) }}
\DoxyCodeLine{15409 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_LPTIM1EN                  RCC\_APB1LENR\_LPTIM1EN\_Msk}}
\DoxyCodeLine{15410 }
\DoxyCodeLine{15411 }
\DoxyCodeLine{15412 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI2EN\_Pos                (14U)}}
\DoxyCodeLine{15413 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI2EN\_Msk                (0x1UL << RCC\_APB1LENR\_SPI2EN\_Pos) }}
\DoxyCodeLine{15414 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI2EN                    RCC\_APB1LENR\_SPI2EN\_Msk}}
\DoxyCodeLine{15415 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI3EN\_Pos                (15U)}}
\DoxyCodeLine{15416 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI3EN\_Msk                (0x1UL << RCC\_APB1LENR\_SPI3EN\_Pos) }}
\DoxyCodeLine{15417 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPI3EN                    RCC\_APB1LENR\_SPI3EN\_Msk}}
\DoxyCodeLine{15418 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPDIFRXEN\_Pos             (16U)}}
\DoxyCodeLine{15419 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPDIFRXEN\_Msk             (0x1UL << RCC\_APB1LENR\_SPDIFRXEN\_Pos) }}
\DoxyCodeLine{15420 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_SPDIFRXEN                 RCC\_APB1LENR\_SPDIFRXEN\_Msk}}
\DoxyCodeLine{15421 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART2EN\_Pos              (17U)}}
\DoxyCodeLine{15422 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART2EN\_Msk              (0x1UL << RCC\_APB1LENR\_USART2EN\_Pos) }}
\DoxyCodeLine{15423 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART2EN                  RCC\_APB1LENR\_USART2EN\_Msk}}
\DoxyCodeLine{15424 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART3EN\_Pos              (18U)}}
\DoxyCodeLine{15425 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART3EN\_Msk              (0x1UL << RCC\_APB1LENR\_USART3EN\_Pos) }}
\DoxyCodeLine{15426 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_USART3EN                  RCC\_APB1LENR\_USART3EN\_Msk}}
\DoxyCodeLine{15427 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART4EN\_Pos               (19U)}}
\DoxyCodeLine{15428 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART4EN\_Msk               (0x1UL << RCC\_APB1LENR\_UART4EN\_Pos) }}
\DoxyCodeLine{15429 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART4EN                   RCC\_APB1LENR\_UART4EN\_Msk}}
\DoxyCodeLine{15430 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART5EN\_Pos               (20U)}}
\DoxyCodeLine{15431 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART5EN\_Msk               (0x1UL << RCC\_APB1LENR\_UART5EN\_Pos) }}
\DoxyCodeLine{15432 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART5EN                   RCC\_APB1LENR\_UART5EN\_Msk}}
\DoxyCodeLine{15433 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C1EN\_Pos                (21U)}}
\DoxyCodeLine{15434 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C1EN\_Msk                (0x1UL << RCC\_APB1LENR\_I2C1EN\_Pos) }}
\DoxyCodeLine{15435 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C1EN                    RCC\_APB1LENR\_I2C1EN\_Msk}}
\DoxyCodeLine{15436 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C2EN\_Pos                (22U)}}
\DoxyCodeLine{15437 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C2EN\_Msk                (0x1UL << RCC\_APB1LENR\_I2C2EN\_Pos) }}
\DoxyCodeLine{15438 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C2EN                    RCC\_APB1LENR\_I2C2EN\_Msk}}
\DoxyCodeLine{15439 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C3EN\_Pos                (23U)}}
\DoxyCodeLine{15440 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C3EN\_Msk                (0x1UL << RCC\_APB1LENR\_I2C3EN\_Pos) }}
\DoxyCodeLine{15441 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C3EN                    RCC\_APB1LENR\_I2C3EN\_Msk}}
\DoxyCodeLine{15442 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C5EN\_Pos                (25U)}}
\DoxyCodeLine{15443 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C5EN\_Msk                (0x1UL << RCC\_APB1LENR\_I2C5EN\_Pos) }}
\DoxyCodeLine{15444 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_I2C5EN                    RCC\_APB1LENR\_I2C5EN\_Msk}}
\DoxyCodeLine{15445 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_CECEN\_Pos                 (27U)}}
\DoxyCodeLine{15446 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_CECEN\_Msk                 (0x1UL << RCC\_APB1LENR\_CECEN\_Pos) }}
\DoxyCodeLine{15447 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_CECEN                     RCC\_APB1LENR\_CECEN\_Msk}}
\DoxyCodeLine{15448 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_DAC12EN\_Pos               (29U)}}
\DoxyCodeLine{15449 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_DAC12EN\_Msk               (0x1UL << RCC\_APB1LENR\_DAC12EN\_Pos) }}
\DoxyCodeLine{15450 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_DAC12EN                   RCC\_APB1LENR\_DAC12EN\_Msk}}
\DoxyCodeLine{15451 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART7EN\_Pos               (30U)}}
\DoxyCodeLine{15452 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART7EN\_Msk               (0x1UL << RCC\_APB1LENR\_UART7EN\_Pos) }}
\DoxyCodeLine{15453 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART7EN                   RCC\_APB1LENR\_UART7EN\_Msk}}
\DoxyCodeLine{15454 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART8EN\_Pos               (31U)}}
\DoxyCodeLine{15455 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART8EN\_Msk               (0x1UL << RCC\_APB1LENR\_UART8EN\_Pos) }}
\DoxyCodeLine{15456 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_UART8EN                   RCC\_APB1LENR\_UART8EN\_Msk}}
\DoxyCodeLine{15457 }
\DoxyCodeLine{15458 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15459 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_HDMICECEN\_Pos             RCC\_APB1LENR\_CECEN\_Pos}}
\DoxyCodeLine{15460 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_HDMICECEN\_Msk             RCC\_APB1LENR\_CECEN\_Msk}}
\DoxyCodeLine{15461 \textcolor{preprocessor}{\#define RCC\_APB1LENR\_HDMICECEN                 RCC\_APB1LENR\_CECEN}}
\DoxyCodeLine{15462 \textcolor{comment}{/********************  Bit definition for RCC\_APB1HENR register  ******************/}}
\DoxyCodeLine{15463 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_CRSEN\_Pos                 (1U)}}
\DoxyCodeLine{15464 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_CRSEN\_Msk                 (0x1UL << RCC\_APB1HENR\_CRSEN\_Pos) }}
\DoxyCodeLine{15465 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_CRSEN                     RCC\_APB1HENR\_CRSEN\_Msk}}
\DoxyCodeLine{15466 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_SWPMIEN\_Pos               (2U)}}
\DoxyCodeLine{15467 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_SWPMIEN\_Msk               (0x1UL << RCC\_APB1HENR\_SWPMIEN\_Pos) }}
\DoxyCodeLine{15468 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_SWPMIEN                   RCC\_APB1HENR\_SWPMIEN\_Msk}}
\DoxyCodeLine{15469 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_OPAMPEN\_Pos               (4U)}}
\DoxyCodeLine{15470 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_OPAMPEN\_Msk               (0x1UL << RCC\_APB1HENR\_OPAMPEN\_Pos) }}
\DoxyCodeLine{15471 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_OPAMPEN                   RCC\_APB1HENR\_OPAMPEN\_Msk}}
\DoxyCodeLine{15472 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_MDIOSEN\_Pos               (5U)}}
\DoxyCodeLine{15473 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_MDIOSEN\_Msk               (0x1UL << RCC\_APB1HENR\_MDIOSEN\_Pos) }}
\DoxyCodeLine{15474 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_MDIOSEN                   RCC\_APB1HENR\_MDIOSEN\_Msk}}
\DoxyCodeLine{15475 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_FDCANEN\_Pos               (8U)}}
\DoxyCodeLine{15476 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_FDCANEN\_Msk               (0x1UL << RCC\_APB1HENR\_FDCANEN\_Pos) }}
\DoxyCodeLine{15477 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_FDCANEN                   RCC\_APB1HENR\_FDCANEN\_Msk}}
\DoxyCodeLine{15478 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM23EN\_Pos               (24U)}}
\DoxyCodeLine{15479 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM23EN\_Msk               (0x1UL << RCC\_APB1HENR\_TIM23EN\_Pos) }}
\DoxyCodeLine{15480 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM23EN                   RCC\_APB1HENR\_TIM23EN\_Msk}}
\DoxyCodeLine{15481 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM24EN\_Pos               (25U)}}
\DoxyCodeLine{15482 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM24EN\_Msk               (0x1UL << RCC\_APB1HENR\_TIM24EN\_Pos) }}
\DoxyCodeLine{15483 \textcolor{preprocessor}{\#define RCC\_APB1HENR\_TIM24EN                   RCC\_APB1HENR\_TIM24EN\_Msk}}
\DoxyCodeLine{15484 }
\DoxyCodeLine{15485 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ******************/}}
\DoxyCodeLine{15486 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos                 (0U)}}
\DoxyCodeLine{15487 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk                 (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos) }}
\DoxyCodeLine{15488 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                     RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{15489 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Pos                 (1U)}}
\DoxyCodeLine{15490 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Msk                 (0x1UL << RCC\_APB2ENR\_TIM8EN\_Pos) }}
\DoxyCodeLine{15491 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN                     RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{15492 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos               (4U)}}
\DoxyCodeLine{15493 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk               (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos) }}
\DoxyCodeLine{15494 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN                   RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{15495 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Pos               (5U)}}
\DoxyCodeLine{15496 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Msk               (0x1UL << RCC\_APB2ENR\_USART6EN\_Pos) }}
\DoxyCodeLine{15497 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN                   RCC\_APB2ENR\_USART6EN\_Msk}}
\DoxyCodeLine{15498 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_UART9EN\_Pos                (6U)}}
\DoxyCodeLine{15499 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_UART9EN\_Msk                (0x1UL << RCC\_APB2ENR\_UART9EN\_Pos) }}
\DoxyCodeLine{15500 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_UART9EN                    RCC\_APB2ENR\_UART9EN\_Msk}}
\DoxyCodeLine{15501 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART10EN\_Pos              (7U)}}
\DoxyCodeLine{15502 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART10EN\_Msk              (0x1UL << RCC\_APB2ENR\_USART10EN\_Pos) }}
\DoxyCodeLine{15503 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART10EN                   RCC\_APB2ENR\_USART10EN\_Msk}}
\DoxyCodeLine{15504 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos                 (12U)}}
\DoxyCodeLine{15505 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk                 (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos) }}
\DoxyCodeLine{15506 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                     RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{15507 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Pos                 (13U)}}
\DoxyCodeLine{15508 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Msk                 (0x1UL << RCC\_APB2ENR\_SPI4EN\_Pos) }}
\DoxyCodeLine{15509 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN                     RCC\_APB2ENR\_SPI4EN\_Msk}}
\DoxyCodeLine{15510 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Pos                (16U)}}
\DoxyCodeLine{15511 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN\_Msk                (0x1UL << RCC\_APB2ENR\_TIM15EN\_Pos) }}
\DoxyCodeLine{15512 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM15EN                    RCC\_APB2ENR\_TIM15EN\_Msk}}
\DoxyCodeLine{15513 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Pos                (17U)}}
\DoxyCodeLine{15514 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN\_Msk                (0x1UL << RCC\_APB2ENR\_TIM16EN\_Pos) }}
\DoxyCodeLine{15515 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM16EN                    RCC\_APB2ENR\_TIM16EN\_Msk}}
\DoxyCodeLine{15516 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Pos                (18U)}}
\DoxyCodeLine{15517 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN\_Msk                (0x1UL << RCC\_APB2ENR\_TIM17EN\_Pos) }}
\DoxyCodeLine{15518 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM17EN                    RCC\_APB2ENR\_TIM17EN\_Msk}}
\DoxyCodeLine{15519 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Pos                 (20U)}}
\DoxyCodeLine{15520 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Msk                 (0x1UL << RCC\_APB2ENR\_SPI5EN\_Pos) }}
\DoxyCodeLine{15521 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN                     RCC\_APB2ENR\_SPI5EN\_Msk}}
\DoxyCodeLine{15522 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Pos                 (22U)}}
\DoxyCodeLine{15523 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Msk                 (0x1UL << RCC\_APB2ENR\_SAI1EN\_Pos) }}
\DoxyCodeLine{15524 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN                     RCC\_APB2ENR\_SAI1EN\_Msk}}
\DoxyCodeLine{15525 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_DFSDM1EN\_Pos               (30U)}}
\DoxyCodeLine{15526 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_DFSDM1EN\_Msk               (0x1UL << RCC\_APB2ENR\_DFSDM1EN\_Pos) }}
\DoxyCodeLine{15527 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_DFSDM1EN                   RCC\_APB2ENR\_DFSDM1EN\_Msk}}
\DoxyCodeLine{15528 }
\DoxyCodeLine{15529 \textcolor{comment}{/********************  Bit definition for RCC\_APB4ENR register  ******************/}}
\DoxyCodeLine{15530 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SYSCFGEN\_Pos               (1U)}}
\DoxyCodeLine{15531 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SYSCFGEN\_Msk               (0x1UL << RCC\_APB4ENR\_SYSCFGEN\_Pos) }}
\DoxyCodeLine{15532 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SYSCFGEN                   RCC\_APB4ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{15533 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPUART1EN\_Pos              (3U)}}
\DoxyCodeLine{15534 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPUART1EN\_Msk              (0x1UL << RCC\_APB4ENR\_LPUART1EN\_Pos) }}
\DoxyCodeLine{15535 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPUART1EN                  RCC\_APB4ENR\_LPUART1EN\_Msk}}
\DoxyCodeLine{15536 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SPI6EN\_Pos                 (5U)}}
\DoxyCodeLine{15537 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SPI6EN\_Msk                 (0x1UL << RCC\_APB4ENR\_SPI6EN\_Pos) }}
\DoxyCodeLine{15538 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SPI6EN                     RCC\_APB4ENR\_SPI6EN\_Msk}}
\DoxyCodeLine{15539 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_I2C4EN\_Pos                 (7U)}}
\DoxyCodeLine{15540 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_I2C4EN\_Msk                 (0x1UL << RCC\_APB4ENR\_I2C4EN\_Pos) }}
\DoxyCodeLine{15541 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_I2C4EN                     RCC\_APB4ENR\_I2C4EN\_Msk}}
\DoxyCodeLine{15542 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM2EN\_Pos               (9U)}}
\DoxyCodeLine{15543 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM2EN\_Msk               (0x1UL << RCC\_APB4ENR\_LPTIM2EN\_Pos) }}
\DoxyCodeLine{15544 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM2EN                   RCC\_APB4ENR\_LPTIM2EN\_Msk}}
\DoxyCodeLine{15545 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM3EN\_Pos               (10U)}}
\DoxyCodeLine{15546 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM3EN\_Msk               (0x1UL << RCC\_APB4ENR\_LPTIM3EN\_Pos) }}
\DoxyCodeLine{15547 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM3EN                   RCC\_APB4ENR\_LPTIM3EN\_Msk}}
\DoxyCodeLine{15548 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM4EN\_Pos               (11U)}}
\DoxyCodeLine{15549 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM4EN\_Msk               (0x1UL << RCC\_APB4ENR\_LPTIM4EN\_Pos) }}
\DoxyCodeLine{15550 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM4EN                   RCC\_APB4ENR\_LPTIM4EN\_Msk}}
\DoxyCodeLine{15551 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM5EN\_Pos               (12U)}}
\DoxyCodeLine{15552 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM5EN\_Msk               (0x1UL << RCC\_APB4ENR\_LPTIM5EN\_Pos) }}
\DoxyCodeLine{15553 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_LPTIM5EN                   RCC\_APB4ENR\_LPTIM5EN\_Msk}}
\DoxyCodeLine{15554 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_COMP12EN\_Pos               (14U)}}
\DoxyCodeLine{15555 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_COMP12EN\_Msk               (0x1UL << RCC\_APB4ENR\_COMP12EN\_Pos) }}
\DoxyCodeLine{15556 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_COMP12EN                   RCC\_APB4ENR\_COMP12EN\_Msk}}
\DoxyCodeLine{15557 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_VREFEN\_Pos                 (15U)}}
\DoxyCodeLine{15558 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_VREFEN\_Msk                 (0x1UL << RCC\_APB4ENR\_VREFEN\_Pos) }}
\DoxyCodeLine{15559 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_VREFEN                     RCC\_APB4ENR\_VREFEN\_Msk}}
\DoxyCodeLine{15560 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_RTCAPBEN\_Pos               (16U)}}
\DoxyCodeLine{15561 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_RTCAPBEN\_Msk               (0x1UL << RCC\_APB4ENR\_RTCAPBEN\_Pos) }}
\DoxyCodeLine{15562 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_RTCAPBEN                   RCC\_APB4ENR\_RTCAPBEN\_Msk}}
\DoxyCodeLine{15563 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SAI4EN\_Pos                 (21U)}}
\DoxyCodeLine{15564 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SAI4EN\_Msk                 (0x1UL << RCC\_APB4ENR\_SAI4EN\_Pos) }}
\DoxyCodeLine{15565 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_SAI4EN                     RCC\_APB4ENR\_SAI4EN\_Msk}}
\DoxyCodeLine{15566 }
\DoxyCodeLine{15567 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_DTSEN\_Pos                  (26U)}}
\DoxyCodeLine{15568 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_DTSEN\_Msk                  (0x1UL << RCC\_APB4ENR\_DTSEN\_Pos) }}
\DoxyCodeLine{15569 \textcolor{preprocessor}{\#define RCC\_APB4ENR\_DTSEN                      RCC\_APB4ENR\_DTSEN\_Msk}}
\DoxyCodeLine{15570 }
\DoxyCodeLine{15571 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  ***************/}}
\DoxyCodeLine{15572 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_MDMARST\_Pos               (0U)}}
\DoxyCodeLine{15573 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_MDMARST\_Msk               (0x1UL << RCC\_AHB3RSTR\_MDMARST\_Pos)      }}
\DoxyCodeLine{15574 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_MDMARST                   RCC\_AHB3RSTR\_MDMARST\_Msk}}
\DoxyCodeLine{15575 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_DMA2DRST\_Pos              (4U)}}
\DoxyCodeLine{15576 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_DMA2DRST\_Msk              (0x1UL << RCC\_AHB3RSTR\_DMA2DRST\_Pos)     }}
\DoxyCodeLine{15577 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_DMA2DRST                  RCC\_AHB3RSTR\_DMA2DRST\_Msk}}
\DoxyCodeLine{15578 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Pos                (12U)}}
\DoxyCodeLine{15579 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Msk                (0x1UL << RCC\_AHB3RSTR\_FMCRST\_Pos)      }}
\DoxyCodeLine{15580 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST                    RCC\_AHB3RSTR\_FMCRST\_Msk}}
\DoxyCodeLine{15581 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI1RST\_Pos              (14U)}}
\DoxyCodeLine{15582 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI1RST\_Msk              (0x1UL << RCC\_AHB3RSTR\_OSPI1RST\_Pos)    }}
\DoxyCodeLine{15583 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI1RST                   RCC\_AHB3RSTR\_OSPI1RST\_Msk}}
\DoxyCodeLine{15584 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_SDMMC1RST\_Pos             (16U)}}
\DoxyCodeLine{15585 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_SDMMC1RST\_Msk             (0x1UL << RCC\_AHB3RSTR\_SDMMC1RST\_Pos)   }}
\DoxyCodeLine{15586 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_SDMMC1RST                 RCC\_AHB3RSTR\_SDMMC1RST\_Msk}}
\DoxyCodeLine{15587 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI2RST\_Pos              (19U)}}
\DoxyCodeLine{15588 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI2RST\_Msk              (0x1UL << RCC\_AHB3RSTR\_OSPI2RST\_Pos)    }}
\DoxyCodeLine{15589 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_OSPI2RST                  RCC\_AHB3RSTR\_OSPI2RST\_Msk}}
\DoxyCodeLine{15590 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_IOMNGRRST\_Pos             (21U)}}
\DoxyCodeLine{15591 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_IOMNGRRST\_Msk             (0x1UL << RCC\_AHB3RSTR\_IOMNGRRST\_Pos)   }}
\DoxyCodeLine{15592 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_IOMNGRRST                 RCC\_AHB3RSTR\_IOMNGRRST\_Msk}}
\DoxyCodeLine{15593 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_CPURST\_Pos                (31U)}}
\DoxyCodeLine{15594 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_CPURST\_Msk                (0x1UL << RCC\_AHB3RSTR\_CPURST\_Pos)      }}
\DoxyCodeLine{15595 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_CPURST                    RCC\_AHB3RSTR\_CPURST\_Msk}}
\DoxyCodeLine{15596 }
\DoxyCodeLine{15597 }
\DoxyCodeLine{15598 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  ***************/}}
\DoxyCodeLine{15599 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos               (0U)}}
\DoxyCodeLine{15600 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk               (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)      }}
\DoxyCodeLine{15601 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST                   RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{15602 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos               (1U)}}
\DoxyCodeLine{15603 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk               (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)      }}
\DoxyCodeLine{15604 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST                   RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{15605 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ADC12RST\_Pos              (5U)}}
\DoxyCodeLine{15606 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ADC12RST\_Msk              (0x1UL << RCC\_AHB1RSTR\_ADC12RST\_Pos)     }}
\DoxyCodeLine{15607 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ADC12RST                  RCC\_AHB1RSTR\_ADC12RST\_Msk}}
\DoxyCodeLine{15608 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETH1MACRST\_Pos            (15U)}}
\DoxyCodeLine{15609 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETH1MACRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_ETH1MACRST\_Pos)   }}
\DoxyCodeLine{15610 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETH1MACRST                RCC\_AHB1RSTR\_ETH1MACRST\_Msk}}
\DoxyCodeLine{15611 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_USB1OTGHSRST\_Pos          (25U)}}
\DoxyCodeLine{15612 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_USB1OTGHSRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_USB1OTGHSRST\_Pos) }}
\DoxyCodeLine{15613 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_USB1OTGHSRST              RCC\_AHB1RSTR\_USB1OTGHSRST\_Msk}}
\DoxyCodeLine{15614 }
\DoxyCodeLine{15615 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  ***************/}}
\DoxyCodeLine{15616 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Pos          (0U)}}
\DoxyCodeLine{15617 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Msk          (0x1UL << RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Pos)  }}
\DoxyCodeLine{15618 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMI\_PSSIRST              RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Msk}}
\DoxyCodeLine{15619 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Pos                (6U)}}
\DoxyCodeLine{15620 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Msk                (0x1UL << RCC\_AHB2RSTR\_RNGRST\_Pos)        }}
\DoxyCodeLine{15621 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST                    RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{15622 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_SDMMC2RST\_Pos             (9U)}}
\DoxyCodeLine{15623 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_SDMMC2RST\_Msk             (0x1UL << RCC\_AHB2RSTR\_SDMMC2RST\_Pos)     }}
\DoxyCodeLine{15624 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_SDMMC2RST                 RCC\_AHB2RSTR\_SDMMC2RST\_Msk}}
\DoxyCodeLine{15625 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_FMACRST\_Pos               (16U)}}
\DoxyCodeLine{15626 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_FMACRST\_Msk               (0x1UL << RCC\_AHB2RSTR\_FMACRST\_Pos)       }}
\DoxyCodeLine{15627 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_FMACRST                   RCC\_AHB2RSTR\_FMACRST\_Msk}}
\DoxyCodeLine{15628 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_CORDICRST\_Pos             (17U)}}
\DoxyCodeLine{15629 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_CORDICRST\_Msk             (0x1UL << RCC\_AHB2RSTR\_CORDICRST\_Pos)     }}
\DoxyCodeLine{15630 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_CORDICRST                 RCC\_AHB2RSTR\_CORDICRST\_Msk}}
\DoxyCodeLine{15631 }
\DoxyCodeLine{15632 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15633 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST\_Pos               RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Pos}}
\DoxyCodeLine{15634 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST\_Msk               RCC\_AHB2RSTR\_DCMI\_PSSIRST\_Msk}}
\DoxyCodeLine{15635 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST                   RCC\_AHB2RSTR\_DCMI\_PSSIRST}}
\DoxyCodeLine{15636 \textcolor{comment}{/********************  Bit definition for RCC\_AHB4RSTR register  ******************/}}
\DoxyCodeLine{15637 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOARST\_Pos              (0U)}}
\DoxyCodeLine{15638 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOARST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOARST\_Pos)      }}
\DoxyCodeLine{15639 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOARST                  RCC\_AHB4RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{15640 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOBRST\_Pos              (1U)}}
\DoxyCodeLine{15641 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOBRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOBRST\_Pos)      }}
\DoxyCodeLine{15642 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOBRST                  RCC\_AHB4RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{15643 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOCRST\_Pos              (2U)}}
\DoxyCodeLine{15644 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOCRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOCRST\_Pos)      }}
\DoxyCodeLine{15645 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOCRST                  RCC\_AHB4RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{15646 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIODRST\_Pos              (3U)}}
\DoxyCodeLine{15647 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIODRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIODRST\_Pos)      }}
\DoxyCodeLine{15648 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIODRST                  RCC\_AHB4RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{15649 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOERST\_Pos              (4U)}}
\DoxyCodeLine{15650 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOERST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOERST\_Pos)      }}
\DoxyCodeLine{15651 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOERST                  RCC\_AHB4RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{15652 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOFRST\_Pos              (5U)}}
\DoxyCodeLine{15653 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOFRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOFRST\_Pos)       }}
\DoxyCodeLine{15654 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOFRST                  RCC\_AHB4RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{15655 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOGRST\_Pos              (6U)}}
\DoxyCodeLine{15656 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOGRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOGRST\_Pos)       }}
\DoxyCodeLine{15657 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOGRST                  RCC\_AHB4RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{15658 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOHRST\_Pos              (7U)}}
\DoxyCodeLine{15659 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOHRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOHRST\_Pos)       }}
\DoxyCodeLine{15660 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOHRST                  RCC\_AHB4RSTR\_GPIOHRST\_Msk}}
\DoxyCodeLine{15661 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOJRST\_Pos              (9U)}}
\DoxyCodeLine{15662 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOJRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOJRST\_Pos)       }}
\DoxyCodeLine{15663 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOJRST                  RCC\_AHB4RSTR\_GPIOJRST\_Msk}}
\DoxyCodeLine{15664 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOKRST\_Pos              (10U)}}
\DoxyCodeLine{15665 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOKRST\_Msk              (0x1UL << RCC\_AHB4RSTR\_GPIOKRST\_Pos)       }}
\DoxyCodeLine{15666 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_GPIOKRST                  RCC\_AHB4RSTR\_GPIOKRST\_Msk}}
\DoxyCodeLine{15667 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_CRCRST\_Pos                (19U)}}
\DoxyCodeLine{15668 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_CRCRST\_Msk                (0x1UL << RCC\_AHB4RSTR\_CRCRST\_Pos)         }}
\DoxyCodeLine{15669 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_CRCRST                    RCC\_AHB4RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{15670 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_BDMARST\_Pos               (21U)}}
\DoxyCodeLine{15671 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_BDMARST\_Msk               (0x1UL << RCC\_AHB4RSTR\_BDMARST\_Pos)        }}
\DoxyCodeLine{15672 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_BDMARST                   RCC\_AHB4RSTR\_BDMARST\_Msk}}
\DoxyCodeLine{15673 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_ADC3RST\_Pos               (24U)}}
\DoxyCodeLine{15674 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_ADC3RST\_Msk               (0x1UL << RCC\_AHB4RSTR\_ADC3RST\_Pos)        }}
\DoxyCodeLine{15675 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_ADC3RST                   RCC\_AHB4RSTR\_ADC3RST\_Msk}}
\DoxyCodeLine{15676 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_HSEMRST\_Pos               (25U)}}
\DoxyCodeLine{15677 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_HSEMRST\_Msk               (0x1UL << RCC\_AHB4RSTR\_HSEMRST\_Pos)        }}
\DoxyCodeLine{15678 \textcolor{preprocessor}{\#define RCC\_AHB4RSTR\_HSEMRST                   RCC\_AHB4RSTR\_HSEMRST\_Msk}}
\DoxyCodeLine{15679 }
\DoxyCodeLine{15680 }
\DoxyCodeLine{15681 \textcolor{comment}{/********************  Bit definition for RCC\_APB3RSTR register  ******************/}}
\DoxyCodeLine{15682 \textcolor{preprocessor}{\#define RCC\_APB3RSTR\_LTDCRST\_Pos               (3U)}}
\DoxyCodeLine{15683 \textcolor{preprocessor}{\#define RCC\_APB3RSTR\_LTDCRST\_Msk               (0x1UL << RCC\_APB3RSTR\_LTDCRST\_Pos) }}
\DoxyCodeLine{15684 \textcolor{preprocessor}{\#define RCC\_APB3RSTR\_LTDCRST                   RCC\_APB3RSTR\_LTDCRST\_Msk}}
\DoxyCodeLine{15685 }
\DoxyCodeLine{15686 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LRSTR register  ******************/}}
\DoxyCodeLine{15687 }
\DoxyCodeLine{15688 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM2RST\_Pos              (0U)}}
\DoxyCodeLine{15689 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM2RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM2RST\_Pos) }}
\DoxyCodeLine{15690 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM2RST                  RCC\_APB1LRSTR\_TIM2RST\_Msk}}
\DoxyCodeLine{15691 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM3RST\_Pos              (1U)}}
\DoxyCodeLine{15692 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM3RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM3RST\_Pos) }}
\DoxyCodeLine{15693 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM3RST                  RCC\_APB1LRSTR\_TIM3RST\_Msk}}
\DoxyCodeLine{15694 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM4RST\_Pos              (2U)}}
\DoxyCodeLine{15695 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM4RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM4RST\_Pos) }}
\DoxyCodeLine{15696 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM4RST                  RCC\_APB1LRSTR\_TIM4RST\_Msk}}
\DoxyCodeLine{15697 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM5RST\_Pos              (3U)}}
\DoxyCodeLine{15698 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM5RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM5RST\_Pos) }}
\DoxyCodeLine{15699 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM5RST                  RCC\_APB1LRSTR\_TIM5RST\_Msk}}
\DoxyCodeLine{15700 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM6RST\_Pos              (4U)}}
\DoxyCodeLine{15701 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM6RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM6RST\_Pos) }}
\DoxyCodeLine{15702 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM6RST                  RCC\_APB1LRSTR\_TIM6RST\_Msk}}
\DoxyCodeLine{15703 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM7RST\_Pos              (5U)}}
\DoxyCodeLine{15704 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM7RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_TIM7RST\_Pos) }}
\DoxyCodeLine{15705 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM7RST                  RCC\_APB1LRSTR\_TIM7RST\_Msk}}
\DoxyCodeLine{15706 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM12RST\_Pos             (6U)}}
\DoxyCodeLine{15707 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM12RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_TIM12RST\_Pos) }}
\DoxyCodeLine{15708 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM12RST                 RCC\_APB1LRSTR\_TIM12RST\_Msk}}
\DoxyCodeLine{15709 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM13RST\_Pos             (7U)}}
\DoxyCodeLine{15710 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM13RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_TIM13RST\_Pos) }}
\DoxyCodeLine{15711 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM13RST                 RCC\_APB1LRSTR\_TIM13RST\_Msk}}
\DoxyCodeLine{15712 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM14RST\_Pos             (8U)}}
\DoxyCodeLine{15713 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM14RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_TIM14RST\_Pos) }}
\DoxyCodeLine{15714 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_TIM14RST                 RCC\_APB1LRSTR\_TIM14RST\_Msk}}
\DoxyCodeLine{15715 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_LPTIM1RST\_Pos            (9U)}}
\DoxyCodeLine{15716 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_LPTIM1RST\_Msk            (0x1UL << RCC\_APB1LRSTR\_LPTIM1RST\_Pos) }}
\DoxyCodeLine{15717 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_LPTIM1RST                RCC\_APB1LRSTR\_LPTIM1RST\_Msk}}
\DoxyCodeLine{15718 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI2RST\_Pos              (14U)}}
\DoxyCodeLine{15719 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI2RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_SPI2RST\_Pos) }}
\DoxyCodeLine{15720 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI2RST                  RCC\_APB1LRSTR\_SPI2RST\_Msk}}
\DoxyCodeLine{15721 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI3RST\_Pos              (15U)}}
\DoxyCodeLine{15722 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI3RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_SPI3RST\_Pos) }}
\DoxyCodeLine{15723 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPI3RST                  RCC\_APB1LRSTR\_SPI3RST\_Msk}}
\DoxyCodeLine{15724 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPDIFRXRST\_Pos           (16U)}}
\DoxyCodeLine{15725 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPDIFRXRST\_Msk           (0x1UL << RCC\_APB1LRSTR\_SPDIFRXRST\_Pos) }}
\DoxyCodeLine{15726 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_SPDIFRXRST               RCC\_APB1LRSTR\_SPDIFRXRST\_Msk}}
\DoxyCodeLine{15727 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART2RST\_Pos            (17U)}}
\DoxyCodeLine{15728 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART2RST\_Msk            (0x1UL << RCC\_APB1LRSTR\_USART2RST\_Pos) }}
\DoxyCodeLine{15729 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART2RST                RCC\_APB1LRSTR\_USART2RST\_Msk}}
\DoxyCodeLine{15730 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART3RST\_Pos            (18U)}}
\DoxyCodeLine{15731 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART3RST\_Msk            (0x1UL << RCC\_APB1LRSTR\_USART3RST\_Pos) }}
\DoxyCodeLine{15732 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_USART3RST                RCC\_APB1LRSTR\_USART3RST\_Msk}}
\DoxyCodeLine{15733 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART4RST\_Pos             (19U)}}
\DoxyCodeLine{15734 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART4RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_UART4RST\_Pos) }}
\DoxyCodeLine{15735 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART4RST                 RCC\_APB1LRSTR\_UART4RST\_Msk}}
\DoxyCodeLine{15736 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART5RST\_Pos             (20U)}}
\DoxyCodeLine{15737 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART5RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_UART5RST\_Pos) }}
\DoxyCodeLine{15738 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART5RST                 RCC\_APB1LRSTR\_UART5RST\_Msk}}
\DoxyCodeLine{15739 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C1RST\_Pos              (21U)}}
\DoxyCodeLine{15740 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C1RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_I2C1RST\_Pos) }}
\DoxyCodeLine{15741 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C1RST                  RCC\_APB1LRSTR\_I2C1RST\_Msk}}
\DoxyCodeLine{15742 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C2RST\_Pos              (22U)}}
\DoxyCodeLine{15743 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C2RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_I2C2RST\_Pos) }}
\DoxyCodeLine{15744 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C2RST                  RCC\_APB1LRSTR\_I2C2RST\_Msk}}
\DoxyCodeLine{15745 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C3RST\_Pos              (23U)}}
\DoxyCodeLine{15746 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C3RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_I2C3RST\_Pos) }}
\DoxyCodeLine{15747 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C3RST                  RCC\_APB1LRSTR\_I2C3RST\_Msk}}
\DoxyCodeLine{15748 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C5RST\_Pos              (25U)}}
\DoxyCodeLine{15749 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C5RST\_Msk              (0x1UL << RCC\_APB1LRSTR\_I2C5RST\_Pos) }}
\DoxyCodeLine{15750 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_I2C5RST                  RCC\_APB1LRSTR\_I2C5RST\_Msk}}
\DoxyCodeLine{15751 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_CECRST\_Pos               (27U)}}
\DoxyCodeLine{15752 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_CECRST\_Msk               (0x1UL << RCC\_APB1LRSTR\_CECRST\_Pos) }}
\DoxyCodeLine{15753 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_CECRST                   RCC\_APB1LRSTR\_CECRST\_Msk}}
\DoxyCodeLine{15754 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_DAC12RST\_Pos             (29U)}}
\DoxyCodeLine{15755 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_DAC12RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_DAC12RST\_Pos) }}
\DoxyCodeLine{15756 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_DAC12RST                 RCC\_APB1LRSTR\_DAC12RST\_Msk}}
\DoxyCodeLine{15757 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART7RST\_Pos             (30U)}}
\DoxyCodeLine{15758 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART7RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_UART7RST\_Pos) }}
\DoxyCodeLine{15759 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART7RST                 RCC\_APB1LRSTR\_UART7RST\_Msk}}
\DoxyCodeLine{15760 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART8RST\_Pos             (31U)}}
\DoxyCodeLine{15761 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART8RST\_Msk             (0x1UL << RCC\_APB1LRSTR\_UART8RST\_Pos) }}
\DoxyCodeLine{15762 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_UART8RST                 RCC\_APB1LRSTR\_UART8RST\_Msk}}
\DoxyCodeLine{15763 }
\DoxyCodeLine{15764 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{15765 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_HDMICECRST\_Pos           RCC\_APB1LRSTR\_CECRST\_Pos}}
\DoxyCodeLine{15766 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_HDMICECRST\_Msk           RCC\_APB1LRSTR\_CECRST\_Msk}}
\DoxyCodeLine{15767 \textcolor{preprocessor}{\#define RCC\_APB1LRSTR\_HDMICECRST               RCC\_APB1LRSTR\_CECRST}}
\DoxyCodeLine{15768 \textcolor{comment}{/********************  Bit definition for RCC\_APB1HRSTR register  ******************/}}
\DoxyCodeLine{15769 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_CRSRST\_Pos               (1U)}}
\DoxyCodeLine{15770 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_CRSRST\_Msk               (0x1UL << RCC\_APB1HRSTR\_CRSRST\_Pos) }}
\DoxyCodeLine{15771 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_CRSRST                   RCC\_APB1HRSTR\_CRSRST\_Msk}}
\DoxyCodeLine{15772 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_SWPMIRST\_Pos             (2U)}}
\DoxyCodeLine{15773 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_SWPMIRST\_Msk             (0x1UL << RCC\_APB1HRSTR\_SWPMIRST\_Pos) }}
\DoxyCodeLine{15774 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_SWPMIRST                 RCC\_APB1HRSTR\_SWPMIRST\_Msk}}
\DoxyCodeLine{15775 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_OPAMPRST\_Pos             (4U)}}
\DoxyCodeLine{15776 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_OPAMPRST\_Msk             (0x1UL << RCC\_APB1HRSTR\_OPAMPRST\_Pos) }}
\DoxyCodeLine{15777 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_OPAMPRST                 RCC\_APB1HRSTR\_OPAMPRST\_Msk}}
\DoxyCodeLine{15778 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_MDIOSRST\_Pos             (5U)}}
\DoxyCodeLine{15779 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_MDIOSRST\_Msk             (0x1UL << RCC\_APB1HRSTR\_MDIOSRST\_Pos) }}
\DoxyCodeLine{15780 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_MDIOSRST                 RCC\_APB1HRSTR\_MDIOSRST\_Msk}}
\DoxyCodeLine{15781 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_FDCANRST\_Pos             (8U)}}
\DoxyCodeLine{15782 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_FDCANRST\_Msk             (0x1UL << RCC\_APB1HRSTR\_FDCANRST\_Pos) }}
\DoxyCodeLine{15783 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_FDCANRST                 RCC\_APB1HRSTR\_FDCANRST\_Msk}}
\DoxyCodeLine{15784 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM23RST\_Pos             (24U)}}
\DoxyCodeLine{15785 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM23RST\_Msk             (0x1UL << RCC\_APB1HRSTR\_TIM23RST\_Pos) }}
\DoxyCodeLine{15786 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM23RST                 RCC\_APB1HRSTR\_TIM23RST\_Msk}}
\DoxyCodeLine{15787 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM24RST\_Pos             (25U)}}
\DoxyCodeLine{15788 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM24RST\_Msk             (0x1UL << RCC\_APB1HRSTR\_TIM24RST\_Pos) }}
\DoxyCodeLine{15789 \textcolor{preprocessor}{\#define RCC\_APB1HRSTR\_TIM24RST                 RCC\_APB1HRSTR\_TIM24RST\_Msk}}
\DoxyCodeLine{15790 }
\DoxyCodeLine{15791 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  ******************/}}
\DoxyCodeLine{15792 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos               (0U)}}
\DoxyCodeLine{15793 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk               (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos) }}
\DoxyCodeLine{15794 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST                   RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{15795 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Pos               (1U)}}
\DoxyCodeLine{15796 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Msk               (0x1UL << RCC\_APB2RSTR\_TIM8RST\_Pos) }}
\DoxyCodeLine{15797 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST                   RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{15798 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos             (4U)}}
\DoxyCodeLine{15799 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos) }}
\DoxyCodeLine{15800 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST                 RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{15801 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Pos             (5U)}}
\DoxyCodeLine{15802 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Msk             (0x1UL << RCC\_APB2RSTR\_USART6RST\_Pos) }}
\DoxyCodeLine{15803 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST                 RCC\_APB2RSTR\_USART6RST\_Msk}}
\DoxyCodeLine{15804 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_UART9RST\_Pos              (6U)}}
\DoxyCodeLine{15805 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_UART9RST\_Msk              (0x1UL << RCC\_APB2RSTR\_UART9RST\_Pos) }}
\DoxyCodeLine{15806 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_UART9RST                  RCC\_APB2RSTR\_UART9RST\_Msk}}
\DoxyCodeLine{15807 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART10RST\_Pos            (7U)}}
\DoxyCodeLine{15808 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART10RST\_Msk            (0x1UL << RCC\_APB2RSTR\_USART10RST\_Pos) }}
\DoxyCodeLine{15809 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART10RST                RCC\_APB2RSTR\_USART10RST\_Msk}}
\DoxyCodeLine{15810 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos               (12U)}}
\DoxyCodeLine{15811 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk               (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos) }}
\DoxyCodeLine{15812 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST                   RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{15813 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Pos               (13U)}}
\DoxyCodeLine{15814 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Msk               (0x1UL << RCC\_APB2RSTR\_SPI4RST\_Pos) }}
\DoxyCodeLine{15815 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST                   RCC\_APB2RSTR\_SPI4RST\_Msk}}
\DoxyCodeLine{15816 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Pos              (16U)}}
\DoxyCodeLine{15817 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST\_Msk              (0x1UL << RCC\_APB2RSTR\_TIM15RST\_Pos) }}
\DoxyCodeLine{15818 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM15RST                  RCC\_APB2RSTR\_TIM15RST\_Msk}}
\DoxyCodeLine{15819 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Pos              (17U)}}
\DoxyCodeLine{15820 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST\_Msk              (0x1UL << RCC\_APB2RSTR\_TIM16RST\_Pos) }}
\DoxyCodeLine{15821 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM16RST                  RCC\_APB2RSTR\_TIM16RST\_Msk}}
\DoxyCodeLine{15822 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Pos              (18U)}}
\DoxyCodeLine{15823 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST\_Msk              (0x1UL << RCC\_APB2RSTR\_TIM17RST\_Pos) }}
\DoxyCodeLine{15824 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM17RST                  RCC\_APB2RSTR\_TIM17RST\_Msk}}
\DoxyCodeLine{15825 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Pos               (20U)}}
\DoxyCodeLine{15826 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Msk               (0x1UL << RCC\_APB2RSTR\_SPI5RST\_Pos) }}
\DoxyCodeLine{15827 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST                   RCC\_APB2RSTR\_SPI5RST\_Msk}}
\DoxyCodeLine{15828 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Pos               (22U)}}
\DoxyCodeLine{15829 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Msk               (0x1UL << RCC\_APB2RSTR\_SAI1RST\_Pos) }}
\DoxyCodeLine{15830 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST                   RCC\_APB2RSTR\_SAI1RST\_Msk}}
\DoxyCodeLine{15831 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_DFSDM1RST\_Pos             (30U)}}
\DoxyCodeLine{15832 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_DFSDM1RST\_Msk             (0x1UL << RCC\_APB2RSTR\_DFSDM1RST\_Pos) }}
\DoxyCodeLine{15833 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_DFSDM1RST                 RCC\_APB2RSTR\_DFSDM1RST\_Msk}}
\DoxyCodeLine{15834 }
\DoxyCodeLine{15835 \textcolor{comment}{/********************  Bit definition for RCC\_APB4RSTR register  ******************/}}
\DoxyCodeLine{15836 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SYSCFGRST\_Pos             (1U)}}
\DoxyCodeLine{15837 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SYSCFGRST\_Msk             (0x1UL << RCC\_APB4RSTR\_SYSCFGRST\_Pos) }}
\DoxyCodeLine{15838 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SYSCFGRST                 RCC\_APB4RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{15839 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPUART1RST\_Pos            (3U)}}
\DoxyCodeLine{15840 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPUART1RST\_Msk            (0x1UL << RCC\_APB4RSTR\_LPUART1RST\_Pos) }}
\DoxyCodeLine{15841 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPUART1RST                RCC\_APB4RSTR\_LPUART1RST\_Msk}}
\DoxyCodeLine{15842 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SPI6RST\_Pos               (5U)}}
\DoxyCodeLine{15843 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SPI6RST\_Msk               (0x1UL << RCC\_APB4RSTR\_SPI6RST\_Pos) }}
\DoxyCodeLine{15844 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SPI6RST                   RCC\_APB4RSTR\_SPI6RST\_Msk}}
\DoxyCodeLine{15845 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_I2C4RST\_Pos               (7U)}}
\DoxyCodeLine{15846 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_I2C4RST\_Msk               (0x1UL << RCC\_APB4RSTR\_I2C4RST\_Pos) }}
\DoxyCodeLine{15847 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_I2C4RST                   RCC\_APB4RSTR\_I2C4RST\_Msk}}
\DoxyCodeLine{15848 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM2RST\_Pos             (9U)}}
\DoxyCodeLine{15849 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM2RST\_Msk             (0x1UL << RCC\_APB4RSTR\_LPTIM2RST\_Pos) }}
\DoxyCodeLine{15850 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM2RST                 RCC\_APB4RSTR\_LPTIM2RST\_Msk}}
\DoxyCodeLine{15851 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM3RST\_Pos             (10U)}}
\DoxyCodeLine{15852 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM3RST\_Msk             (0x1UL << RCC\_APB4RSTR\_LPTIM3RST\_Pos) }}
\DoxyCodeLine{15853 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM3RST                 RCC\_APB4RSTR\_LPTIM3RST\_Msk}}
\DoxyCodeLine{15854 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM4RST\_Pos             (11U)}}
\DoxyCodeLine{15855 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM4RST\_Msk             (0x1UL << RCC\_APB4RSTR\_LPTIM4RST\_Pos) }}
\DoxyCodeLine{15856 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM4RST                 RCC\_APB4RSTR\_LPTIM4RST\_Msk}}
\DoxyCodeLine{15857 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM5RST\_Pos             (12U)}}
\DoxyCodeLine{15858 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM5RST\_Msk             (0x1UL << RCC\_APB4RSTR\_LPTIM5RST\_Pos) }}
\DoxyCodeLine{15859 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_LPTIM5RST                 RCC\_APB4RSTR\_LPTIM5RST\_Msk}}
\DoxyCodeLine{15860 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_COMP12RST\_Pos             (14U)}}
\DoxyCodeLine{15861 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_COMP12RST\_Msk             (0x1UL << RCC\_APB4RSTR\_COMP12RST\_Pos) }}
\DoxyCodeLine{15862 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_COMP12RST                 RCC\_APB4RSTR\_COMP12RST\_Msk}}
\DoxyCodeLine{15863 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_VREFRST\_Pos               (15U)}}
\DoxyCodeLine{15864 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_VREFRST\_Msk               (0x1UL << RCC\_APB4RSTR\_VREFRST\_Pos) }}
\DoxyCodeLine{15865 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_VREFRST                   RCC\_APB4RSTR\_VREFRST\_Msk}}
\DoxyCodeLine{15866 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SAI4RST\_Pos               (21U)}}
\DoxyCodeLine{15867 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SAI4RST\_Msk               (0x1UL << RCC\_APB4RSTR\_SAI4RST\_Pos) }}
\DoxyCodeLine{15868 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_SAI4RST                   RCC\_APB4RSTR\_SAI4RST\_Msk}}
\DoxyCodeLine{15869 }
\DoxyCodeLine{15870 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_DTSRST\_Pos                (26U)}}
\DoxyCodeLine{15871 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_DTSRST\_Msk                (0x1UL << RCC\_APB4RSTR\_DTSRST\_Pos) }}
\DoxyCodeLine{15872 \textcolor{preprocessor}{\#define RCC\_APB4RSTR\_DTSRST                    RCC\_APB4RSTR\_DTSRST\_Msk}}
\DoxyCodeLine{15873 }
\DoxyCodeLine{15874 \textcolor{comment}{/********************  Bit definition for RCC\_GCR register  ********************/}}
\DoxyCodeLine{15875 \textcolor{preprocessor}{\#define RCC\_GCR\_WW1RSC\_Pos                     (0U)}}
\DoxyCodeLine{15876 \textcolor{preprocessor}{\#define RCC\_GCR\_WW1RSC\_Msk                     (0x1UL << RCC\_GCR\_WW1RSC\_Pos)   }}
\DoxyCodeLine{15877 \textcolor{preprocessor}{\#define RCC\_GCR\_WW1RSC                         RCC\_GCR\_WW1RSC\_Msk}}
\DoxyCodeLine{15878 }
\DoxyCodeLine{15879 \textcolor{comment}{/********************  Bit definition for RCC\_D3AMR register  ********************/}}
\DoxyCodeLine{15880 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BDMAAMEN\_Pos                 (0U)}}
\DoxyCodeLine{15881 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BDMAAMEN\_Msk                 (0x1UL << RCC\_D3AMR\_BDMAAMEN\_Pos) }}
\DoxyCodeLine{15882 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BDMAAMEN                     RCC\_D3AMR\_BDMAAMEN\_Msk}}
\DoxyCodeLine{15883 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPUART1AMEN\_Pos              (3U)}}
\DoxyCodeLine{15884 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPUART1AMEN\_Msk              (0x1UL << RCC\_D3AMR\_LPUART1AMEN\_Pos) }}
\DoxyCodeLine{15885 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPUART1AMEN                  RCC\_D3AMR\_LPUART1AMEN\_Msk}}
\DoxyCodeLine{15886 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SPI6AMEN\_Pos                 (5U)}}
\DoxyCodeLine{15887 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SPI6AMEN\_Msk                 (0x1UL << RCC\_D3AMR\_SPI6AMEN\_Pos) }}
\DoxyCodeLine{15888 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SPI6AMEN                     RCC\_D3AMR\_SPI6AMEN\_Msk}}
\DoxyCodeLine{15889 \textcolor{preprocessor}{\#define RCC\_D3AMR\_I2C4AMEN\_Pos                 (7U)}}
\DoxyCodeLine{15890 \textcolor{preprocessor}{\#define RCC\_D3AMR\_I2C4AMEN\_Msk                 (0x1UL << RCC\_D3AMR\_I2C4AMEN\_Pos) }}
\DoxyCodeLine{15891 \textcolor{preprocessor}{\#define RCC\_D3AMR\_I2C4AMEN                     RCC\_D3AMR\_I2C4AMEN\_Msk}}
\DoxyCodeLine{15892 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM2AMEN\_Pos               (9U)}}
\DoxyCodeLine{15893 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM2AMEN\_Msk               (0x1UL << RCC\_D3AMR\_LPTIM2AMEN\_Pos) }}
\DoxyCodeLine{15894 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM2AMEN                   RCC\_D3AMR\_LPTIM2AMEN\_Msk}}
\DoxyCodeLine{15895 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM3AMEN\_Pos               (10U)}}
\DoxyCodeLine{15896 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM3AMEN\_Msk               (0x1UL << RCC\_D3AMR\_LPTIM3AMEN\_Pos) }}
\DoxyCodeLine{15897 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM3AMEN                   RCC\_D3AMR\_LPTIM3AMEN\_Msk}}
\DoxyCodeLine{15898 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM4AMEN\_Pos               (11U)}}
\DoxyCodeLine{15899 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM4AMEN\_Msk               (0x1UL << RCC\_D3AMR\_LPTIM4AMEN\_Pos) }}
\DoxyCodeLine{15900 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM4AMEN                   RCC\_D3AMR\_LPTIM4AMEN\_Msk}}
\DoxyCodeLine{15901 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM5AMEN\_Pos               (12U)}}
\DoxyCodeLine{15902 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM5AMEN\_Msk               (0x1UL << RCC\_D3AMR\_LPTIM5AMEN\_Pos) }}
\DoxyCodeLine{15903 \textcolor{preprocessor}{\#define RCC\_D3AMR\_LPTIM5AMEN                   RCC\_D3AMR\_LPTIM5AMEN\_Msk}}
\DoxyCodeLine{15904 \textcolor{preprocessor}{\#define RCC\_D3AMR\_COMP12AMEN\_Pos               (14U)}}
\DoxyCodeLine{15905 \textcolor{preprocessor}{\#define RCC\_D3AMR\_COMP12AMEN\_Msk               (0x1UL << RCC\_D3AMR\_COMP12AMEN\_Pos) }}
\DoxyCodeLine{15906 \textcolor{preprocessor}{\#define RCC\_D3AMR\_COMP12AMEN                   RCC\_D3AMR\_COMP12AMEN\_Msk}}
\DoxyCodeLine{15907 \textcolor{preprocessor}{\#define RCC\_D3AMR\_VREFAMEN\_Pos                 (15U)}}
\DoxyCodeLine{15908 \textcolor{preprocessor}{\#define RCC\_D3AMR\_VREFAMEN\_Msk                 (0x1UL << RCC\_D3AMR\_VREFAMEN\_Pos) }}
\DoxyCodeLine{15909 \textcolor{preprocessor}{\#define RCC\_D3AMR\_VREFAMEN                     RCC\_D3AMR\_VREFAMEN\_Msk}}
\DoxyCodeLine{15910 \textcolor{preprocessor}{\#define RCC\_D3AMR\_RTCAMEN\_Pos                  (16U)}}
\DoxyCodeLine{15911 \textcolor{preprocessor}{\#define RCC\_D3AMR\_RTCAMEN\_Msk                  (0x1UL << RCC\_D3AMR\_RTCAMEN\_Pos) }}
\DoxyCodeLine{15912 \textcolor{preprocessor}{\#define RCC\_D3AMR\_RTCAMEN                      RCC\_D3AMR\_RTCAMEN\_Msk}}
\DoxyCodeLine{15913 \textcolor{preprocessor}{\#define RCC\_D3AMR\_CRCAMEN\_Pos                  (19U)}}
\DoxyCodeLine{15914 \textcolor{preprocessor}{\#define RCC\_D3AMR\_CRCAMEN\_Msk                  (0x1UL << RCC\_D3AMR\_CRCAMEN\_Pos) }}
\DoxyCodeLine{15915 \textcolor{preprocessor}{\#define RCC\_D3AMR\_CRCAMEN                      RCC\_D3AMR\_CRCAMEN\_Msk}}
\DoxyCodeLine{15916 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SAI4AMEN\_Pos                 (21U)}}
\DoxyCodeLine{15917 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SAI4AMEN\_Msk                 (0x1UL << RCC\_D3AMR\_SAI4AMEN\_Pos) }}
\DoxyCodeLine{15918 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SAI4AMEN                     RCC\_D3AMR\_SAI4AMEN\_Msk}}
\DoxyCodeLine{15919 \textcolor{preprocessor}{\#define RCC\_D3AMR\_ADC3AMEN\_Pos                 (24U)}}
\DoxyCodeLine{15920 \textcolor{preprocessor}{\#define RCC\_D3AMR\_ADC3AMEN\_Msk                 (0x1UL << RCC\_D3AMR\_ADC3AMEN\_Pos) }}
\DoxyCodeLine{15921 \textcolor{preprocessor}{\#define RCC\_D3AMR\_ADC3AMEN                     RCC\_D3AMR\_ADC3AMEN\_Msk}}
\DoxyCodeLine{15922 }
\DoxyCodeLine{15923 \textcolor{preprocessor}{\#define RCC\_D3AMR\_DTSAMEN\_Pos                  (26U)}}
\DoxyCodeLine{15924 \textcolor{preprocessor}{\#define RCC\_D3AMR\_DTSAMEN\_Msk                  (0x1UL << RCC\_D3AMR\_DTSAMEN\_Pos) }}
\DoxyCodeLine{15925 \textcolor{preprocessor}{\#define RCC\_D3AMR\_DTSAMEN                      RCC\_D3AMR\_DTSAMEN\_Msk}}
\DoxyCodeLine{15926 }
\DoxyCodeLine{15927 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BKPRAMAMEN\_Pos               (28U)}}
\DoxyCodeLine{15928 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BKPRAMAMEN\_Msk               (0x1UL << RCC\_D3AMR\_BKPRAMAMEN\_Pos) }}
\DoxyCodeLine{15929 \textcolor{preprocessor}{\#define RCC\_D3AMR\_BKPRAMAMEN                   RCC\_D3AMR\_BKPRAMAMEN\_Msk}}
\DoxyCodeLine{15930 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SRAM4AMEN\_Pos                (29U)}}
\DoxyCodeLine{15931 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SRAM4AMEN\_Msk                (0x1UL << RCC\_D3AMR\_SRAM4AMEN\_Pos) }}
\DoxyCodeLine{15932 \textcolor{preprocessor}{\#define RCC\_D3AMR\_SRAM4AMEN                    RCC\_D3AMR\_SRAM4AMEN\_Msk}}
\DoxyCodeLine{15933 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  **************/}}
\DoxyCodeLine{15934 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_MDMALPEN\_Pos             (0U)}}
\DoxyCodeLine{15935 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_MDMALPEN\_Msk             (0x1UL << RCC\_AHB3LPENR\_MDMALPEN\_Pos)         }}
\DoxyCodeLine{15936 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_MDMALPEN                 RCC\_AHB3LPENR\_MDMALPEN\_Msk}}
\DoxyCodeLine{15937 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DMA2DLPEN\_Pos            (4U)}}
\DoxyCodeLine{15938 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DMA2DLPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_DMA2DLPEN\_Pos)        }}
\DoxyCodeLine{15939 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DMA2DLPEN                RCC\_AHB3LPENR\_DMA2DLPEN\_Msk}}
\DoxyCodeLine{15940 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FLASHLPEN\_Pos            (8U)}}
\DoxyCodeLine{15941 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FLASHLPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_FLASHLPEN\_Pos)        }}
\DoxyCodeLine{15942 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FLASHLPEN                RCC\_AHB3LPENR\_FLASHLPEN\_Msk}}
\DoxyCodeLine{15943 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Pos              (12U)}}
\DoxyCodeLine{15944 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Msk              (0x1UL << RCC\_AHB3LPENR\_FMCLPEN\_Pos)          }}
\DoxyCodeLine{15945 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN                  RCC\_AHB3LPENR\_FMCLPEN\_Msk}}
\DoxyCodeLine{15946 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI1LPEN\_Pos            (14U)}}
\DoxyCodeLine{15947 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI1LPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_OSPI1LPEN\_Pos)        }}
\DoxyCodeLine{15948 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI1LPEN                RCC\_AHB3LPENR\_OSPI1LPEN\_Msk}}
\DoxyCodeLine{15949 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_SDMMC1LPEN\_Pos           (16U)}}
\DoxyCodeLine{15950 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_SDMMC1LPEN\_Msk           (0x1UL << RCC\_AHB3LPENR\_SDMMC1LPEN\_Pos)       }}
\DoxyCodeLine{15951 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_SDMMC1LPEN               RCC\_AHB3LPENR\_SDMMC1LPEN\_Msk}}
\DoxyCodeLine{15952 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI2LPEN\_Pos            (19U)}}
\DoxyCodeLine{15953 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI2LPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_OSPI2LPEN\_Pos)        }}
\DoxyCodeLine{15954 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_OSPI2LPEN                RCC\_AHB3LPENR\_OSPI2LPEN\_Msk}}
\DoxyCodeLine{15955 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_IOMNGRLPEN\_Pos           (21U)}}
\DoxyCodeLine{15956 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_IOMNGRLPEN\_Msk           (0x1UL << RCC\_AHB3LPENR\_IOMNGRLPEN\_Pos)       }}
\DoxyCodeLine{15957 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_IOMNGRLPEN               RCC\_AHB3LPENR\_IOMNGRLPEN\_Msk}}
\DoxyCodeLine{15958 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM1LPEN\_Pos            (28U)}}
\DoxyCodeLine{15959 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM1LPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_DTCM1LPEN\_Pos)        }}
\DoxyCodeLine{15960 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM1LPEN                RCC\_AHB3LPENR\_DTCM1LPEN\_Msk}}
\DoxyCodeLine{15961 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM2LPEN\_Pos            (29U)}}
\DoxyCodeLine{15962 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM2LPEN\_Msk            (0x1UL << RCC\_AHB3LPENR\_DTCM2LPEN\_Pos)        }}
\DoxyCodeLine{15963 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_DTCM2LPEN                RCC\_AHB3LPENR\_DTCM2LPEN\_Msk}}
\DoxyCodeLine{15964 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_ITCMLPEN\_Pos             (30U)}}
\DoxyCodeLine{15965 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_ITCMLPEN\_Msk             (0x1UL << RCC\_AHB3LPENR\_ITCMLPEN\_Pos)         }}
\DoxyCodeLine{15966 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_ITCMLPEN                 RCC\_AHB3LPENR\_ITCMLPEN\_Msk}}
\DoxyCodeLine{15967 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_AXISRAMLPEN\_Pos          (31U)}}
\DoxyCodeLine{15968 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_AXISRAMLPEN\_Msk          (0x1UL << RCC\_AHB3LPENR\_AXISRAMLPEN\_Pos)      }}
\DoxyCodeLine{15969 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_AXISRAMLPEN              RCC\_AHB3LPENR\_AXISRAMLPEN\_Msk}}
\DoxyCodeLine{15970 }
\DoxyCodeLine{15971 }
\DoxyCodeLine{15972 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  ***************/}}
\DoxyCodeLine{15973 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Pos             (0U)}}
\DoxyCodeLine{15974 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Msk             (0x1UL << RCC\_AHB1LPENR\_DMA1LPEN\_Pos) }}
\DoxyCodeLine{15975 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN                 RCC\_AHB1LPENR\_DMA1LPEN\_Msk}}
\DoxyCodeLine{15976 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Pos             (1U)}}
\DoxyCodeLine{15977 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Msk             (0x1UL << RCC\_AHB1LPENR\_DMA2LPEN\_Pos) }}
\DoxyCodeLine{15978 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN                 RCC\_AHB1LPENR\_DMA2LPEN\_Msk}}
\DoxyCodeLine{15979 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ADC12LPEN\_Pos            (5U)}}
\DoxyCodeLine{15980 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ADC12LPEN\_Msk            (0x1UL << RCC\_AHB1LPENR\_ADC12LPEN\_Pos) }}
\DoxyCodeLine{15981 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ADC12LPEN                RCC\_AHB1LPENR\_ADC12LPEN\_Msk}}
\DoxyCodeLine{15982 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1MACLPEN\_Pos          (15U)}}
\DoxyCodeLine{15983 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1MACLPEN\_Msk          (0x1UL << RCC\_AHB1LPENR\_ETH1MACLPEN\_Pos) }}
\DoxyCodeLine{15984 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1MACLPEN              RCC\_AHB1LPENR\_ETH1MACLPEN\_Msk}}
\DoxyCodeLine{15985 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1TXLPEN\_Pos           (16U)}}
\DoxyCodeLine{15986 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1TXLPEN\_Msk           (0x1UL << RCC\_AHB1LPENR\_ETH1TXLPEN\_Pos) }}
\DoxyCodeLine{15987 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1TXLPEN               RCC\_AHB1LPENR\_ETH1TXLPEN\_Msk}}
\DoxyCodeLine{15988 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1RXLPEN\_Pos           (17U)}}
\DoxyCodeLine{15989 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1RXLPEN\_Msk           (0x1UL << RCC\_AHB1LPENR\_ETH1RXLPEN\_Pos) }}
\DoxyCodeLine{15990 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETH1RXLPEN               RCC\_AHB1LPENR\_ETH1RXLPEN\_Msk}}
\DoxyCodeLine{15991 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSLPEN\_Pos        (25U)}}
\DoxyCodeLine{15992 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_USB1OTGHSLPEN\_Pos) }}
\DoxyCodeLine{15993 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSLPEN            RCC\_AHB1LPENR\_USB1OTGHSLPEN\_Msk}}
\DoxyCodeLine{15994 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSULPILPEN\_Pos    (26U)}}
\DoxyCodeLine{15995 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSULPILPEN\_Msk    (0x1UL << RCC\_AHB1LPENR\_USB1OTGHSULPILPEN\_Pos) }}
\DoxyCodeLine{15996 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_USB1OTGHSULPILPEN        RCC\_AHB1LPENR\_USB1OTGHSULPILPEN\_Msk}}
\DoxyCodeLine{15997 }
\DoxyCodeLine{15998 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  ***************/}}
\DoxyCodeLine{15999 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Pos        (0U)}}
\DoxyCodeLine{16000 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Msk        (0x1UL << RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Pos) }}
\DoxyCodeLine{16001 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMI\_PSSILPEN            RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Msk}}
\DoxyCodeLine{16002 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Pos              (6U)}}
\DoxyCodeLine{16003 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Msk              (0x1UL << RCC\_AHB2LPENR\_RNGLPEN\_Pos) }}
\DoxyCodeLine{16004 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN                  RCC\_AHB2LPENR\_RNGLPEN\_Msk}}
\DoxyCodeLine{16005 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SDMMC2LPEN\_Pos           (9U)}}
\DoxyCodeLine{16006 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SDMMC2LPEN\_Msk           (0x1UL << RCC\_AHB2LPENR\_SDMMC2LPEN\_Pos) }}
\DoxyCodeLine{16007 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SDMMC2LPEN               RCC\_AHB2LPENR\_SDMMC2LPEN\_Msk}}
\DoxyCodeLine{16008 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_FMACLPEN\_Pos             (16U)}}
\DoxyCodeLine{16009 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_FMACLPEN\_Msk             (0x1UL << RCC\_AHB2LPENR\_FMACLPEN\_Pos)     }}
\DoxyCodeLine{16010 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_FMACLPEN                 RCC\_AHB2LPENR\_FMACLPEN\_Msk}}
\DoxyCodeLine{16011 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_CORDICLPEN\_Pos           (17U)}}
\DoxyCodeLine{16012 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_CORDICLPEN\_Msk           (0x1UL << RCC\_AHB2LPENR\_CORDICLPEN\_Pos)   }}
\DoxyCodeLine{16013 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_CORDICLPEN               RCC\_AHB2LPENR\_CORDICLPEN\_Msk}}
\DoxyCodeLine{16014 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM1LPEN\_Pos          (29U)}}
\DoxyCodeLine{16015 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM1LPEN\_Msk          (0x1UL << RCC\_AHB2LPENR\_SRAM1LPEN\_Pos) }}
\DoxyCodeLine{16016 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM1LPEN              RCC\_AHB2LPENR\_SRAM1LPEN\_Msk}}
\DoxyCodeLine{16017 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM2LPEN\_Pos          (30U)}}
\DoxyCodeLine{16018 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM2LPEN\_Msk          (0x1UL << RCC\_AHB2LPENR\_SRAM2LPEN\_Pos) }}
\DoxyCodeLine{16019 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_SRAM2LPEN              RCC\_AHB2LPENR\_SRAM2LPEN\_Msk}}
\DoxyCodeLine{16020 }
\DoxyCodeLine{16021 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{16022 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN\_Pos             RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Pos}}
\DoxyCodeLine{16023 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN\_Msk             RCC\_AHB2LPENR\_DCMI\_PSSILPEN\_Msk}}
\DoxyCodeLine{16024 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN                 RCC\_AHB2LPENR\_DCMI\_PSSILPEN}}
\DoxyCodeLine{16025 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM1LPEN\_Pos          RCC\_AHB2LPENR\_SRAM1LPEN\_Pos}}
\DoxyCodeLine{16026 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM1LPEN\_Msk          RCC\_AHB2LPENR\_SRAM1LPEN\_Msk}}
\DoxyCodeLine{16027 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM1LPEN              RCC\_AHB2LPENR\_SRAM1LPEN}}
\DoxyCodeLine{16028 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM2LPEN\_Pos          RCC\_AHB2LPENR\_SRAM2LPEN\_Pos}}
\DoxyCodeLine{16029 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM2LPEN\_Msk          RCC\_AHB2LPENR\_SRAM2LPEN\_Msk}}
\DoxyCodeLine{16030 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_D2SRAM2LPEN              RCC\_AHB2LPENR\_SRAM2LPEN}}
\DoxyCodeLine{16031 }
\DoxyCodeLine{16032 \textcolor{comment}{/********************  Bit definition for RCC\_AHB4LPENR register  ******************/}}
\DoxyCodeLine{16033 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOALPEN\_Pos            (0U)}}
\DoxyCodeLine{16034 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOALPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOALPEN\_Pos) }}
\DoxyCodeLine{16035 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOALPEN                RCC\_AHB4LPENR\_GPIOALPEN\_Msk}}
\DoxyCodeLine{16036 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOBLPEN\_Pos            (1U)}}
\DoxyCodeLine{16037 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOBLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOBLPEN\_Pos) }}
\DoxyCodeLine{16038 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOBLPEN                RCC\_AHB4LPENR\_GPIOBLPEN\_Msk}}
\DoxyCodeLine{16039 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOCLPEN\_Pos            (2U)}}
\DoxyCodeLine{16040 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOCLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOCLPEN\_Pos) }}
\DoxyCodeLine{16041 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOCLPEN                RCC\_AHB4LPENR\_GPIOCLPEN\_Msk}}
\DoxyCodeLine{16042 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIODLPEN\_Pos            (3U)}}
\DoxyCodeLine{16043 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIODLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIODLPEN\_Pos) }}
\DoxyCodeLine{16044 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIODLPEN                RCC\_AHB4LPENR\_GPIODLPEN\_Msk}}
\DoxyCodeLine{16045 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOELPEN\_Pos            (4U)}}
\DoxyCodeLine{16046 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOELPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOELPEN\_Pos) }}
\DoxyCodeLine{16047 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOELPEN                RCC\_AHB4LPENR\_GPIOELPEN\_Msk}}
\DoxyCodeLine{16048 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOFLPEN\_Pos            (5U)}}
\DoxyCodeLine{16049 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOFLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOFLPEN\_Pos) }}
\DoxyCodeLine{16050 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOFLPEN                RCC\_AHB4LPENR\_GPIOFLPEN\_Msk}}
\DoxyCodeLine{16051 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOGLPEN\_Pos            (6U)}}
\DoxyCodeLine{16052 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOGLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOGLPEN\_Pos) }}
\DoxyCodeLine{16053 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOGLPEN                RCC\_AHB4LPENR\_GPIOGLPEN\_Msk}}
\DoxyCodeLine{16054 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOHLPEN\_Pos            (7U)}}
\DoxyCodeLine{16055 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOHLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOHLPEN\_Pos) }}
\DoxyCodeLine{16056 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOHLPEN                RCC\_AHB4LPENR\_GPIOHLPEN\_Msk}}
\DoxyCodeLine{16057 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOJLPEN\_Pos            (9U)}}
\DoxyCodeLine{16058 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOJLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOJLPEN\_Pos) }}
\DoxyCodeLine{16059 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOJLPEN                RCC\_AHB4LPENR\_GPIOJLPEN\_Msk}}
\DoxyCodeLine{16060 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOKLPEN\_Pos            (10U)}}
\DoxyCodeLine{16061 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOKLPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_GPIOKLPEN\_Pos) }}
\DoxyCodeLine{16062 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_GPIOKLPEN                RCC\_AHB4LPENR\_GPIOKLPEN\_Msk}}
\DoxyCodeLine{16063 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_CRCLPEN\_Pos              (19U)}}
\DoxyCodeLine{16064 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_CRCLPEN\_Msk              (0x1UL << RCC\_AHB4LPENR\_CRCLPEN\_Pos) }}
\DoxyCodeLine{16065 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_CRCLPEN                  RCC\_AHB4LPENR\_CRCLPEN\_Msk}}
\DoxyCodeLine{16066 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BDMALPEN\_Pos             (21U)}}
\DoxyCodeLine{16067 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BDMALPEN\_Msk             (0x1UL << RCC\_AHB4LPENR\_BDMALPEN\_Pos) }}
\DoxyCodeLine{16068 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BDMALPEN                 RCC\_AHB4LPENR\_BDMALPEN\_Msk}}
\DoxyCodeLine{16069 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_ADC3LPEN\_Pos             (24U)}}
\DoxyCodeLine{16070 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_ADC3LPEN\_Msk             (0x1UL << RCC\_AHB4LPENR\_ADC3LPEN\_Pos) }}
\DoxyCodeLine{16071 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_ADC3LPEN                 RCC\_AHB4LPENR\_ADC3LPEN\_Msk}}
\DoxyCodeLine{16072 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BKPRAMLPEN\_Pos           (28U)}}
\DoxyCodeLine{16073 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BKPRAMLPEN\_Msk           (0x1UL << RCC\_AHB4LPENR\_BKPRAMLPEN\_Pos) }}
\DoxyCodeLine{16074 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_BKPRAMLPEN               RCC\_AHB4LPENR\_BKPRAMLPEN\_Msk}}
\DoxyCodeLine{16075 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_SRAM4LPEN\_Pos            (29U)}}
\DoxyCodeLine{16076 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_SRAM4LPEN\_Msk            (0x1UL << RCC\_AHB4LPENR\_SRAM4LPEN\_Pos) }}
\DoxyCodeLine{16077 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_SRAM4LPEN                RCC\_AHB4LPENR\_SRAM4LPEN\_Msk}}
\DoxyCodeLine{16078 }
\DoxyCodeLine{16079 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{16080 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_D3SRAM1LPEN\_Pos          RCC\_AHB4LPENR\_SRAM4LPEN\_Pos}}
\DoxyCodeLine{16081 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_D3SRAM1LPEN\_Msk          RCC\_AHB4LPENR\_SRAM4LPEN\_Msk}}
\DoxyCodeLine{16082 \textcolor{preprocessor}{\#define RCC\_AHB4LPENR\_D3SRAM1LPEN              RCC\_AHB4LPENR\_SRAM4LPEN}}
\DoxyCodeLine{16083 \textcolor{comment}{/********************  Bit definition for RCC\_APB3LPENR register  ******************/}}
\DoxyCodeLine{16084 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_LTDCLPEN\_Pos             (3U)}}
\DoxyCodeLine{16085 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_LTDCLPEN\_Msk             (0x1UL << RCC\_APB3LPENR\_LTDCLPEN\_Pos) }}
\DoxyCodeLine{16086 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_LTDCLPEN                 RCC\_APB3LPENR\_LTDCLPEN\_Msk}}
\DoxyCodeLine{16087 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_WWDG1LPEN\_Pos            (6U)}}
\DoxyCodeLine{16088 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_WWDG1LPEN\_Msk            (0x1UL << RCC\_APB3LPENR\_WWDG1LPEN\_Pos) }}
\DoxyCodeLine{16089 \textcolor{preprocessor}{\#define RCC\_APB3LPENR\_WWDG1LPEN                RCC\_APB3LPENR\_WWDG1LPEN\_Msk}}
\DoxyCodeLine{16090 }
\DoxyCodeLine{16091 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LLPENR register  ******************/}}
\DoxyCodeLine{16092 }
\DoxyCodeLine{16093 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM2LPEN\_Pos            (0U)}}
\DoxyCodeLine{16094 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM2LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM2LPEN\_Pos) }}
\DoxyCodeLine{16095 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM2LPEN                RCC\_APB1LLPENR\_TIM2LPEN\_Msk}}
\DoxyCodeLine{16096 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM3LPEN\_Pos            (1U)}}
\DoxyCodeLine{16097 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM3LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM3LPEN\_Pos) }}
\DoxyCodeLine{16098 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM3LPEN                RCC\_APB1LLPENR\_TIM3LPEN\_Msk}}
\DoxyCodeLine{16099 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM4LPEN\_Pos            (2U)}}
\DoxyCodeLine{16100 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM4LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM4LPEN\_Pos) }}
\DoxyCodeLine{16101 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM4LPEN                RCC\_APB1LLPENR\_TIM4LPEN\_Msk}}
\DoxyCodeLine{16102 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM5LPEN\_Pos            (3U)}}
\DoxyCodeLine{16103 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM5LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM5LPEN\_Pos) }}
\DoxyCodeLine{16104 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM5LPEN                RCC\_APB1LLPENR\_TIM5LPEN\_Msk}}
\DoxyCodeLine{16105 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM6LPEN\_Pos            (4U)}}
\DoxyCodeLine{16106 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM6LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM6LPEN\_Pos) }}
\DoxyCodeLine{16107 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM6LPEN                RCC\_APB1LLPENR\_TIM6LPEN\_Msk}}
\DoxyCodeLine{16108 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM7LPEN\_Pos            (5U)}}
\DoxyCodeLine{16109 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM7LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_TIM7LPEN\_Pos) }}
\DoxyCodeLine{16110 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM7LPEN                RCC\_APB1LLPENR\_TIM7LPEN\_Msk}}
\DoxyCodeLine{16111 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM12LPEN\_Pos           (6U)}}
\DoxyCodeLine{16112 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM12LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_TIM12LPEN\_Pos) }}
\DoxyCodeLine{16113 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM12LPEN               RCC\_APB1LLPENR\_TIM12LPEN\_Msk}}
\DoxyCodeLine{16114 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM13LPEN\_Pos           (7U)}}
\DoxyCodeLine{16115 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM13LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_TIM13LPEN\_Pos) }}
\DoxyCodeLine{16116 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM13LPEN               RCC\_APB1LLPENR\_TIM13LPEN\_Msk}}
\DoxyCodeLine{16117 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM14LPEN\_Pos           (8U)}}
\DoxyCodeLine{16118 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM14LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_TIM14LPEN\_Pos) }}
\DoxyCodeLine{16119 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_TIM14LPEN               RCC\_APB1LLPENR\_TIM14LPEN\_Msk}}
\DoxyCodeLine{16120 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_LPTIM1LPEN\_Pos          (9U)}}
\DoxyCodeLine{16121 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_LPTIM1LPEN\_Msk          (0x1UL << RCC\_APB1LLPENR\_LPTIM1LPEN\_Pos) }}
\DoxyCodeLine{16122 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_LPTIM1LPEN              RCC\_APB1LLPENR\_LPTIM1LPEN\_Msk}}
\DoxyCodeLine{16123 }
\DoxyCodeLine{16124 }
\DoxyCodeLine{16125 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI2LPEN\_Pos            (14U)}}
\DoxyCodeLine{16126 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI2LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_SPI2LPEN\_Pos) }}
\DoxyCodeLine{16127 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI2LPEN                RCC\_APB1LLPENR\_SPI2LPEN\_Msk}}
\DoxyCodeLine{16128 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI3LPEN\_Pos            (15U)}}
\DoxyCodeLine{16129 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI3LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_SPI3LPEN\_Pos) }}
\DoxyCodeLine{16130 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPI3LPEN                RCC\_APB1LLPENR\_SPI3LPEN\_Msk}}
\DoxyCodeLine{16131 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPDIFRXLPEN\_Pos         (16U)}}
\DoxyCodeLine{16132 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPDIFRXLPEN\_Msk         (0x1UL << RCC\_APB1LLPENR\_SPDIFRXLPEN\_Pos) }}
\DoxyCodeLine{16133 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_SPDIFRXLPEN             RCC\_APB1LLPENR\_SPDIFRXLPEN\_Msk}}
\DoxyCodeLine{16134 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART2LPEN\_Pos          (17U)}}
\DoxyCodeLine{16135 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART2LPEN\_Msk          (0x1UL << RCC\_APB1LLPENR\_USART2LPEN\_Pos) }}
\DoxyCodeLine{16136 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART2LPEN              RCC\_APB1LLPENR\_USART2LPEN\_Msk}}
\DoxyCodeLine{16137 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART3LPEN\_Pos          (18U)}}
\DoxyCodeLine{16138 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART3LPEN\_Msk          (0x1UL << RCC\_APB1LLPENR\_USART3LPEN\_Pos) }}
\DoxyCodeLine{16139 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_USART3LPEN              RCC\_APB1LLPENR\_USART3LPEN\_Msk}}
\DoxyCodeLine{16140 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART4LPEN\_Pos           (19U)}}
\DoxyCodeLine{16141 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART4LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_UART4LPEN\_Pos) }}
\DoxyCodeLine{16142 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART4LPEN               RCC\_APB1LLPENR\_UART4LPEN\_Msk}}
\DoxyCodeLine{16143 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART5LPEN\_Pos           (20U)}}
\DoxyCodeLine{16144 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART5LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_UART5LPEN\_Pos) }}
\DoxyCodeLine{16145 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART5LPEN               RCC\_APB1LLPENR\_UART5LPEN\_Msk}}
\DoxyCodeLine{16146 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C1LPEN\_Pos            (21U)}}
\DoxyCodeLine{16147 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C1LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_I2C1LPEN\_Pos) }}
\DoxyCodeLine{16148 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C1LPEN                RCC\_APB1LLPENR\_I2C1LPEN\_Msk}}
\DoxyCodeLine{16149 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C2LPEN\_Pos            (22U)}}
\DoxyCodeLine{16150 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C2LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_I2C2LPEN\_Pos) }}
\DoxyCodeLine{16151 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C2LPEN                RCC\_APB1LLPENR\_I2C2LPEN\_Msk}}
\DoxyCodeLine{16152 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C3LPEN\_Pos            (23U)}}
\DoxyCodeLine{16153 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C3LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_I2C3LPEN\_Pos) }}
\DoxyCodeLine{16154 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C3LPEN                RCC\_APB1LLPENR\_I2C3LPEN\_Msk}}
\DoxyCodeLine{16155 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C5LPEN\_Pos            (25U)}}
\DoxyCodeLine{16156 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C5LPEN\_Msk            (0x1UL << RCC\_APB1LLPENR\_I2C5LPEN\_Pos) }}
\DoxyCodeLine{16157 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_I2C5LPEN                RCC\_APB1LLPENR\_I2C5LPEN\_Msk}}
\DoxyCodeLine{16158 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_CECLPEN\_Pos             (27U)}}
\DoxyCodeLine{16159 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_CECLPEN\_Msk             (0x1UL << RCC\_APB1LLPENR\_CECLPEN\_Pos) }}
\DoxyCodeLine{16160 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_CECLPEN                 RCC\_APB1LLPENR\_CECLPEN\_Msk}}
\DoxyCodeLine{16161 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_DAC12LPEN\_Pos           (29U)}}
\DoxyCodeLine{16162 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_DAC12LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_DAC12LPEN\_Pos) }}
\DoxyCodeLine{16163 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_DAC12LPEN               RCC\_APB1LLPENR\_DAC12LPEN\_Msk}}
\DoxyCodeLine{16164 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART7LPEN\_Pos           (30U)}}
\DoxyCodeLine{16165 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART7LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_UART7LPEN\_Pos) }}
\DoxyCodeLine{16166 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART7LPEN               RCC\_APB1LLPENR\_UART7LPEN\_Msk}}
\DoxyCodeLine{16167 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART8LPEN\_Pos           (31U)}}
\DoxyCodeLine{16168 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART8LPEN\_Msk           (0x1UL << RCC\_APB1LLPENR\_UART8LPEN\_Pos) }}
\DoxyCodeLine{16169 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_UART8LPEN               RCC\_APB1LLPENR\_UART8LPEN\_Msk}}
\DoxyCodeLine{16170 }
\DoxyCodeLine{16171 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{16172 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_HDMICECEN\_Pos           RCC\_APB1LLPENR\_CECLPEN\_Pos}}
\DoxyCodeLine{16173 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_HDMICECEN\_Msk           RCC\_APB1LLPENR\_CECLPEN\_Msk}}
\DoxyCodeLine{16174 \textcolor{preprocessor}{\#define RCC\_APB1LLPENR\_HDMICECEN               RCC\_APB1LLPENR\_CECLPEN}}
\DoxyCodeLine{16175 \textcolor{comment}{/********************  Bit definition for RCC\_APB1HLPENR register  ******************/}}
\DoxyCodeLine{16176 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_CRSLPEN\_Pos             (1U)}}
\DoxyCodeLine{16177 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_CRSLPEN\_Msk             (0x1UL << RCC\_APB1HLPENR\_CRSLPEN\_Pos) }}
\DoxyCodeLine{16178 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_CRSLPEN                 RCC\_APB1HLPENR\_CRSLPEN\_Msk}}
\DoxyCodeLine{16179 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_SWPMILPEN\_Pos           (2U)}}
\DoxyCodeLine{16180 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_SWPMILPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_SWPMILPEN\_Pos) }}
\DoxyCodeLine{16181 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_SWPMILPEN               RCC\_APB1HLPENR\_SWPMILPEN\_Msk}}
\DoxyCodeLine{16182 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_OPAMPLPEN\_Pos           (4U)}}
\DoxyCodeLine{16183 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_OPAMPLPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_OPAMPLPEN\_Pos) }}
\DoxyCodeLine{16184 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_OPAMPLPEN               RCC\_APB1HLPENR\_OPAMPLPEN\_Msk}}
\DoxyCodeLine{16185 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_MDIOSLPEN\_Pos           (5U)}}
\DoxyCodeLine{16186 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_MDIOSLPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_MDIOSLPEN\_Pos) }}
\DoxyCodeLine{16187 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_MDIOSLPEN               RCC\_APB1HLPENR\_MDIOSLPEN\_Msk}}
\DoxyCodeLine{16188 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_FDCANLPEN\_Pos           (8U)}}
\DoxyCodeLine{16189 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_FDCANLPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_FDCANLPEN\_Pos) }}
\DoxyCodeLine{16190 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_FDCANLPEN               RCC\_APB1HLPENR\_FDCANLPEN\_Msk}}
\DoxyCodeLine{16191 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM23LPEN\_Pos           (24U)}}
\DoxyCodeLine{16192 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM23LPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_TIM23LPEN\_Pos)   }}
\DoxyCodeLine{16193 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM23LPEN                RCC\_APB1HLPENR\_TIM23LPEN\_Msk}}
\DoxyCodeLine{16194 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM24LPEN\_Pos           (25U)}}
\DoxyCodeLine{16195 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM24LPEN\_Msk           (0x1UL << RCC\_APB1HLPENR\_TIM24LPEN\_Pos)   }}
\DoxyCodeLine{16196 \textcolor{preprocessor}{\#define RCC\_APB1HLPENR\_TIM24LPEN                RCC\_APB1HLPENR\_TIM24LPEN\_Msk}}
\DoxyCodeLine{16197 }
\DoxyCodeLine{16198 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  ******************/}}
\DoxyCodeLine{16199 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Pos             (0U)}}
\DoxyCodeLine{16200 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_TIM1LPEN\_Pos) }}
\DoxyCodeLine{16201 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN                 RCC\_APB2LPENR\_TIM1LPEN\_Msk}}
\DoxyCodeLine{16202 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Pos             (1U)}}
\DoxyCodeLine{16203 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_TIM8LPEN\_Pos) }}
\DoxyCodeLine{16204 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN                 RCC\_APB2LPENR\_TIM8LPEN\_Msk}}
\DoxyCodeLine{16205 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Pos           (4U)}}
\DoxyCodeLine{16206 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Msk           (0x1UL << RCC\_APB2LPENR\_USART1LPEN\_Pos) }}
\DoxyCodeLine{16207 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN               RCC\_APB2LPENR\_USART1LPEN\_Msk}}
\DoxyCodeLine{16208 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Pos           (5U)}}
\DoxyCodeLine{16209 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Msk           (0x1UL << RCC\_APB2LPENR\_USART6LPEN\_Pos) }}
\DoxyCodeLine{16210 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN               RCC\_APB2LPENR\_USART6LPEN\_Msk}}
\DoxyCodeLine{16211 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_UART9LPEN\_Pos            (6U)}}
\DoxyCodeLine{16212 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_UART9LPEN\_Msk            (0x1UL << RCC\_APB2LPENR\_UART9LPEN\_Pos) }}
\DoxyCodeLine{16213 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_UART9LPEN                 RCC\_APB2LPENR\_UART9LPEN\_Msk}}
\DoxyCodeLine{16214 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART10LPEN\_Pos          (7U)}}
\DoxyCodeLine{16215 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART10LPEN\_Msk          (0x1UL << RCC\_APB2LPENR\_USART10LPEN\_Pos) }}
\DoxyCodeLine{16216 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART10LPEN               RCC\_APB2LPENR\_USART10LPEN\_Msk}}
\DoxyCodeLine{16217 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Pos             (12U)}}
\DoxyCodeLine{16218 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_SPI1LPEN\_Pos) }}
\DoxyCodeLine{16219 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN                 RCC\_APB2LPENR\_SPI1LPEN\_Msk}}
\DoxyCodeLine{16220 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Pos             (13U)}}
\DoxyCodeLine{16221 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_SPI4LPEN\_Pos) }}
\DoxyCodeLine{16222 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN                 RCC\_APB2LPENR\_SPI4LPEN\_Msk}}
\DoxyCodeLine{16223 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM15LPEN\_Pos            (16U)}}
\DoxyCodeLine{16224 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM15LPEN\_Msk            (0x1UL << RCC\_APB2LPENR\_TIM15LPEN\_Pos) }}
\DoxyCodeLine{16225 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM15LPEN                RCC\_APB2LPENR\_TIM15LPEN\_Msk}}
\DoxyCodeLine{16226 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM16LPEN\_Pos            (17U)}}
\DoxyCodeLine{16227 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM16LPEN\_Msk            (0x1UL << RCC\_APB2LPENR\_TIM16LPEN\_Pos) }}
\DoxyCodeLine{16228 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM16LPEN                RCC\_APB2LPENR\_TIM16LPEN\_Msk}}
\DoxyCodeLine{16229 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM17LPEN\_Pos            (18U)}}
\DoxyCodeLine{16230 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM17LPEN\_Msk            (0x1UL << RCC\_APB2LPENR\_TIM17LPEN\_Pos) }}
\DoxyCodeLine{16231 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM17LPEN                RCC\_APB2LPENR\_TIM17LPEN\_Msk}}
\DoxyCodeLine{16232 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Pos             (20U)}}
\DoxyCodeLine{16233 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_SPI5LPEN\_Pos) }}
\DoxyCodeLine{16234 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN                 RCC\_APB2LPENR\_SPI5LPEN\_Msk}}
\DoxyCodeLine{16235 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Pos             (22U)}}
\DoxyCodeLine{16236 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Msk             (0x1UL << RCC\_APB2LPENR\_SAI1LPEN\_Pos) }}
\DoxyCodeLine{16237 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN                 RCC\_APB2LPENR\_SAI1LPEN\_Msk}}
\DoxyCodeLine{16238 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_DFSDM1LPEN\_Pos           (30U)}}
\DoxyCodeLine{16239 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_DFSDM1LPEN\_Msk           (0x1UL << RCC\_APB2LPENR\_DFSDM1LPEN\_Pos) }}
\DoxyCodeLine{16240 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_DFSDM1LPEN               RCC\_APB2LPENR\_DFSDM1LPEN\_Msk}}
\DoxyCodeLine{16241 }
\DoxyCodeLine{16242 \textcolor{comment}{/********************  Bit definition for RCC\_APB4LPENR register  ******************/}}
\DoxyCodeLine{16243 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SYSCFGLPEN\_Pos           (1U)}}
\DoxyCodeLine{16244 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SYSCFGLPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_SYSCFGLPEN\_Pos) }}
\DoxyCodeLine{16245 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SYSCFGLPEN               RCC\_APB4LPENR\_SYSCFGLPEN\_Msk}}
\DoxyCodeLine{16246 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPUART1LPEN\_Pos          (3U)}}
\DoxyCodeLine{16247 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPUART1LPEN\_Msk          (0x1UL << RCC\_APB4LPENR\_LPUART1LPEN\_Pos) }}
\DoxyCodeLine{16248 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPUART1LPEN              RCC\_APB4LPENR\_LPUART1LPEN\_Msk}}
\DoxyCodeLine{16249 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SPI6LPEN\_Pos             (5U)}}
\DoxyCodeLine{16250 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SPI6LPEN\_Msk             (0x1UL << RCC\_APB4LPENR\_SPI6LPEN\_Pos) }}
\DoxyCodeLine{16251 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SPI6LPEN                 RCC\_APB4LPENR\_SPI6LPEN\_Msk}}
\DoxyCodeLine{16252 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_I2C4LPEN\_Pos             (7U)}}
\DoxyCodeLine{16253 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_I2C4LPEN\_Msk             (0x1UL << RCC\_APB4LPENR\_I2C4LPEN\_Pos) }}
\DoxyCodeLine{16254 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_I2C4LPEN                 RCC\_APB4LPENR\_I2C4LPEN\_Msk}}
\DoxyCodeLine{16255 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM2LPEN\_Pos           (9U)}}
\DoxyCodeLine{16256 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM2LPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_LPTIM2LPEN\_Pos) }}
\DoxyCodeLine{16257 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM2LPEN               RCC\_APB4LPENR\_LPTIM2LPEN\_Msk}}
\DoxyCodeLine{16258 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM3LPEN\_Pos           (10U)}}
\DoxyCodeLine{16259 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM3LPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_LPTIM3LPEN\_Pos) }}
\DoxyCodeLine{16260 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM3LPEN               RCC\_APB4LPENR\_LPTIM3LPEN\_Msk}}
\DoxyCodeLine{16261 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM4LPEN\_Pos           (11U)}}
\DoxyCodeLine{16262 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM4LPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_LPTIM4LPEN\_Pos) }}
\DoxyCodeLine{16263 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM4LPEN               RCC\_APB4LPENR\_LPTIM4LPEN\_Msk}}
\DoxyCodeLine{16264 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM5LPEN\_Pos           (12U)}}
\DoxyCodeLine{16265 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM5LPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_LPTIM5LPEN\_Pos) }}
\DoxyCodeLine{16266 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_LPTIM5LPEN               RCC\_APB4LPENR\_LPTIM5LPEN\_Msk}}
\DoxyCodeLine{16267 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_COMP12LPEN\_Pos           (14U)}}
\DoxyCodeLine{16268 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_COMP12LPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_COMP12LPEN\_Pos) }}
\DoxyCodeLine{16269 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_COMP12LPEN               RCC\_APB4LPENR\_COMP12LPEN\_Msk}}
\DoxyCodeLine{16270 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_VREFLPEN\_Pos             (15U)}}
\DoxyCodeLine{16271 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_VREFLPEN\_Msk             (0x1UL << RCC\_APB4LPENR\_VREFLPEN\_Pos) }}
\DoxyCodeLine{16272 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_VREFLPEN                 RCC\_APB4LPENR\_VREFLPEN\_Msk}}
\DoxyCodeLine{16273 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_RTCAPBLPEN\_Pos           (16U)}}
\DoxyCodeLine{16274 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_RTCAPBLPEN\_Msk           (0x1UL << RCC\_APB4LPENR\_RTCAPBLPEN\_Pos) }}
\DoxyCodeLine{16275 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_RTCAPBLPEN               RCC\_APB4LPENR\_RTCAPBLPEN\_Msk}}
\DoxyCodeLine{16276 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SAI4LPEN\_Pos             (21U)}}
\DoxyCodeLine{16277 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SAI4LPEN\_Msk             (0x1UL << RCC\_APB4LPENR\_SAI4LPEN\_Pos) }}
\DoxyCodeLine{16278 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_SAI4LPEN                 RCC\_APB4LPENR\_SAI4LPEN\_Msk}}
\DoxyCodeLine{16279 }
\DoxyCodeLine{16280 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_DTSLPEN\_Pos              (26U)}}
\DoxyCodeLine{16281 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_DTSLPEN\_Msk              (0x1UL << RCC\_APB4LPENR\_DTSLPEN\_Pos) }}
\DoxyCodeLine{16282 \textcolor{preprocessor}{\#define RCC\_APB4LPENR\_DTSLPEN                  RCC\_APB4LPENR\_DTSLPEN\_Msk}}
\DoxyCodeLine{16283 }
\DoxyCodeLine{16284 \textcolor{comment}{/********************  Bit definition for RCC\_RSR register  *******************/}}
\DoxyCodeLine{16285 \textcolor{preprocessor}{\#define RCC\_RSR\_RMVF\_Pos                       (16U)}}
\DoxyCodeLine{16286 \textcolor{preprocessor}{\#define RCC\_RSR\_RMVF\_Msk                       (0x1UL << RCC\_RSR\_RMVF\_Pos)     }}
\DoxyCodeLine{16287 \textcolor{preprocessor}{\#define RCC\_RSR\_RMVF                           RCC\_RSR\_RMVF\_Msk}}
\DoxyCodeLine{16288 \textcolor{preprocessor}{\#define RCC\_RSR\_CPURSTF\_Pos                    (17U)}}
\DoxyCodeLine{16289 \textcolor{preprocessor}{\#define RCC\_RSR\_CPURSTF\_Msk                    (0x1UL << RCC\_RSR\_CPURSTF\_Pos)  }}
\DoxyCodeLine{16290 \textcolor{preprocessor}{\#define RCC\_RSR\_CPURSTF                        RCC\_RSR\_CPURSTF\_Msk}}
\DoxyCodeLine{16291 \textcolor{preprocessor}{\#define RCC\_RSR\_D1RSTF\_Pos                     (19U)}}
\DoxyCodeLine{16292 \textcolor{preprocessor}{\#define RCC\_RSR\_D1RSTF\_Msk                     (0x1UL << RCC\_RSR\_D1RSTF\_Pos)   }}
\DoxyCodeLine{16293 \textcolor{preprocessor}{\#define RCC\_RSR\_D1RSTF                         RCC\_RSR\_D1RSTF\_Msk}}
\DoxyCodeLine{16294 \textcolor{preprocessor}{\#define RCC\_RSR\_D2RSTF\_Pos                     (20U)}}
\DoxyCodeLine{16295 \textcolor{preprocessor}{\#define RCC\_RSR\_D2RSTF\_Msk                     (0x1UL << RCC\_RSR\_D2RSTF\_Pos)   }}
\DoxyCodeLine{16296 \textcolor{preprocessor}{\#define RCC\_RSR\_D2RSTF                         RCC\_RSR\_D2RSTF\_Msk}}
\DoxyCodeLine{16297 \textcolor{preprocessor}{\#define RCC\_RSR\_BORRSTF\_Pos                    (21U)}}
\DoxyCodeLine{16298 \textcolor{preprocessor}{\#define RCC\_RSR\_BORRSTF\_Msk                    (0x1UL << RCC\_RSR\_BORRSTF\_Pos)  }}
\DoxyCodeLine{16299 \textcolor{preprocessor}{\#define RCC\_RSR\_BORRSTF                        RCC\_RSR\_BORRSTF\_Msk}}
\DoxyCodeLine{16300 \textcolor{preprocessor}{\#define RCC\_RSR\_PINRSTF\_Pos                    (22U)}}
\DoxyCodeLine{16301 \textcolor{preprocessor}{\#define RCC\_RSR\_PINRSTF\_Msk                    (0x1UL << RCC\_RSR\_PINRSTF\_Pos)  }}
\DoxyCodeLine{16302 \textcolor{preprocessor}{\#define RCC\_RSR\_PINRSTF                        RCC\_RSR\_PINRSTF\_Msk}}
\DoxyCodeLine{16303 \textcolor{preprocessor}{\#define RCC\_RSR\_PORRSTF\_Pos                    (23U)}}
\DoxyCodeLine{16304 \textcolor{preprocessor}{\#define RCC\_RSR\_PORRSTF\_Msk                    (0x1UL << RCC\_RSR\_PORRSTF\_Pos)  }}
\DoxyCodeLine{16305 \textcolor{preprocessor}{\#define RCC\_RSR\_PORRSTF                        RCC\_RSR\_PORRSTF\_Msk}}
\DoxyCodeLine{16306 \textcolor{preprocessor}{\#define RCC\_RSR\_SFTRSTF\_Pos                    (24U)}}
\DoxyCodeLine{16307 \textcolor{preprocessor}{\#define RCC\_RSR\_SFTRSTF\_Msk                    (0x1UL << RCC\_RSR\_SFTRSTF\_Pos)  }}
\DoxyCodeLine{16308 \textcolor{preprocessor}{\#define RCC\_RSR\_SFTRSTF                        RCC\_RSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{16309 \textcolor{preprocessor}{\#define RCC\_RSR\_IWDG1RSTF\_Pos                  (26U)}}
\DoxyCodeLine{16310 \textcolor{preprocessor}{\#define RCC\_RSR\_IWDG1RSTF\_Msk                  (0x1UL << RCC\_RSR\_IWDG1RSTF\_Pos) }}
\DoxyCodeLine{16311 \textcolor{preprocessor}{\#define RCC\_RSR\_IWDG1RSTF                      RCC\_RSR\_IWDG1RSTF\_Msk}}
\DoxyCodeLine{16312 \textcolor{preprocessor}{\#define RCC\_RSR\_WWDG1RSTF\_Pos                  (28U)}}
\DoxyCodeLine{16313 \textcolor{preprocessor}{\#define RCC\_RSR\_WWDG1RSTF\_Msk                  (0x1UL << RCC\_RSR\_WWDG1RSTF\_Pos) }}
\DoxyCodeLine{16314 \textcolor{preprocessor}{\#define RCC\_RSR\_WWDG1RSTF                      RCC\_RSR\_WWDG1RSTF\_Msk}}
\DoxyCodeLine{16315 }
\DoxyCodeLine{16316 \textcolor{preprocessor}{\#define RCC\_RSR\_LPWRRSTF\_Pos                   (30U)}}
\DoxyCodeLine{16317 \textcolor{preprocessor}{\#define RCC\_RSR\_LPWRRSTF\_Msk                   (0x1UL << RCC\_RSR\_LPWRRSTF\_Pos) }}
\DoxyCodeLine{16318 \textcolor{preprocessor}{\#define RCC\_RSR\_LPWRRSTF                       RCC\_RSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{16319 }
\DoxyCodeLine{16320 }
\DoxyCodeLine{16321 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16322 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16323 \textcolor{comment}{/*                                    RNG                                     */}}
\DoxyCodeLine{16324 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16325 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16326 \textcolor{comment}{/***************************    RNG VER  **************************************/}}
\DoxyCodeLine{16327 \textcolor{preprocessor}{\#define RNG\_VER\_3\_2}}
\DoxyCodeLine{16328 \textcolor{comment}{/********************  Bits definition for RNG\_CR register  *******************/}}
\DoxyCodeLine{16329 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Pos    (2U)}}
\DoxyCodeLine{16330 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Msk    (0x1UL << RNG\_CR\_RNGEN\_Pos)                        }}
\DoxyCodeLine{16331 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN        RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{16332 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Pos       (3U)}}
\DoxyCodeLine{16333 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Msk       (0x1UL << RNG\_CR\_IE\_Pos)                           }}
\DoxyCodeLine{16334 \textcolor{preprocessor}{\#define RNG\_CR\_IE           RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{16335 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Pos      (5U)}}
\DoxyCodeLine{16336 \textcolor{preprocessor}{\#define RNG\_CR\_CED\_Msk      (0x1UL << RNG\_CR\_CED\_Pos)                          }}
\DoxyCodeLine{16337 \textcolor{preprocessor}{\#define RNG\_CR\_CED          RNG\_CR\_CED\_Msk}}
\DoxyCodeLine{16338 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG3\_Pos      (8U)}}
\DoxyCodeLine{16339 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG3\_Msk      (0xFUL << RNG\_CR\_RNG\_CONFIG3\_Pos)          }}
\DoxyCodeLine{16340 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG3          RNG\_CR\_RNG\_CONFIG3\_Msk}}
\DoxyCodeLine{16341 \textcolor{preprocessor}{\#define RNG\_CR\_NISTC\_Pos            (12U)}}
\DoxyCodeLine{16342 \textcolor{preprocessor}{\#define RNG\_CR\_NISTC\_Msk            (0x1UL << RNG\_CR\_NISTC\_Pos)                }}
\DoxyCodeLine{16343 \textcolor{preprocessor}{\#define RNG\_CR\_NISTC                RNG\_CR\_NISTC\_Msk}}
\DoxyCodeLine{16344 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG2\_Pos      (13U)}}
\DoxyCodeLine{16345 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG2\_Msk      (0x7UL << RNG\_CR\_RNG\_CONFIG2\_Pos)          }}
\DoxyCodeLine{16346 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG2          RNG\_CR\_RNG\_CONFIG2\_Msk}}
\DoxyCodeLine{16347 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_Pos           (16U)}}
\DoxyCodeLine{16348 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_Msk           (0xFUL << RNG\_CR\_CLKDIV\_Pos)               }}
\DoxyCodeLine{16349 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV               RNG\_CR\_CLKDIV\_Msk}}
\DoxyCodeLine{16350 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_0             (0x1U << RNG\_CR\_CLKDIV\_Pos)                }}
\DoxyCodeLine{16351 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_1             (0x2U << RNG\_CR\_CLKDIV\_Pos)                }}
\DoxyCodeLine{16352 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_2             (0x4U << RNG\_CR\_CLKDIV\_Pos)                }}
\DoxyCodeLine{16353 \textcolor{preprocessor}{\#define RNG\_CR\_CLKDIV\_3             (0x8U << RNG\_CR\_CLKDIV\_Pos)                }}
\DoxyCodeLine{16354 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG1\_Pos      (20U)}}
\DoxyCodeLine{16355 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG1\_Msk      (0x3FUL << RNG\_CR\_RNG\_CONFIG1\_Pos)         }}
\DoxyCodeLine{16356 \textcolor{preprocessor}{\#define RNG\_CR\_RNG\_CONFIG1          RNG\_CR\_RNG\_CONFIG1\_Msk}}
\DoxyCodeLine{16357 \textcolor{preprocessor}{\#define RNG\_CR\_CONDRST\_Pos         (30U)}}
\DoxyCodeLine{16358 \textcolor{preprocessor}{\#define RNG\_CR\_CONDRST\_Msk         (0x1UL << RNG\_CR\_CONDRST\_Pos)                  }}
\DoxyCodeLine{16359 \textcolor{preprocessor}{\#define RNG\_CR\_CONDRST             RNG\_CR\_CONDRST\_Msk}}
\DoxyCodeLine{16360 \textcolor{preprocessor}{\#define RNG\_CR\_CONFIGLOCK\_Pos      (31U)}}
\DoxyCodeLine{16361 \textcolor{preprocessor}{\#define RNG\_CR\_CONFIGLOCK\_Msk      (0x1UL << RNG\_CR\_CONFIGLOCK\_Pos)            }}
\DoxyCodeLine{16362 \textcolor{preprocessor}{\#define RNG\_CR\_CONFIGLOCK          RNG\_CR\_CONFIGLOCK\_Msk}}
\DoxyCodeLine{16363 }
\DoxyCodeLine{16364 \textcolor{comment}{/********************  Bits definition for RNG\_SR register  *******************/}}
\DoxyCodeLine{16365 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Pos     (0U)}}
\DoxyCodeLine{16366 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Msk     (0x1UL << RNG\_SR\_DRDY\_Pos)                         }}
\DoxyCodeLine{16367 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY         RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{16368 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Pos     (1U)}}
\DoxyCodeLine{16369 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Msk     (0x1UL << RNG\_SR\_CECS\_Pos)                         }}
\DoxyCodeLine{16370 \textcolor{preprocessor}{\#define RNG\_SR\_CECS         RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{16371 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Pos     (2U)}}
\DoxyCodeLine{16372 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Msk     (0x1UL << RNG\_SR\_SECS\_Pos)                         }}
\DoxyCodeLine{16373 \textcolor{preprocessor}{\#define RNG\_SR\_SECS         RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{16374 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Pos     (5U)}}
\DoxyCodeLine{16375 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Msk     (0x1UL << RNG\_SR\_CEIS\_Pos)                         }}
\DoxyCodeLine{16376 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS         RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{16377 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Pos     (6U)}}
\DoxyCodeLine{16378 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Msk     (0x1UL << RNG\_SR\_SEIS\_Pos)                         }}
\DoxyCodeLine{16379 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS         RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{16380 }
\DoxyCodeLine{16381 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16382 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16383 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{16384 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{16385 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{16386 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{16387 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                  (22U)}}
\DoxyCodeLine{16388 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                  (0x1UL << RTC\_TR\_PM\_Pos)                }}
\DoxyCodeLine{16389 \textcolor{preprocessor}{\#define RTC\_TR\_PM                      RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{16390 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                  (20U)}}
\DoxyCodeLine{16391 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                  (0x3UL << RTC\_TR\_HT\_Pos)                }}
\DoxyCodeLine{16392 \textcolor{preprocessor}{\#define RTC\_TR\_HT                      RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{16393 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                    (0x1UL << RTC\_TR\_HT\_Pos)                 }}
\DoxyCodeLine{16394 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                    (0x2UL << RTC\_TR\_HT\_Pos)                 }}
\DoxyCodeLine{16395 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                  (16U)}}
\DoxyCodeLine{16396 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                  (0xFUL << RTC\_TR\_HU\_Pos)                }}
\DoxyCodeLine{16397 \textcolor{preprocessor}{\#define RTC\_TR\_HU                      RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{16398 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                    (0x1UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{16399 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                    (0x2UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{16400 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                    (0x4UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{16401 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                    (0x8UL << RTC\_TR\_HU\_Pos)                 }}
\DoxyCodeLine{16402 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos                 (12U)}}
\DoxyCodeLine{16403 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk                 (0x7UL << RTC\_TR\_MNT\_Pos)               }}
\DoxyCodeLine{16404 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                     RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{16405 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                   (0x1UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{16406 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                   (0x2UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{16407 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                   (0x4UL << RTC\_TR\_MNT\_Pos)                }}
\DoxyCodeLine{16408 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos                 (8U)}}
\DoxyCodeLine{16409 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk                 (0xFUL << RTC\_TR\_MNU\_Pos)               }}
\DoxyCodeLine{16410 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                     RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{16411 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                   (0x1UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{16412 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                   (0x2UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{16413 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                   (0x4UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{16414 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                   (0x8UL << RTC\_TR\_MNU\_Pos)                }}
\DoxyCodeLine{16415 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                  (4U)}}
\DoxyCodeLine{16416 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                  (0x7UL << RTC\_TR\_ST\_Pos)                }}
\DoxyCodeLine{16417 \textcolor{preprocessor}{\#define RTC\_TR\_ST                      RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{16418 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                    (0x1UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{16419 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                    (0x2UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{16420 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                    (0x4UL << RTC\_TR\_ST\_Pos)                 }}
\DoxyCodeLine{16421 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                  (0U)}}
\DoxyCodeLine{16422 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                  (0xFUL << RTC\_TR\_SU\_Pos)                }}
\DoxyCodeLine{16423 \textcolor{preprocessor}{\#define RTC\_TR\_SU                      RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{16424 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                    (0x1UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{16425 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                    (0x2UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{16426 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                    (0x4UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{16427 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                    (0x8UL << RTC\_TR\_SU\_Pos)                 }}
\DoxyCodeLine{16429 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{16430 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                  (20U)}}
\DoxyCodeLine{16431 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                  (0xFUL << RTC\_DR\_YT\_Pos)                }}
\DoxyCodeLine{16432 \textcolor{preprocessor}{\#define RTC\_DR\_YT                      RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{16433 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                    (0x1UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{16434 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                    (0x2UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{16435 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                    (0x4UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{16436 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                    (0x8UL << RTC\_DR\_YT\_Pos)                 }}
\DoxyCodeLine{16437 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                  (16U)}}
\DoxyCodeLine{16438 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                  (0xFUL << RTC\_DR\_YU\_Pos)                }}
\DoxyCodeLine{16439 \textcolor{preprocessor}{\#define RTC\_DR\_YU                      RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{16440 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                    (0x1UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{16441 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                    (0x2UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{16442 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                    (0x4UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{16443 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                    (0x8UL << RTC\_DR\_YU\_Pos)                 }}
\DoxyCodeLine{16444 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos                 (13U)}}
\DoxyCodeLine{16445 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk                 (0x7UL << RTC\_DR\_WDU\_Pos)               }}
\DoxyCodeLine{16446 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                     RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{16447 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                   (0x1UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{16448 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                   (0x2UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{16449 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                   (0x4UL << RTC\_DR\_WDU\_Pos)                }}
\DoxyCodeLine{16450 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                  (12U)}}
\DoxyCodeLine{16451 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                  (0x1UL << RTC\_DR\_MT\_Pos)                }}
\DoxyCodeLine{16452 \textcolor{preprocessor}{\#define RTC\_DR\_MT                      RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{16453 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                  (8U)}}
\DoxyCodeLine{16454 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                  (0xFUL << RTC\_DR\_MU\_Pos)                }}
\DoxyCodeLine{16455 \textcolor{preprocessor}{\#define RTC\_DR\_MU                      RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{16456 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                    (0x1UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{16457 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                    (0x2UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{16458 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                    (0x4UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{16459 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                    (0x8UL << RTC\_DR\_MU\_Pos)                 }}
\DoxyCodeLine{16460 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                  (4U)}}
\DoxyCodeLine{16461 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                  (0x3UL << RTC\_DR\_DT\_Pos)                }}
\DoxyCodeLine{16462 \textcolor{preprocessor}{\#define RTC\_DR\_DT                      RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{16463 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                    (0x1UL << RTC\_DR\_DT\_Pos)                 }}
\DoxyCodeLine{16464 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                    (0x2UL << RTC\_DR\_DT\_Pos)                 }}
\DoxyCodeLine{16465 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                  (0U)}}
\DoxyCodeLine{16466 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                  (0xFUL << RTC\_DR\_DU\_Pos)                }}
\DoxyCodeLine{16467 \textcolor{preprocessor}{\#define RTC\_DR\_DU                      RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{16468 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                    (0x1UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{16469 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                    (0x2UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{16470 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                    (0x4UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{16471 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                    (0x8UL << RTC\_DR\_DU\_Pos)                 }}
\DoxyCodeLine{16473 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{16474 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Pos                (24U)}}
\DoxyCodeLine{16475 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE\_Msk                (0x1UL << RTC\_CR\_ITSE\_Pos)              }}
\DoxyCodeLine{16476 \textcolor{preprocessor}{\#define RTC\_CR\_ITSE                    RTC\_CR\_ITSE\_Msk}}
\DoxyCodeLine{16477 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos                 (23U)}}
\DoxyCodeLine{16478 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk                 (0x1UL << RTC\_CR\_COE\_Pos)               }}
\DoxyCodeLine{16479 \textcolor{preprocessor}{\#define RTC\_CR\_COE                     RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{16480 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos                (21U)}}
\DoxyCodeLine{16481 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk                (0x3UL << RTC\_CR\_OSEL\_Pos)              }}
\DoxyCodeLine{16482 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                    RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{16483 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                  (0x1UL << RTC\_CR\_OSEL\_Pos)               }}
\DoxyCodeLine{16484 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                  (0x2UL << RTC\_CR\_OSEL\_Pos)               }}
\DoxyCodeLine{16485 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos                 (20U)}}
\DoxyCodeLine{16486 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk                 (0x1UL << RTC\_CR\_POL\_Pos)               }}
\DoxyCodeLine{16487 \textcolor{preprocessor}{\#define RTC\_CR\_POL                     RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{16488 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos               (19U)}}
\DoxyCodeLine{16489 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk               (0x1UL << RTC\_CR\_COSEL\_Pos)             }}
\DoxyCodeLine{16490 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                   RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{16491 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos                 (18U)}}
\DoxyCodeLine{16492 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk                 (0x1UL << RTC\_CR\_BKP\_Pos)               }}
\DoxyCodeLine{16493 \textcolor{preprocessor}{\#define RTC\_CR\_BKP                     RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{16494 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos               (17U)}}
\DoxyCodeLine{16495 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk               (0x1UL << RTC\_CR\_SUB1H\_Pos)             }}
\DoxyCodeLine{16496 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                   RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{16497 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos               (16U)}}
\DoxyCodeLine{16498 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk               (0x1UL << RTC\_CR\_ADD1H\_Pos)             }}
\DoxyCodeLine{16499 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                   RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{16500 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos                (15U)}}
\DoxyCodeLine{16501 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk                (0x1UL << RTC\_CR\_TSIE\_Pos)              }}
\DoxyCodeLine{16502 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                    RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{16503 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos               (14U)}}
\DoxyCodeLine{16504 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk               (0x1UL << RTC\_CR\_WUTIE\_Pos)             }}
\DoxyCodeLine{16505 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                   RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{16506 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos              (13U)}}
\DoxyCodeLine{16507 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk              (0x1UL << RTC\_CR\_ALRBIE\_Pos)            }}
\DoxyCodeLine{16508 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                  RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{16509 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos              (12U)}}
\DoxyCodeLine{16510 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk              (0x1UL << RTC\_CR\_ALRAIE\_Pos)            }}
\DoxyCodeLine{16511 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                  RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{16512 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos                 (11U)}}
\DoxyCodeLine{16513 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk                 (0x1UL << RTC\_CR\_TSE\_Pos)               }}
\DoxyCodeLine{16514 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                     RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{16515 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos                (10U)}}
\DoxyCodeLine{16516 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk                (0x1UL << RTC\_CR\_WUTE\_Pos)              }}
\DoxyCodeLine{16517 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                    RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{16518 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos               (9U)}}
\DoxyCodeLine{16519 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk               (0x1UL << RTC\_CR\_ALRBE\_Pos)             }}
\DoxyCodeLine{16520 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                   RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{16521 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos               (8U)}}
\DoxyCodeLine{16522 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk               (0x1UL << RTC\_CR\_ALRAE\_Pos)             }}
\DoxyCodeLine{16523 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                   RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{16524 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos                 (6U)}}
\DoxyCodeLine{16525 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk                 (0x1UL << RTC\_CR\_FMT\_Pos)               }}
\DoxyCodeLine{16526 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                     RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{16527 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos             (5U)}}
\DoxyCodeLine{16528 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk             (0x1UL << RTC\_CR\_BYPSHAD\_Pos)           }}
\DoxyCodeLine{16529 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                 RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{16530 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos             (4U)}}
\DoxyCodeLine{16531 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk             (0x1UL << RTC\_CR\_REFCKON\_Pos)           }}
\DoxyCodeLine{16532 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                 RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{16533 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos              (3U)}}
\DoxyCodeLine{16534 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk              (0x1UL << RTC\_CR\_TSEDGE\_Pos)            }}
\DoxyCodeLine{16535 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                  RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{16536 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos             (0U)}}
\DoxyCodeLine{16537 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk             (0x7UL << RTC\_CR\_WUCKSEL\_Pos)           }}
\DoxyCodeLine{16538 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                 RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{16539 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0               (0x1UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{16540 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1               (0x2UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{16541 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2               (0x4UL << RTC\_CR\_WUCKSEL\_Pos)            }}
\DoxyCodeLine{16543 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{16544 \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF\_Pos               (17U)}}
\DoxyCodeLine{16545 \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF\_Msk               (0x1UL << RTC\_ISR\_ITSF\_Pos)             }}
\DoxyCodeLine{16546 \textcolor{preprocessor}{\#define RTC\_ISR\_ITSF                   RTC\_ISR\_ITSF\_Msk}}
\DoxyCodeLine{16547 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Pos            (16U)}}
\DoxyCodeLine{16548 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Msk            (0x1UL << RTC\_ISR\_RECALPF\_Pos)          }}
\DoxyCodeLine{16549 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF                RTC\_ISR\_RECALPF\_Msk}}
\DoxyCodeLine{16550 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F\_Pos             (15U)}}
\DoxyCodeLine{16551 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F\_Msk             (0x1UL << RTC\_ISR\_TAMP3F\_Pos)           }}
\DoxyCodeLine{16552 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP3F                 RTC\_ISR\_TAMP3F\_Msk}}
\DoxyCodeLine{16553 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Pos             (14U)}}
\DoxyCodeLine{16554 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Msk             (0x1UL << RTC\_ISR\_TAMP2F\_Pos)           }}
\DoxyCodeLine{16555 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                 RTC\_ISR\_TAMP2F\_Msk}}
\DoxyCodeLine{16556 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Pos             (13U)}}
\DoxyCodeLine{16557 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Msk             (0x1UL << RTC\_ISR\_TAMP1F\_Pos)           }}
\DoxyCodeLine{16558 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                 RTC\_ISR\_TAMP1F\_Msk}}
\DoxyCodeLine{16559 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Pos              (12U)}}
\DoxyCodeLine{16560 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Msk              (0x1UL << RTC\_ISR\_TSOVF\_Pos)            }}
\DoxyCodeLine{16561 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                  RTC\_ISR\_TSOVF\_Msk}}
\DoxyCodeLine{16562 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Pos                (11U)}}
\DoxyCodeLine{16563 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Msk                (0x1UL << RTC\_ISR\_TSF\_Pos)              }}
\DoxyCodeLine{16564 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                    RTC\_ISR\_TSF\_Msk}}
\DoxyCodeLine{16565 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Pos               (10U)}}
\DoxyCodeLine{16566 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Msk               (0x1UL << RTC\_ISR\_WUTF\_Pos)             }}
\DoxyCodeLine{16567 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                   RTC\_ISR\_WUTF\_Msk}}
\DoxyCodeLine{16568 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Pos              (9U)}}
\DoxyCodeLine{16569 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Msk              (0x1UL << RTC\_ISR\_ALRBF\_Pos)            }}
\DoxyCodeLine{16570 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                  RTC\_ISR\_ALRBF\_Msk}}
\DoxyCodeLine{16571 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Pos              (8U)}}
\DoxyCodeLine{16572 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Msk              (0x1UL << RTC\_ISR\_ALRAF\_Pos)            }}
\DoxyCodeLine{16573 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                  RTC\_ISR\_ALRAF\_Msk}}
\DoxyCodeLine{16574 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Pos               (7U)}}
\DoxyCodeLine{16575 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Msk               (0x1UL << RTC\_ISR\_INIT\_Pos)             }}
\DoxyCodeLine{16576 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                   RTC\_ISR\_INIT\_Msk}}
\DoxyCodeLine{16577 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Pos              (6U)}}
\DoxyCodeLine{16578 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Msk              (0x1UL << RTC\_ISR\_INITF\_Pos)            }}
\DoxyCodeLine{16579 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                  RTC\_ISR\_INITF\_Msk}}
\DoxyCodeLine{16580 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Pos                (5U)}}
\DoxyCodeLine{16581 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Msk                (0x1UL << RTC\_ISR\_RSF\_Pos)              }}
\DoxyCodeLine{16582 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                    RTC\_ISR\_RSF\_Msk}}
\DoxyCodeLine{16583 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Pos              (4U)}}
\DoxyCodeLine{16584 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Msk              (0x1UL << RTC\_ISR\_INITS\_Pos)            }}
\DoxyCodeLine{16585 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                  RTC\_ISR\_INITS\_Msk}}
\DoxyCodeLine{16586 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Pos               (3U)}}
\DoxyCodeLine{16587 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Msk               (0x1UL << RTC\_ISR\_SHPF\_Pos)             }}
\DoxyCodeLine{16588 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                   RTC\_ISR\_SHPF\_Msk}}
\DoxyCodeLine{16589 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Pos              (2U)}}
\DoxyCodeLine{16590 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Msk              (0x1UL << RTC\_ISR\_WUTWF\_Pos)            }}
\DoxyCodeLine{16591 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                  RTC\_ISR\_WUTWF\_Msk}}
\DoxyCodeLine{16592 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Pos             (1U)}}
\DoxyCodeLine{16593 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Msk             (0x1UL << RTC\_ISR\_ALRBWF\_Pos)           }}
\DoxyCodeLine{16594 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                 RTC\_ISR\_ALRBWF\_Msk}}
\DoxyCodeLine{16595 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Pos             (0U)}}
\DoxyCodeLine{16596 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Msk             (0x1UL << RTC\_ISR\_ALRAWF\_Pos)           }}
\DoxyCodeLine{16597 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                 RTC\_ISR\_ALRAWF\_Msk}}
\DoxyCodeLine{16598 }
\DoxyCodeLine{16599 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{16600 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos          (16U)}}
\DoxyCodeLine{16601 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk          (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)       }}
\DoxyCodeLine{16602 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A              RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{16603 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos          (0U)}}
\DoxyCodeLine{16604 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk          (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)     }}
\DoxyCodeLine{16605 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S              RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{16606 }
\DoxyCodeLine{16607 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{16608 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos               (0U)}}
\DoxyCodeLine{16609 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk               (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)          }}
\DoxyCodeLine{16610 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                   RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{16611 }
\DoxyCodeLine{16612 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{16613 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos            (31U)}}
\DoxyCodeLine{16614 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk            (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)          }}
\DoxyCodeLine{16615 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4                RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{16616 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos           (30U)}}
\DoxyCodeLine{16617 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk           (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)         }}
\DoxyCodeLine{16618 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL               RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{16619 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos              (28U)}}
\DoxyCodeLine{16620 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk              (0x3UL << RTC\_ALRMAR\_DT\_Pos)            }}
\DoxyCodeLine{16621 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                  RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{16622 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0                (0x1UL << RTC\_ALRMAR\_DT\_Pos)             }}
\DoxyCodeLine{16623 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1                (0x2UL << RTC\_ALRMAR\_DT\_Pos)             }}
\DoxyCodeLine{16624 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos              (24U)}}
\DoxyCodeLine{16625 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk              (0xFUL << RTC\_ALRMAR\_DU\_Pos)            }}
\DoxyCodeLine{16626 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                  RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{16627 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0                (0x1UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{16628 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1                (0x2UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{16629 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2                (0x4UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{16630 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3                (0x8UL << RTC\_ALRMAR\_DU\_Pos)             }}
\DoxyCodeLine{16631 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos            (23U)}}
\DoxyCodeLine{16632 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk            (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)          }}
\DoxyCodeLine{16633 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3                RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{16634 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos              (22U)}}
\DoxyCodeLine{16635 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk              (0x1UL << RTC\_ALRMAR\_PM\_Pos)            }}
\DoxyCodeLine{16636 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                  RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{16637 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos              (20U)}}
\DoxyCodeLine{16638 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk              (0x3UL << RTC\_ALRMAR\_HT\_Pos)            }}
\DoxyCodeLine{16639 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                  RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{16640 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0                (0x1UL << RTC\_ALRMAR\_HT\_Pos)             }}
\DoxyCodeLine{16641 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1                (0x2UL << RTC\_ALRMAR\_HT\_Pos)             }}
\DoxyCodeLine{16642 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos              (16U)}}
\DoxyCodeLine{16643 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk              (0xFUL << RTC\_ALRMAR\_HU\_Pos)            }}
\DoxyCodeLine{16644 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                  RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{16645 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0                (0x1UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{16646 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1                (0x2UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{16647 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2                (0x4UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{16648 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3                (0x8UL << RTC\_ALRMAR\_HU\_Pos)             }}
\DoxyCodeLine{16649 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos            (15U)}}
\DoxyCodeLine{16650 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk            (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)          }}
\DoxyCodeLine{16651 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2                RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{16652 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{16653 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk             (0x7UL << RTC\_ALRMAR\_MNT\_Pos)           }}
\DoxyCodeLine{16654 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                 RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{16655 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0               (0x1UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{16656 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1               (0x2UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{16657 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2               (0x4UL << RTC\_ALRMAR\_MNT\_Pos)            }}
\DoxyCodeLine{16658 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{16659 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk             (0xFUL << RTC\_ALRMAR\_MNU\_Pos)           }}
\DoxyCodeLine{16660 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                 RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{16661 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0               (0x1UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{16662 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1               (0x2UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{16663 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2               (0x4UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{16664 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3               (0x8UL << RTC\_ALRMAR\_MNU\_Pos)            }}
\DoxyCodeLine{16665 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos            (7U)}}
\DoxyCodeLine{16666 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk            (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)          }}
\DoxyCodeLine{16667 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1                RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{16668 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos              (4U)}}
\DoxyCodeLine{16669 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk              (0x7UL << RTC\_ALRMAR\_ST\_Pos)            }}
\DoxyCodeLine{16670 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                  RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{16671 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0                (0x1UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{16672 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1                (0x2UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{16673 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2                (0x4UL << RTC\_ALRMAR\_ST\_Pos)             }}
\DoxyCodeLine{16674 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos              (0U)}}
\DoxyCodeLine{16675 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk              (0xFUL << RTC\_ALRMAR\_SU\_Pos)            }}
\DoxyCodeLine{16676 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                  RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{16677 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0                (0x1UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{16678 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1                (0x2UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{16679 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2                (0x4UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{16680 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3                (0x8UL << RTC\_ALRMAR\_SU\_Pos)             }}
\DoxyCodeLine{16682 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{16683 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos            (31U)}}
\DoxyCodeLine{16684 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk            (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)          }}
\DoxyCodeLine{16685 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4                RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{16686 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos           (30U)}}
\DoxyCodeLine{16687 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk           (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)         }}
\DoxyCodeLine{16688 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL               RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{16689 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos              (28U)}}
\DoxyCodeLine{16690 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk              (0x3UL << RTC\_ALRMBR\_DT\_Pos)            }}
\DoxyCodeLine{16691 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                  RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{16692 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0                (0x1UL << RTC\_ALRMBR\_DT\_Pos)             }}
\DoxyCodeLine{16693 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1                (0x2UL << RTC\_ALRMBR\_DT\_Pos)             }}
\DoxyCodeLine{16694 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos              (24U)}}
\DoxyCodeLine{16695 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk              (0xFUL << RTC\_ALRMBR\_DU\_Pos)            }}
\DoxyCodeLine{16696 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                  RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{16697 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0                (0x1UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{16698 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1                (0x2UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{16699 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2                (0x4UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{16700 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3                (0x8UL << RTC\_ALRMBR\_DU\_Pos)             }}
\DoxyCodeLine{16701 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos            (23U)}}
\DoxyCodeLine{16702 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk            (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)          }}
\DoxyCodeLine{16703 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3                RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{16704 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos              (22U)}}
\DoxyCodeLine{16705 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk              (0x1UL << RTC\_ALRMBR\_PM\_Pos)            }}
\DoxyCodeLine{16706 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                  RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{16707 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos              (20U)}}
\DoxyCodeLine{16708 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk              (0x3UL << RTC\_ALRMBR\_HT\_Pos)            }}
\DoxyCodeLine{16709 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                  RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{16710 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0                (0x1UL << RTC\_ALRMBR\_HT\_Pos)             }}
\DoxyCodeLine{16711 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1                (0x2UL << RTC\_ALRMBR\_HT\_Pos)             }}
\DoxyCodeLine{16712 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos              (16U)}}
\DoxyCodeLine{16713 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk              (0xFUL << RTC\_ALRMBR\_HU\_Pos)            }}
\DoxyCodeLine{16714 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                  RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{16715 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0                (0x1UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{16716 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1                (0x2UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{16717 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2                (0x4UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{16718 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3                (0x8UL << RTC\_ALRMBR\_HU\_Pos)             }}
\DoxyCodeLine{16719 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos            (15U)}}
\DoxyCodeLine{16720 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk            (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)          }}
\DoxyCodeLine{16721 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2                RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{16722 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos             (12U)}}
\DoxyCodeLine{16723 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk             (0x7UL << RTC\_ALRMBR\_MNT\_Pos)           }}
\DoxyCodeLine{16724 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                 RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{16725 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0               (0x1UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{16726 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1               (0x2UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{16727 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2               (0x4UL << RTC\_ALRMBR\_MNT\_Pos)            }}
\DoxyCodeLine{16728 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos             (8U)}}
\DoxyCodeLine{16729 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk             (0xFUL << RTC\_ALRMBR\_MNU\_Pos)           }}
\DoxyCodeLine{16730 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                 RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{16731 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0               (0x1UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{16732 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1               (0x2UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{16733 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2               (0x4UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{16734 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3               (0x8UL << RTC\_ALRMBR\_MNU\_Pos)            }}
\DoxyCodeLine{16735 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos            (7U)}}
\DoxyCodeLine{16736 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk            (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)          }}
\DoxyCodeLine{16737 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1                RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{16738 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos              (4U)}}
\DoxyCodeLine{16739 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk              (0x7UL << RTC\_ALRMBR\_ST\_Pos)            }}
\DoxyCodeLine{16740 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                  RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{16741 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0                (0x1UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{16742 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1                (0x2UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{16743 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2                (0x4UL << RTC\_ALRMBR\_ST\_Pos)             }}
\DoxyCodeLine{16744 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos              (0U)}}
\DoxyCodeLine{16745 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk              (0xFUL << RTC\_ALRMBR\_SU\_Pos)            }}
\DoxyCodeLine{16746 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                  RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{16747 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0                (0x1UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{16748 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1                (0x2UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{16749 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2                (0x4UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{16750 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3                (0x8UL << RTC\_ALRMBR\_SU\_Pos)             }}
\DoxyCodeLine{16752 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{16753 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos                (0U)}}
\DoxyCodeLine{16754 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk                (0xFFUL << RTC\_WPR\_KEY\_Pos)             }}
\DoxyCodeLine{16755 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                    RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{16756 }
\DoxyCodeLine{16757 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{16758 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos                 (0U)}}
\DoxyCodeLine{16759 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk                 (0xFFFFUL << RTC\_SSR\_SS\_Pos)            }}
\DoxyCodeLine{16760 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                     RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{16761 }
\DoxyCodeLine{16762 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{16763 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos           (0U)}}
\DoxyCodeLine{16764 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk           (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)      }}
\DoxyCodeLine{16765 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS               RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{16766 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos           (31U)}}
\DoxyCodeLine{16767 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk           (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)         }}
\DoxyCodeLine{16768 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S               RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{16769 }
\DoxyCodeLine{16770 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{16771 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos                (22U)}}
\DoxyCodeLine{16772 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk                (0x1UL << RTC\_TSTR\_PM\_Pos)              }}
\DoxyCodeLine{16773 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                    RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{16774 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos                (20U)}}
\DoxyCodeLine{16775 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk                (0x3UL << RTC\_TSTR\_HT\_Pos)              }}
\DoxyCodeLine{16776 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                    RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{16777 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                  (0x1UL << RTC\_TSTR\_HT\_Pos)               }}
\DoxyCodeLine{16778 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                  (0x2UL << RTC\_TSTR\_HT\_Pos)               }}
\DoxyCodeLine{16779 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos                (16U)}}
\DoxyCodeLine{16780 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk                (0xFUL << RTC\_TSTR\_HU\_Pos)              }}
\DoxyCodeLine{16781 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                    RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{16782 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                  (0x1UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{16783 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                  (0x2UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{16784 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                  (0x4UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{16785 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                  (0x8UL << RTC\_TSTR\_HU\_Pos)               }}
\DoxyCodeLine{16786 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos               (12U)}}
\DoxyCodeLine{16787 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk               (0x7UL << RTC\_TSTR\_MNT\_Pos)             }}
\DoxyCodeLine{16788 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                   RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{16789 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                 (0x1UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{16790 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                 (0x2UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{16791 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                 (0x4UL << RTC\_TSTR\_MNT\_Pos)              }}
\DoxyCodeLine{16792 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos               (8U)}}
\DoxyCodeLine{16793 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk               (0xFUL << RTC\_TSTR\_MNU\_Pos)             }}
\DoxyCodeLine{16794 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                   RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{16795 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                 (0x1UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{16796 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                 (0x2UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{16797 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                 (0x4UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{16798 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                 (0x8UL << RTC\_TSTR\_MNU\_Pos)              }}
\DoxyCodeLine{16799 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos                (4U)}}
\DoxyCodeLine{16800 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk                (0x7UL << RTC\_TSTR\_ST\_Pos)              }}
\DoxyCodeLine{16801 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                    RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{16802 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                  (0x1UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{16803 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                  (0x2UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{16804 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                  (0x4UL << RTC\_TSTR\_ST\_Pos)               }}
\DoxyCodeLine{16805 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos                (0U)}}
\DoxyCodeLine{16806 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk                (0xFUL << RTC\_TSTR\_SU\_Pos)              }}
\DoxyCodeLine{16807 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                    RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{16808 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                  (0x1UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{16809 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                  (0x2UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{16810 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                  (0x4UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{16811 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                  (0x8UL << RTC\_TSTR\_SU\_Pos)               }}
\DoxyCodeLine{16813 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{16814 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos               (13U)}}
\DoxyCodeLine{16815 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk               (0x7UL << RTC\_TSDR\_WDU\_Pos)             }}
\DoxyCodeLine{16816 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                   RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{16817 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                 (0x1UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{16818 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                 (0x2UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{16819 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                 (0x4UL << RTC\_TSDR\_WDU\_Pos)              }}
\DoxyCodeLine{16820 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos                (12U)}}
\DoxyCodeLine{16821 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk                (0x1UL << RTC\_TSDR\_MT\_Pos)              }}
\DoxyCodeLine{16822 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                    RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{16823 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos                (8U)}}
\DoxyCodeLine{16824 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk                (0xFUL << RTC\_TSDR\_MU\_Pos)              }}
\DoxyCodeLine{16825 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                    RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{16826 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                  (0x1UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{16827 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                  (0x2UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{16828 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                  (0x4UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{16829 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                  (0x8UL << RTC\_TSDR\_MU\_Pos)               }}
\DoxyCodeLine{16830 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos                (4U)}}
\DoxyCodeLine{16831 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk                (0x3UL << RTC\_TSDR\_DT\_Pos)              }}
\DoxyCodeLine{16832 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                    RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{16833 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                  (0x1UL << RTC\_TSDR\_DT\_Pos)               }}
\DoxyCodeLine{16834 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                  (0x2UL << RTC\_TSDR\_DT\_Pos)               }}
\DoxyCodeLine{16835 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos                (0U)}}
\DoxyCodeLine{16836 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk                (0xFUL << RTC\_TSDR\_DU\_Pos)              }}
\DoxyCodeLine{16837 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                    RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{16838 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                  (0x1UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{16839 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                  (0x2UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{16840 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                  (0x4UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{16841 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                  (0x8UL << RTC\_TSDR\_DU\_Pos)               }}
\DoxyCodeLine{16843 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{16844 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos               (0U)}}
\DoxyCodeLine{16845 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk               (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)          }}
\DoxyCodeLine{16846 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                   RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{16847 }
\DoxyCodeLine{16848 \textcolor{comment}{/********************  Bits definition for RTC\_CALR register  *****************/}}
\DoxyCodeLine{16849 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos              (15U)}}
\DoxyCodeLine{16850 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk              (0x1UL << RTC\_CALR\_CALP\_Pos)            }}
\DoxyCodeLine{16851 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                  RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{16852 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos             (14U)}}
\DoxyCodeLine{16853 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk             (0x1UL << RTC\_CALR\_CALW8\_Pos)           }}
\DoxyCodeLine{16854 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                 RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{16855 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos            (13U)}}
\DoxyCodeLine{16856 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk            (0x1UL << RTC\_CALR\_CALW16\_Pos)          }}
\DoxyCodeLine{16857 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16                RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{16858 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos              (0U)}}
\DoxyCodeLine{16859 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk              (0x1FFUL << RTC\_CALR\_CALM\_Pos)          }}
\DoxyCodeLine{16860 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                  RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{16861 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0                (0x001UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16862 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1                (0x002UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16863 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2                (0x004UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16864 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3                (0x008UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16865 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4                (0x010UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16866 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5                (0x020UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16867 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6                (0x040UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16868 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7                (0x080UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16869 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8                (0x100UL << RTC\_CALR\_CALM\_Pos)           }}
\DoxyCodeLine{16871 \textcolor{comment}{/********************  Bits definition for RTC\_TAMPCR register  ***************/}}
\DoxyCodeLine{16872 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF\_Pos         (24U)}}
\DoxyCodeLine{16873 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP3MF\_Pos)       }}
\DoxyCodeLine{16874 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3MF             RTC\_TAMPCR\_TAMP3MF\_Msk}}
\DoxyCodeLine{16875 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE\_Pos    (23U)}}
\DoxyCodeLine{16876 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP3NOERASE\_Pos)  }}
\DoxyCodeLine{16877 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3NOERASE        RTC\_TAMPCR\_TAMP3NOERASE\_Msk}}
\DoxyCodeLine{16878 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE\_Pos         (22U)}}
\DoxyCodeLine{16879 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP3IE\_Pos)       }}
\DoxyCodeLine{16880 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3IE             RTC\_TAMPCR\_TAMP3IE\_Msk}}
\DoxyCodeLine{16881 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF\_Pos         (21U)}}
\DoxyCodeLine{16882 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP2MF\_Pos)       }}
\DoxyCodeLine{16883 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2MF             RTC\_TAMPCR\_TAMP2MF\_Msk}}
\DoxyCodeLine{16884 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE\_Pos    (20U)}}
\DoxyCodeLine{16885 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP2NOERASE\_Pos)  }}
\DoxyCodeLine{16886 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2NOERASE        RTC\_TAMPCR\_TAMP2NOERASE\_Msk}}
\DoxyCodeLine{16887 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE\_Pos         (19U)}}
\DoxyCodeLine{16888 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP2IE\_Pos)       }}
\DoxyCodeLine{16889 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2IE             RTC\_TAMPCR\_TAMP2IE\_Msk}}
\DoxyCodeLine{16890 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF\_Pos         (18U)}}
\DoxyCodeLine{16891 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP1MF\_Pos)       }}
\DoxyCodeLine{16892 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1MF             RTC\_TAMPCR\_TAMP1MF\_Msk}}
\DoxyCodeLine{16893 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE\_Pos    (17U)}}
\DoxyCodeLine{16894 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE\_Msk    (0x1UL << RTC\_TAMPCR\_TAMP1NOERASE\_Pos)  }}
\DoxyCodeLine{16895 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1NOERASE        RTC\_TAMPCR\_TAMP1NOERASE\_Msk}}
\DoxyCodeLine{16896 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE\_Pos         (16U)}}
\DoxyCodeLine{16897 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE\_Msk         (0x1UL << RTC\_TAMPCR\_TAMP1IE\_Pos)       }}
\DoxyCodeLine{16898 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1IE             RTC\_TAMPCR\_TAMP1IE\_Msk}}
\DoxyCodeLine{16899 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS\_Pos       (15U)}}
\DoxyCodeLine{16900 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS\_Msk       (0x1UL << RTC\_TAMPCR\_TAMPPUDIS\_Pos)     }}
\DoxyCodeLine{16901 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPUDIS           RTC\_TAMPCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{16902 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_Pos        (13U)}}
\DoxyCodeLine{16903 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_Msk        (0x3UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)      }}
\DoxyCodeLine{16904 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH            RTC\_TAMPCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{16905 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_0          (0x1UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)       }}
\DoxyCodeLine{16906 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPPRCH\_1          (0x2UL << RTC\_TAMPCR\_TAMPPRCH\_Pos)       }}
\DoxyCodeLine{16907 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_Pos         (11U)}}
\DoxyCodeLine{16908 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_Msk         (0x3UL << RTC\_TAMPCR\_TAMPFLT\_Pos)       }}
\DoxyCodeLine{16909 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT             RTC\_TAMPCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{16910 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_0           (0x1UL << RTC\_TAMPCR\_TAMPFLT\_Pos)        }}
\DoxyCodeLine{16911 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFLT\_1           (0x2UL << RTC\_TAMPCR\_TAMPFLT\_Pos)        }}
\DoxyCodeLine{16912 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_Pos        (8U)}}
\DoxyCodeLine{16913 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_Msk        (0x7UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)      }}
\DoxyCodeLine{16914 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ            RTC\_TAMPCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{16915 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_0          (0x1UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{16916 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_1          (0x2UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{16917 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPFREQ\_2          (0x4UL << RTC\_TAMPCR\_TAMPFREQ\_Pos)       }}
\DoxyCodeLine{16918 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS\_Pos          (7U)}}
\DoxyCodeLine{16919 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS\_Msk          (0x1UL << RTC\_TAMPCR\_TAMPTS\_Pos)        }}
\DoxyCodeLine{16920 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPTS              RTC\_TAMPCR\_TAMPTS\_Msk}}
\DoxyCodeLine{16921 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG\_Pos        (6U)}}
\DoxyCodeLine{16922 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP3TRG\_Pos)      }}
\DoxyCodeLine{16923 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3TRG            RTC\_TAMPCR\_TAMP3TRG\_Msk}}
\DoxyCodeLine{16924 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E\_Pos          (5U)}}
\DoxyCodeLine{16925 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP3E\_Pos)        }}
\DoxyCodeLine{16926 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP3E              RTC\_TAMPCR\_TAMP3E\_Msk}}
\DoxyCodeLine{16927 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG\_Pos        (4U)}}
\DoxyCodeLine{16928 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP2TRG\_Pos)      }}
\DoxyCodeLine{16929 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2TRG            RTC\_TAMPCR\_TAMP2TRG\_Msk}}
\DoxyCodeLine{16930 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E\_Pos          (3U)}}
\DoxyCodeLine{16931 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP2E\_Pos)        }}
\DoxyCodeLine{16932 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP2E              RTC\_TAMPCR\_TAMP2E\_Msk}}
\DoxyCodeLine{16933 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE\_Pos          (2U)}}
\DoxyCodeLine{16934 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE\_Msk          (0x1UL << RTC\_TAMPCR\_TAMPIE\_Pos)        }}
\DoxyCodeLine{16935 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMPIE              RTC\_TAMPCR\_TAMPIE\_Msk}}
\DoxyCodeLine{16936 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG\_Pos        (1U)}}
\DoxyCodeLine{16937 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG\_Msk        (0x1UL << RTC\_TAMPCR\_TAMP1TRG\_Pos)      }}
\DoxyCodeLine{16938 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1TRG            RTC\_TAMPCR\_TAMP1TRG\_Msk}}
\DoxyCodeLine{16939 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E\_Pos          (0U)}}
\DoxyCodeLine{16940 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E\_Msk          (0x1UL << RTC\_TAMPCR\_TAMP1E\_Pos)        }}
\DoxyCodeLine{16941 \textcolor{preprocessor}{\#define RTC\_TAMPCR\_TAMP1E              RTC\_TAMPCR\_TAMP1E\_Msk}}
\DoxyCodeLine{16942 }
\DoxyCodeLine{16943 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{16944 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos        (24U)}}
\DoxyCodeLine{16945 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk        (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)      }}
\DoxyCodeLine{16946 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS            RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{16947 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0          (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16948 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1          (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16949 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2          (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16950 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3          (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16951 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos            (0U)}}
\DoxyCodeLine{16952 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk            (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)       }}
\DoxyCodeLine{16953 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS                RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{16954 }
\DoxyCodeLine{16955 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{16956 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos        (24U)}}
\DoxyCodeLine{16957 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk        (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)      }}
\DoxyCodeLine{16958 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS            RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{16959 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0          (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16960 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1          (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16961 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2          (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16962 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3          (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)       }}
\DoxyCodeLine{16963 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos            (0U)}}
\DoxyCodeLine{16964 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk            (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)       }}
\DoxyCodeLine{16965 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS                RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{16966 }
\DoxyCodeLine{16967 \textcolor{comment}{/********************  Bits definition for RTC\_OR register  *******************/}}
\DoxyCodeLine{16968 \textcolor{preprocessor}{\#define RTC\_OR\_OUT\_RMP\_Pos             (1U)}}
\DoxyCodeLine{16969 \textcolor{preprocessor}{\#define RTC\_OR\_OUT\_RMP\_Msk             (0x1UL << RTC\_OR\_OUT\_RMP\_Pos)           }}
\DoxyCodeLine{16970 \textcolor{preprocessor}{\#define RTC\_OR\_OUT\_RMP                 RTC\_OR\_OUT\_RMP\_Msk}}
\DoxyCodeLine{16971 \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE\_Pos        (0U)}}
\DoxyCodeLine{16972 \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE\_Msk        (0x1UL << RTC\_OR\_ALARMOUTTYPE\_Pos)      }}
\DoxyCodeLine{16973 \textcolor{preprocessor}{\#define RTC\_OR\_ALARMOUTTYPE            RTC\_OR\_ALARMOUTTYPE\_Msk}}
\DoxyCodeLine{16974 }
\DoxyCodeLine{16975 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{16976 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Pos                  (0U)}}
\DoxyCodeLine{16977 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP0R\_Pos)         }}
\DoxyCodeLine{16978 \textcolor{preprocessor}{\#define RTC\_BKP0R                      RTC\_BKP0R\_Msk}}
\DoxyCodeLine{16979 }
\DoxyCodeLine{16980 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{16981 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Pos                  (0U)}}
\DoxyCodeLine{16982 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP1R\_Pos)         }}
\DoxyCodeLine{16983 \textcolor{preprocessor}{\#define RTC\_BKP1R                      RTC\_BKP1R\_Msk}}
\DoxyCodeLine{16984 }
\DoxyCodeLine{16985 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{16986 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Pos                  (0U)}}
\DoxyCodeLine{16987 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP2R\_Pos)         }}
\DoxyCodeLine{16988 \textcolor{preprocessor}{\#define RTC\_BKP2R                      RTC\_BKP2R\_Msk}}
\DoxyCodeLine{16989 }
\DoxyCodeLine{16990 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{16991 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Pos                  (0U)}}
\DoxyCodeLine{16992 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP3R\_Pos)         }}
\DoxyCodeLine{16993 \textcolor{preprocessor}{\#define RTC\_BKP3R                      RTC\_BKP3R\_Msk}}
\DoxyCodeLine{16994 }
\DoxyCodeLine{16995 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{16996 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Pos                  (0U)}}
\DoxyCodeLine{16997 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP4R\_Pos)         }}
\DoxyCodeLine{16998 \textcolor{preprocessor}{\#define RTC\_BKP4R                      RTC\_BKP4R\_Msk}}
\DoxyCodeLine{16999 }
\DoxyCodeLine{17000 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{17001 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Pos                  (0U)}}
\DoxyCodeLine{17002 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP5R\_Pos)         }}
\DoxyCodeLine{17003 \textcolor{preprocessor}{\#define RTC\_BKP5R                      RTC\_BKP5R\_Msk}}
\DoxyCodeLine{17004 }
\DoxyCodeLine{17005 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{17006 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Pos                  (0U)}}
\DoxyCodeLine{17007 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP6R\_Pos)         }}
\DoxyCodeLine{17008 \textcolor{preprocessor}{\#define RTC\_BKP6R                      RTC\_BKP6R\_Msk}}
\DoxyCodeLine{17009 }
\DoxyCodeLine{17010 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{17011 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Pos                  (0U)}}
\DoxyCodeLine{17012 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP7R\_Pos)         }}
\DoxyCodeLine{17013 \textcolor{preprocessor}{\#define RTC\_BKP7R                      RTC\_BKP7R\_Msk}}
\DoxyCodeLine{17014 }
\DoxyCodeLine{17015 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{17016 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Pos                  (0U)}}
\DoxyCodeLine{17017 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP8R\_Pos)         }}
\DoxyCodeLine{17018 \textcolor{preprocessor}{\#define RTC\_BKP8R                      RTC\_BKP8R\_Msk}}
\DoxyCodeLine{17019 }
\DoxyCodeLine{17020 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{17021 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Pos                  (0U)}}
\DoxyCodeLine{17022 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Msk                  (0xFFFFFFFFUL << RTC\_BKP9R\_Pos)         }}
\DoxyCodeLine{17023 \textcolor{preprocessor}{\#define RTC\_BKP9R                      RTC\_BKP9R\_Msk}}
\DoxyCodeLine{17024 }
\DoxyCodeLine{17025 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{17026 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Pos                 (0U)}}
\DoxyCodeLine{17027 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP10R\_Pos)        }}
\DoxyCodeLine{17028 \textcolor{preprocessor}{\#define RTC\_BKP10R                     RTC\_BKP10R\_Msk}}
\DoxyCodeLine{17029 }
\DoxyCodeLine{17030 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{17031 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Pos                 (0U)}}
\DoxyCodeLine{17032 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP11R\_Pos)        }}
\DoxyCodeLine{17033 \textcolor{preprocessor}{\#define RTC\_BKP11R                     RTC\_BKP11R\_Msk}}
\DoxyCodeLine{17034 }
\DoxyCodeLine{17035 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{17036 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Pos                 (0U)}}
\DoxyCodeLine{17037 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP12R\_Pos)        }}
\DoxyCodeLine{17038 \textcolor{preprocessor}{\#define RTC\_BKP12R                     RTC\_BKP12R\_Msk}}
\DoxyCodeLine{17039 }
\DoxyCodeLine{17040 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{17041 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Pos                 (0U)}}
\DoxyCodeLine{17042 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP13R\_Pos)        }}
\DoxyCodeLine{17043 \textcolor{preprocessor}{\#define RTC\_BKP13R                     RTC\_BKP13R\_Msk}}
\DoxyCodeLine{17044 }
\DoxyCodeLine{17045 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{17046 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Pos                 (0U)}}
\DoxyCodeLine{17047 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP14R\_Pos)        }}
\DoxyCodeLine{17048 \textcolor{preprocessor}{\#define RTC\_BKP14R                     RTC\_BKP14R\_Msk}}
\DoxyCodeLine{17049 }
\DoxyCodeLine{17050 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{17051 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Pos                 (0U)}}
\DoxyCodeLine{17052 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP15R\_Pos)        }}
\DoxyCodeLine{17053 \textcolor{preprocessor}{\#define RTC\_BKP15R                     RTC\_BKP15R\_Msk}}
\DoxyCodeLine{17054 }
\DoxyCodeLine{17055 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{17056 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Pos                 (0U)}}
\DoxyCodeLine{17057 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP16R\_Pos)        }}
\DoxyCodeLine{17058 \textcolor{preprocessor}{\#define RTC\_BKP16R                     RTC\_BKP16R\_Msk}}
\DoxyCodeLine{17059 }
\DoxyCodeLine{17060 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{17061 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Pos                 (0U)}}
\DoxyCodeLine{17062 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP17R\_Pos)        }}
\DoxyCodeLine{17063 \textcolor{preprocessor}{\#define RTC\_BKP17R                     RTC\_BKP17R\_Msk}}
\DoxyCodeLine{17064 }
\DoxyCodeLine{17065 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{17066 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Pos                 (0U)}}
\DoxyCodeLine{17067 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP18R\_Pos)        }}
\DoxyCodeLine{17068 \textcolor{preprocessor}{\#define RTC\_BKP18R                     RTC\_BKP18R\_Msk}}
\DoxyCodeLine{17069 }
\DoxyCodeLine{17070 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{17071 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Pos                 (0U)}}
\DoxyCodeLine{17072 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP19R\_Pos)        }}
\DoxyCodeLine{17073 \textcolor{preprocessor}{\#define RTC\_BKP19R                     RTC\_BKP19R\_Msk}}
\DoxyCodeLine{17074 }
\DoxyCodeLine{17075 \textcolor{comment}{/********************  Bits definition for RTC\_BKP20R register  ***************/}}
\DoxyCodeLine{17076 \textcolor{preprocessor}{\#define RTC\_BKP20R\_Pos                 (0U)}}
\DoxyCodeLine{17077 \textcolor{preprocessor}{\#define RTC\_BKP20R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP20R\_Pos)        }}
\DoxyCodeLine{17078 \textcolor{preprocessor}{\#define RTC\_BKP20R                     RTC\_BKP20R\_Msk}}
\DoxyCodeLine{17079 }
\DoxyCodeLine{17080 \textcolor{comment}{/********************  Bits definition for RTC\_BKP21R register  ***************/}}
\DoxyCodeLine{17081 \textcolor{preprocessor}{\#define RTC\_BKP21R\_Pos                 (0U)}}
\DoxyCodeLine{17082 \textcolor{preprocessor}{\#define RTC\_BKP21R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP21R\_Pos)        }}
\DoxyCodeLine{17083 \textcolor{preprocessor}{\#define RTC\_BKP21R                     RTC\_BKP21R\_Msk}}
\DoxyCodeLine{17084 }
\DoxyCodeLine{17085 \textcolor{comment}{/********************  Bits definition for RTC\_BKP22R register  ***************/}}
\DoxyCodeLine{17086 \textcolor{preprocessor}{\#define RTC\_BKP22R\_Pos                 (0U)}}
\DoxyCodeLine{17087 \textcolor{preprocessor}{\#define RTC\_BKP22R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP22R\_Pos)        }}
\DoxyCodeLine{17088 \textcolor{preprocessor}{\#define RTC\_BKP22R                     RTC\_BKP22R\_Msk}}
\DoxyCodeLine{17089 }
\DoxyCodeLine{17090 \textcolor{comment}{/********************  Bits definition for RTC\_BKP23R register  ***************/}}
\DoxyCodeLine{17091 \textcolor{preprocessor}{\#define RTC\_BKP23R\_Pos                 (0U)}}
\DoxyCodeLine{17092 \textcolor{preprocessor}{\#define RTC\_BKP23R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP23R\_Pos)        }}
\DoxyCodeLine{17093 \textcolor{preprocessor}{\#define RTC\_BKP23R                     RTC\_BKP23R\_Msk}}
\DoxyCodeLine{17094 }
\DoxyCodeLine{17095 \textcolor{comment}{/********************  Bits definition for RTC\_BKP24R register  ***************/}}
\DoxyCodeLine{17096 \textcolor{preprocessor}{\#define RTC\_BKP24R\_Pos                 (0U)}}
\DoxyCodeLine{17097 \textcolor{preprocessor}{\#define RTC\_BKP24R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP24R\_Pos)        }}
\DoxyCodeLine{17098 \textcolor{preprocessor}{\#define RTC\_BKP24R                     RTC\_BKP24R\_Msk}}
\DoxyCodeLine{17099 }
\DoxyCodeLine{17100 \textcolor{comment}{/********************  Bits definition for RTC\_BKP25R register  ***************/}}
\DoxyCodeLine{17101 \textcolor{preprocessor}{\#define RTC\_BKP25R\_Pos                 (0U)}}
\DoxyCodeLine{17102 \textcolor{preprocessor}{\#define RTC\_BKP25R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP25R\_Pos)        }}
\DoxyCodeLine{17103 \textcolor{preprocessor}{\#define RTC\_BKP25R                     RTC\_BKP25R\_Msk}}
\DoxyCodeLine{17104 }
\DoxyCodeLine{17105 \textcolor{comment}{/********************  Bits definition for RTC\_BKP26R register  ***************/}}
\DoxyCodeLine{17106 \textcolor{preprocessor}{\#define RTC\_BKP26R\_Pos                 (0U)}}
\DoxyCodeLine{17107 \textcolor{preprocessor}{\#define RTC\_BKP26R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP26R\_Pos)        }}
\DoxyCodeLine{17108 \textcolor{preprocessor}{\#define RTC\_BKP26R                     RTC\_BKP26R\_Msk}}
\DoxyCodeLine{17109 }
\DoxyCodeLine{17110 \textcolor{comment}{/********************  Bits definition for RTC\_BKP27R register  ***************/}}
\DoxyCodeLine{17111 \textcolor{preprocessor}{\#define RTC\_BKP27R\_Pos                 (0U)}}
\DoxyCodeLine{17112 \textcolor{preprocessor}{\#define RTC\_BKP27R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP27R\_Pos)        }}
\DoxyCodeLine{17113 \textcolor{preprocessor}{\#define RTC\_BKP27R                     RTC\_BKP27R\_Msk}}
\DoxyCodeLine{17114 }
\DoxyCodeLine{17115 \textcolor{comment}{/********************  Bits definition for RTC\_BKP28R register  ***************/}}
\DoxyCodeLine{17116 \textcolor{preprocessor}{\#define RTC\_BKP28R\_Pos                 (0U)}}
\DoxyCodeLine{17117 \textcolor{preprocessor}{\#define RTC\_BKP28R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP28R\_Pos)        }}
\DoxyCodeLine{17118 \textcolor{preprocessor}{\#define RTC\_BKP28R                     RTC\_BKP28R\_Msk}}
\DoxyCodeLine{17119 }
\DoxyCodeLine{17120 \textcolor{comment}{/********************  Bits definition for RTC\_BKP29R register  ***************/}}
\DoxyCodeLine{17121 \textcolor{preprocessor}{\#define RTC\_BKP29R\_Pos                 (0U)}}
\DoxyCodeLine{17122 \textcolor{preprocessor}{\#define RTC\_BKP29R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP29R\_Pos)        }}
\DoxyCodeLine{17123 \textcolor{preprocessor}{\#define RTC\_BKP29R                     RTC\_BKP29R\_Msk}}
\DoxyCodeLine{17124 }
\DoxyCodeLine{17125 \textcolor{comment}{/********************  Bits definition for RTC\_BKP30R register  ***************/}}
\DoxyCodeLine{17126 \textcolor{preprocessor}{\#define RTC\_BKP30R\_Pos                 (0U)}}
\DoxyCodeLine{17127 \textcolor{preprocessor}{\#define RTC\_BKP30R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP30R\_Pos)        }}
\DoxyCodeLine{17128 \textcolor{preprocessor}{\#define RTC\_BKP30R                     RTC\_BKP30R\_Msk}}
\DoxyCodeLine{17129 }
\DoxyCodeLine{17130 \textcolor{comment}{/********************  Bits definition for RTC\_BKP31R register  ***************/}}
\DoxyCodeLine{17131 \textcolor{preprocessor}{\#define RTC\_BKP31R\_Pos                 (0U)}}
\DoxyCodeLine{17132 \textcolor{preprocessor}{\#define RTC\_BKP31R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP31R\_Pos)        }}
\DoxyCodeLine{17133 \textcolor{preprocessor}{\#define RTC\_BKP31R                     RTC\_BKP31R\_Msk}}
\DoxyCodeLine{17134 }
\DoxyCodeLine{17135 \textcolor{comment}{/******************** Number of backup registers ******************************/}}
\DoxyCodeLine{17136 \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER\_Pos             (5U)}}
\DoxyCodeLine{17137 \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER\_Msk             (0x1UL << RTC\_BKP\_NUMBER\_Pos)           }}
\DoxyCodeLine{17138 \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER                 RTC\_BKP\_NUMBER\_Msk}}
\DoxyCodeLine{17139 }
\DoxyCodeLine{17140 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17141 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17142 \textcolor{comment}{/*                              SPDIF-\/RX Interface                            */}}
\DoxyCodeLine{17143 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17144 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17145 \textcolor{comment}{/********************  Bit definition for SPDIF\_CR register  ******************/}}
\DoxyCodeLine{17146 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_SPDIFEN\_Pos      (0U)}}
\DoxyCodeLine{17147 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_SPDIFEN\_Msk      (0x3UL << SPDIFRX\_CR\_SPDIFEN\_Pos)          }}
\DoxyCodeLine{17148 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_SPDIFEN          SPDIFRX\_CR\_SPDIFEN\_Msk                     }}
\DoxyCodeLine{17149 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXDMAEN\_Pos      (2U)}}
\DoxyCodeLine{17150 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXDMAEN\_Msk      (0x1UL << SPDIFRX\_CR\_RXDMAEN\_Pos)          }}
\DoxyCodeLine{17151 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXDMAEN          SPDIFRX\_CR\_RXDMAEN\_Msk                     }}
\DoxyCodeLine{17152 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXSTEO\_Pos       (3U)}}
\DoxyCodeLine{17153 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXSTEO\_Msk       (0x1UL << SPDIFRX\_CR\_RXSTEO\_Pos)           }}
\DoxyCodeLine{17154 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_RXSTEO           SPDIFRX\_CR\_RXSTEO\_Msk                      }}
\DoxyCodeLine{17155 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_DRFMT\_Pos        (4U)}}
\DoxyCodeLine{17156 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_DRFMT\_Msk        (0x3UL << SPDIFRX\_CR\_DRFMT\_Pos)            }}
\DoxyCodeLine{17157 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_DRFMT            SPDIFRX\_CR\_DRFMT\_Msk                       }}
\DoxyCodeLine{17158 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PMSK\_Pos         (6U)}}
\DoxyCodeLine{17159 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PMSK\_Msk         (0x1UL << SPDIFRX\_CR\_PMSK\_Pos)             }}
\DoxyCodeLine{17160 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PMSK             SPDIFRX\_CR\_PMSK\_Msk                        }}
\DoxyCodeLine{17161 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_VMSK\_Pos         (7U)}}
\DoxyCodeLine{17162 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_VMSK\_Msk         (0x1UL << SPDIFRX\_CR\_VMSK\_Pos)             }}
\DoxyCodeLine{17163 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_VMSK             SPDIFRX\_CR\_VMSK\_Msk                        }}
\DoxyCodeLine{17164 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CUMSK\_Pos        (8U)}}
\DoxyCodeLine{17165 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CUMSK\_Msk        (0x1UL << SPDIFRX\_CR\_CUMSK\_Pos)            }}
\DoxyCodeLine{17166 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CUMSK            SPDIFRX\_CR\_CUMSK\_Msk                       }}
\DoxyCodeLine{17167 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PTMSK\_Pos        (9U)}}
\DoxyCodeLine{17168 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PTMSK\_Msk        (0x1UL << SPDIFRX\_CR\_PTMSK\_Pos)            }}
\DoxyCodeLine{17169 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_PTMSK            SPDIFRX\_CR\_PTMSK\_Msk                       }}
\DoxyCodeLine{17170 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CBDMAEN\_Pos      (10U)}}
\DoxyCodeLine{17171 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CBDMAEN\_Msk      (0x1UL << SPDIFRX\_CR\_CBDMAEN\_Pos)          }}
\DoxyCodeLine{17172 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CBDMAEN          SPDIFRX\_CR\_CBDMAEN\_Msk                     }}
\DoxyCodeLine{17173 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CHSEL\_Pos        (11U)}}
\DoxyCodeLine{17174 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CHSEL\_Msk        (0x1UL << SPDIFRX\_CR\_CHSEL\_Pos)            }}
\DoxyCodeLine{17175 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CHSEL            SPDIFRX\_CR\_CHSEL\_Msk                       }}
\DoxyCodeLine{17176 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_NBTR\_Pos         (12U)}}
\DoxyCodeLine{17177 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_NBTR\_Msk         (0x3UL << SPDIFRX\_CR\_NBTR\_Pos)             }}
\DoxyCodeLine{17178 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_NBTR             SPDIFRX\_CR\_NBTR\_Msk                        }}
\DoxyCodeLine{17179 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_WFA\_Pos          (14U)}}
\DoxyCodeLine{17180 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_WFA\_Msk          (0x1UL << SPDIFRX\_CR\_WFA\_Pos)              }}
\DoxyCodeLine{17181 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_WFA              SPDIFRX\_CR\_WFA\_Msk                         }}
\DoxyCodeLine{17182 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_INSEL\_Pos        (16U)}}
\DoxyCodeLine{17183 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_INSEL\_Msk        (0x7UL << SPDIFRX\_CR\_INSEL\_Pos)            }}
\DoxyCodeLine{17184 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_INSEL            SPDIFRX\_CR\_INSEL\_Msk                       }}
\DoxyCodeLine{17185 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSEN\_Pos        (20U)}}
\DoxyCodeLine{17186 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSEN\_Msk        (0x1UL << SPDIFRX\_CR\_CKSEN\_Pos)            }}
\DoxyCodeLine{17187 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSEN            SPDIFRX\_CR\_CKSEN\_Msk                       }}
\DoxyCodeLine{17188 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSBKPEN\_Pos     (21U)}}
\DoxyCodeLine{17189 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSBKPEN\_Msk     (0x1UL << SPDIFRX\_CR\_CKSBKPEN\_Pos)         }}
\DoxyCodeLine{17190 \textcolor{preprocessor}{\#define SPDIFRX\_CR\_CKSBKPEN         SPDIFRX\_CR\_CKSBKPEN\_Msk                    }}
\DoxyCodeLine{17192 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_IMR register  *******************/}}
\DoxyCodeLine{17193 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_RXNEIE\_Pos      (0U)}}
\DoxyCodeLine{17194 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_RXNEIE\_Msk      (0x1UL << SPDIFRX\_IMR\_RXNEIE\_Pos)          }}
\DoxyCodeLine{17195 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_RXNEIE          SPDIFRX\_IMR\_RXNEIE\_Msk                     }}
\DoxyCodeLine{17196 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_CSRNEIE\_Pos     (1U)}}
\DoxyCodeLine{17197 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_CSRNEIE\_Msk     (0x1UL << SPDIFRX\_IMR\_CSRNEIE\_Pos)         }}
\DoxyCodeLine{17198 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_CSRNEIE         SPDIFRX\_IMR\_CSRNEIE\_Msk                    }}
\DoxyCodeLine{17199 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_PERRIE\_Pos      (2U)}}
\DoxyCodeLine{17200 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_PERRIE\_Msk      (0x1UL << SPDIFRX\_IMR\_PERRIE\_Pos)          }}
\DoxyCodeLine{17201 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_PERRIE          SPDIFRX\_IMR\_PERRIE\_Msk                     }}
\DoxyCodeLine{17202 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_OVRIE\_Pos       (3U)}}
\DoxyCodeLine{17203 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_OVRIE\_Msk       (0x1UL << SPDIFRX\_IMR\_OVRIE\_Pos)           }}
\DoxyCodeLine{17204 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_OVRIE           SPDIFRX\_IMR\_OVRIE\_Msk                      }}
\DoxyCodeLine{17205 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SBLKIE\_Pos      (4U)}}
\DoxyCodeLine{17206 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SBLKIE\_Msk      (0x1UL << SPDIFRX\_IMR\_SBLKIE\_Pos)          }}
\DoxyCodeLine{17207 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SBLKIE          SPDIFRX\_IMR\_SBLKIE\_Msk                     }}
\DoxyCodeLine{17208 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SYNCDIE\_Pos     (5U)}}
\DoxyCodeLine{17209 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SYNCDIE\_Msk     (0x1UL << SPDIFRX\_IMR\_SYNCDIE\_Pos)         }}
\DoxyCodeLine{17210 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_SYNCDIE         SPDIFRX\_IMR\_SYNCDIE\_Msk                    }}
\DoxyCodeLine{17211 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_IFEIE\_Pos       (6U)}}
\DoxyCodeLine{17212 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_IFEIE\_Msk       (0x1UL << SPDIFRX\_IMR\_IFEIE\_Pos)           }}
\DoxyCodeLine{17213 \textcolor{preprocessor}{\#define SPDIFRX\_IMR\_IFEIE           SPDIFRX\_IMR\_IFEIE\_Msk                      }}
\DoxyCodeLine{17215 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_SR register  *******************/}}
\DoxyCodeLine{17216 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_RXNE\_Pos         (0U)}}
\DoxyCodeLine{17217 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_RXNE\_Msk         (0x1UL << SPDIFRX\_SR\_RXNE\_Pos)             }}
\DoxyCodeLine{17218 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_RXNE             SPDIFRX\_SR\_RXNE\_Msk                        }}
\DoxyCodeLine{17219 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_CSRNE\_Pos        (1U)}}
\DoxyCodeLine{17220 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_CSRNE\_Msk        (0x1UL << SPDIFRX\_SR\_CSRNE\_Pos)            }}
\DoxyCodeLine{17221 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_CSRNE            SPDIFRX\_SR\_CSRNE\_Msk                       }}
\DoxyCodeLine{17222 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_PERR\_Pos         (2U)}}
\DoxyCodeLine{17223 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_PERR\_Msk         (0x1UL << SPDIFRX\_SR\_PERR\_Pos)             }}
\DoxyCodeLine{17224 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_PERR             SPDIFRX\_SR\_PERR\_Msk                        }}
\DoxyCodeLine{17225 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_OVR\_Pos          (3U)}}
\DoxyCodeLine{17226 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_OVR\_Msk          (0x1UL << SPDIFRX\_SR\_OVR\_Pos)              }}
\DoxyCodeLine{17227 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_OVR              SPDIFRX\_SR\_OVR\_Msk                         }}
\DoxyCodeLine{17228 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SBD\_Pos          (4U)}}
\DoxyCodeLine{17229 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SBD\_Msk          (0x1UL << SPDIFRX\_SR\_SBD\_Pos)              }}
\DoxyCodeLine{17230 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SBD              SPDIFRX\_SR\_SBD\_Msk                         }}
\DoxyCodeLine{17231 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SYNCD\_Pos        (5U)}}
\DoxyCodeLine{17232 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SYNCD\_Msk        (0x1UL << SPDIFRX\_SR\_SYNCD\_Pos)            }}
\DoxyCodeLine{17233 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SYNCD            SPDIFRX\_SR\_SYNCD\_Msk                       }}
\DoxyCodeLine{17234 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_FERR\_Pos         (6U)}}
\DoxyCodeLine{17235 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_FERR\_Msk         (0x1UL << SPDIFRX\_SR\_FERR\_Pos)             }}
\DoxyCodeLine{17236 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_FERR             SPDIFRX\_SR\_FERR\_Msk                        }}
\DoxyCodeLine{17237 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SERR\_Pos         (7U)}}
\DoxyCodeLine{17238 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SERR\_Msk         (0x1UL << SPDIFRX\_SR\_SERR\_Pos)             }}
\DoxyCodeLine{17239 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_SERR             SPDIFRX\_SR\_SERR\_Msk                        }}
\DoxyCodeLine{17240 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_TERR\_Pos         (8U)}}
\DoxyCodeLine{17241 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_TERR\_Msk         (0x1UL << SPDIFRX\_SR\_TERR\_Pos)             }}
\DoxyCodeLine{17242 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_TERR             SPDIFRX\_SR\_TERR\_Msk                        }}
\DoxyCodeLine{17243 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_WIDTH5\_Pos       (16U)}}
\DoxyCodeLine{17244 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_WIDTH5\_Msk       (0x7FFFUL << SPDIFRX\_SR\_WIDTH5\_Pos)        }}
\DoxyCodeLine{17245 \textcolor{preprocessor}{\#define SPDIFRX\_SR\_WIDTH5           SPDIFRX\_SR\_WIDTH5\_Msk                      }}
\DoxyCodeLine{17247 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_IFCR register  *******************/}}
\DoxyCodeLine{17248 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_PERRCF\_Pos     (2U)}}
\DoxyCodeLine{17249 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_PERRCF\_Msk     (0x1UL << SPDIFRX\_IFCR\_PERRCF\_Pos)         }}
\DoxyCodeLine{17250 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_PERRCF         SPDIFRX\_IFCR\_PERRCF\_Msk                    }}
\DoxyCodeLine{17251 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_OVRCF\_Pos      (3U)}}
\DoxyCodeLine{17252 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_OVRCF\_Msk      (0x1UL << SPDIFRX\_IFCR\_OVRCF\_Pos)          }}
\DoxyCodeLine{17253 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_OVRCF          SPDIFRX\_IFCR\_OVRCF\_Msk                     }}
\DoxyCodeLine{17254 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SBDCF\_Pos      (4U)}}
\DoxyCodeLine{17255 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SBDCF\_Msk      (0x1UL << SPDIFRX\_IFCR\_SBDCF\_Pos)          }}
\DoxyCodeLine{17256 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SBDCF          SPDIFRX\_IFCR\_SBDCF\_Msk                     }}
\DoxyCodeLine{17257 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SYNCDCF\_Pos    (5U)}}
\DoxyCodeLine{17258 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SYNCDCF\_Msk    (0x1UL << SPDIFRX\_IFCR\_SYNCDCF\_Pos)        }}
\DoxyCodeLine{17259 \textcolor{preprocessor}{\#define SPDIFRX\_IFCR\_SYNCDCF        SPDIFRX\_IFCR\_SYNCDCF\_Msk                   }}
\DoxyCodeLine{17261 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_DR register  (DRFMT = 0b00 case) *******************/}}
\DoxyCodeLine{17262 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_DR\_Pos          (0U)}}
\DoxyCodeLine{17263 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_DR\_Msk          (0xFFFFFFUL << SPDIFRX\_DR0\_DR\_Pos)         }}
\DoxyCodeLine{17264 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_DR              SPDIFRX\_DR0\_DR\_Msk                         }}
\DoxyCodeLine{17265 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PE\_Pos          (24U)}}
\DoxyCodeLine{17266 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PE\_Msk          (0x1UL << SPDIFRX\_DR0\_PE\_Pos)              }}
\DoxyCodeLine{17267 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PE              SPDIFRX\_DR0\_PE\_Msk                         }}
\DoxyCodeLine{17268 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_V\_Pos           (25U)}}
\DoxyCodeLine{17269 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_V\_Msk           (0x1UL << SPDIFRX\_DR0\_V\_Pos)               }}
\DoxyCodeLine{17270 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_V               SPDIFRX\_DR0\_V\_Msk                          }}
\DoxyCodeLine{17271 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_U\_Pos           (26U)}}
\DoxyCodeLine{17272 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_U\_Msk           (0x1UL << SPDIFRX\_DR0\_U\_Pos)               }}
\DoxyCodeLine{17273 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_U               SPDIFRX\_DR0\_U\_Msk                          }}
\DoxyCodeLine{17274 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_C\_Pos           (27U)}}
\DoxyCodeLine{17275 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_C\_Msk           (0x1UL << SPDIFRX\_DR0\_C\_Pos)               }}
\DoxyCodeLine{17276 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_C               SPDIFRX\_DR0\_C\_Msk                          }}
\DoxyCodeLine{17277 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PT\_Pos          (28U)}}
\DoxyCodeLine{17278 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PT\_Msk          (0x3UL << SPDIFRX\_DR0\_PT\_Pos)              }}
\DoxyCodeLine{17279 \textcolor{preprocessor}{\#define SPDIFRX\_DR0\_PT              SPDIFRX\_DR0\_PT\_Msk                         }}
\DoxyCodeLine{17281 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_DR register  (DRFMT = 0b01 case) *******************/}}
\DoxyCodeLine{17282 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DR\_Pos          (8U)}}
\DoxyCodeLine{17283 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DR\_Msk          (0xFFFFFFUL << SPDIFRX\_DR1\_DR\_Pos)         }}
\DoxyCodeLine{17284 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DR              SPDIFRX\_DR1\_DR\_Msk                         }}
\DoxyCodeLine{17285 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PT\_Pos          (4U)}}
\DoxyCodeLine{17286 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PT\_Msk          (0x3UL << SPDIFRX\_DR1\_PT\_Pos)              }}
\DoxyCodeLine{17287 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PT              SPDIFRX\_DR1\_PT\_Msk                         }}
\DoxyCodeLine{17288 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_C\_Pos           (3U)}}
\DoxyCodeLine{17289 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_C\_Msk           (0x1UL << SPDIFRX\_DR1\_C\_Pos)               }}
\DoxyCodeLine{17290 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_C               SPDIFRX\_DR1\_C\_Msk                          }}
\DoxyCodeLine{17291 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_U\_Pos           (2U)}}
\DoxyCodeLine{17292 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_U\_Msk           (0x1UL << SPDIFRX\_DR1\_U\_Pos)               }}
\DoxyCodeLine{17293 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_U               SPDIFRX\_DR1\_U\_Msk                          }}
\DoxyCodeLine{17294 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_V\_Pos           (1U)}}
\DoxyCodeLine{17295 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_V\_Msk           (0x1UL << SPDIFRX\_DR1\_V\_Pos)               }}
\DoxyCodeLine{17296 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_V               SPDIFRX\_DR1\_V\_Msk                          }}
\DoxyCodeLine{17297 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PE\_Pos          (0U)}}
\DoxyCodeLine{17298 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PE\_Msk          (0x1UL << SPDIFRX\_DR1\_PE\_Pos)              }}
\DoxyCodeLine{17299 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_PE              SPDIFRX\_DR1\_PE\_Msk                         }}
\DoxyCodeLine{17301 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_DR register  (DRFMT = 0b10 case) *******************/}}
\DoxyCodeLine{17302 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL1\_Pos       (16U)}}
\DoxyCodeLine{17303 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL1\_Msk       (0xFFFFUL << SPDIFRX\_DR1\_DRNL1\_Pos)        }}
\DoxyCodeLine{17304 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL1           SPDIFRX\_DR1\_DRNL1\_Msk                      }}
\DoxyCodeLine{17305 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL2\_Pos       (0U)}}
\DoxyCodeLine{17306 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL2\_Msk       (0xFFFFUL << SPDIFRX\_DR1\_DRNL2\_Pos)        }}
\DoxyCodeLine{17307 \textcolor{preprocessor}{\#define SPDIFRX\_DR1\_DRNL2           SPDIFRX\_DR1\_DRNL2\_Msk                      }}
\DoxyCodeLine{17309 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_CSR register   *******************/}}
\DoxyCodeLine{17310 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_USR\_Pos         (0U)}}
\DoxyCodeLine{17311 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_USR\_Msk         (0xFFFFUL << SPDIFRX\_CSR\_USR\_Pos)          }}
\DoxyCodeLine{17312 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_USR             SPDIFRX\_CSR\_USR\_Msk                        }}
\DoxyCodeLine{17313 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_CS\_Pos          (16U)}}
\DoxyCodeLine{17314 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_CS\_Msk          (0xFFUL << SPDIFRX\_CSR\_CS\_Pos)             }}
\DoxyCodeLine{17315 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_CS              SPDIFRX\_CSR\_CS\_Msk                         }}
\DoxyCodeLine{17316 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_SOB\_Pos         (24U)}}
\DoxyCodeLine{17317 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_SOB\_Msk         (0x1UL << SPDIFRX\_CSR\_SOB\_Pos)             }}
\DoxyCodeLine{17318 \textcolor{preprocessor}{\#define SPDIFRX\_CSR\_SOB             SPDIFRX\_CSR\_SOB\_Msk                        }}
\DoxyCodeLine{17320 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_DIR register    *******************/}}
\DoxyCodeLine{17321 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_THI\_Pos         (0U)}}
\DoxyCodeLine{17322 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_THI\_Msk         (0x1FFFUL << SPDIFRX\_DIR\_THI\_Pos)          }}
\DoxyCodeLine{17323 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_THI             SPDIFRX\_DIR\_THI\_Msk                        }}
\DoxyCodeLine{17324 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_TLO\_Pos         (16U)}}
\DoxyCodeLine{17325 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_TLO\_Msk         (0x1FFFUL << SPDIFRX\_DIR\_TLO\_Pos)          }}
\DoxyCodeLine{17326 \textcolor{preprocessor}{\#define SPDIFRX\_DIR\_TLO             SPDIFRX\_DIR\_TLO\_Msk                        }}
\DoxyCodeLine{17328 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_VERR register    *******************/}}
\DoxyCodeLine{17329 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MINREV\_Pos     (0U)}}
\DoxyCodeLine{17330 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MINREV\_Msk     (0xFUL << SPDIFRX\_VERR\_MINREV\_Pos)         }}
\DoxyCodeLine{17331 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MINREV         SPDIFRX\_VERR\_MINREV\_Msk                    }}
\DoxyCodeLine{17332 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MAJREV\_Pos     (4U)}}
\DoxyCodeLine{17333 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MAJREV\_Msk     (0xFUL << SPDIFRX\_VERR\_MAJREV\_Pos)         }}
\DoxyCodeLine{17334 \textcolor{preprocessor}{\#define SPDIFRX\_VERR\_MAJREV         SPDIFRX\_VERR\_MAJREV\_Msk                    }}
\DoxyCodeLine{17336 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_IDR register    *******************/}}
\DoxyCodeLine{17337 \textcolor{preprocessor}{\#define SPDIFRX\_IDR\_ID\_Pos          (0U)}}
\DoxyCodeLine{17338 \textcolor{preprocessor}{\#define SPDIFRX\_IDR\_ID\_Msk          (0xFFFFFFFFUL << SPDIFRX\_IDR\_ID\_Pos)       }}
\DoxyCodeLine{17339 \textcolor{preprocessor}{\#define SPDIFRX\_IDR\_ID              SPDIFRX\_IDR\_ID\_Msk                         }}
\DoxyCodeLine{17341 \textcolor{comment}{/*******************  Bit definition for SPDIFRX\_SIDR register    *******************/}}
\DoxyCodeLine{17342 \textcolor{preprocessor}{\#define SPDIFRX\_SIDR\_SID\_Pos        (0U)}}
\DoxyCodeLine{17343 \textcolor{preprocessor}{\#define SPDIFRX\_SIDR\_SID\_Msk        (0xFFFFFFFFUL << SPDIFRX\_SIDR\_SID\_Pos)     }}
\DoxyCodeLine{17344 \textcolor{preprocessor}{\#define SPDIFRX\_SIDR\_SID            SPDIFRX\_SIDR\_SID\_Msk                       }}
\DoxyCodeLine{17346 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17347 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17348 \textcolor{comment}{/*                          Serial Audio Interface                            */}}
\DoxyCodeLine{17349 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17350 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17351 \textcolor{comment}{/*******************************  SAI VERSION  ********************************/}}
\DoxyCodeLine{17352 \textcolor{preprocessor}{\#define SAI\_VER\_V2\_1}}
\DoxyCodeLine{17353 }
\DoxyCodeLine{17354 \textcolor{comment}{/********************  Bit definition for SAI\_GCR register  *******************/}}
\DoxyCodeLine{17355 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Pos         (0U)}}
\DoxyCodeLine{17356 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Msk         (0x3UL << SAI\_GCR\_SYNCIN\_Pos)               }}
\DoxyCodeLine{17357 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN             SAI\_GCR\_SYNCIN\_Msk                          }}
\DoxyCodeLine{17358 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_0           (0x1UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{17359 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_1           (0x2UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{17361 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Pos        (4U)}}
\DoxyCodeLine{17362 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Msk        (0x3UL << SAI\_GCR\_SYNCOUT\_Pos)              }}
\DoxyCodeLine{17363 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT            SAI\_GCR\_SYNCOUT\_Msk                         }}
\DoxyCodeLine{17364 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_0          (0x1UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{17365 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_1          (0x2UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{17367 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR1 register  *******************/}}
\DoxyCodeLine{17368 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Pos          (0U)}}
\DoxyCodeLine{17369 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Msk          (0x3UL << SAI\_xCR1\_MODE\_Pos)                }}
\DoxyCodeLine{17370 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE              SAI\_xCR1\_MODE\_Msk                           }}
\DoxyCodeLine{17371 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_0            (0x1UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{17372 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_1            (0x2UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{17374 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Pos        (2U)}}
\DoxyCodeLine{17375 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Msk        (0x3UL << SAI\_xCR1\_PRTCFG\_Pos)              }}
\DoxyCodeLine{17376 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG            SAI\_xCR1\_PRTCFG\_Msk                         }}
\DoxyCodeLine{17377 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_0          (0x1UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{17378 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_1          (0x2UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{17380 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Pos            (5U)}}
\DoxyCodeLine{17381 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Msk            (0x7UL << SAI\_xCR1\_DS\_Pos)                  }}
\DoxyCodeLine{17382 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS                SAI\_xCR1\_DS\_Msk                             }}
\DoxyCodeLine{17383 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_0              (0x1UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{17384 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_1              (0x2UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{17385 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_2              (0x4UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{17387 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Pos      (8U)}}
\DoxyCodeLine{17388 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Msk      (0x1UL << SAI\_xCR1\_LSBFIRST\_Pos)            }}
\DoxyCodeLine{17389 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST          SAI\_xCR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{17390 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Pos         (9U)}}
\DoxyCodeLine{17391 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Msk         (0x1UL << SAI\_xCR1\_CKSTR\_Pos)               }}
\DoxyCodeLine{17392 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR             SAI\_xCR1\_CKSTR\_Msk                          }}
\DoxyCodeLine{17394 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Pos        (10U)}}
\DoxyCodeLine{17395 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Msk        (0x3UL << SAI\_xCR1\_SYNCEN\_Pos)              }}
\DoxyCodeLine{17396 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN            SAI\_xCR1\_SYNCEN\_Msk                         }}
\DoxyCodeLine{17397 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_0          (0x1UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{17398 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_1          (0x2UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{17400 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Pos          (12U)}}
\DoxyCodeLine{17401 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Msk          (0x1UL << SAI\_xCR1\_MONO\_Pos)                }}
\DoxyCodeLine{17402 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO              SAI\_xCR1\_MONO\_Msk                           }}
\DoxyCodeLine{17403 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Pos       (13U)}}
\DoxyCodeLine{17404 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Msk       (0x1UL << SAI\_xCR1\_OUTDRIV\_Pos)             }}
\DoxyCodeLine{17405 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV           SAI\_xCR1\_OUTDRIV\_Msk                        }}
\DoxyCodeLine{17406 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Pos         (16U)}}
\DoxyCodeLine{17407 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Msk         (0x1UL << SAI\_xCR1\_SAIEN\_Pos)               }}
\DoxyCodeLine{17408 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN             SAI\_xCR1\_SAIEN\_Msk                          }}
\DoxyCodeLine{17409 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Pos         (17U)}}
\DoxyCodeLine{17410 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Msk         (0x1UL << SAI\_xCR1\_DMAEN\_Pos)               }}
\DoxyCodeLine{17411 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN             SAI\_xCR1\_DMAEN\_Msk                          }}
\DoxyCodeLine{17412 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Pos         (19U)}}
\DoxyCodeLine{17413 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Msk         (0x1UL << SAI\_xCR1\_NODIV\_Pos)               }}
\DoxyCodeLine{17414 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV             SAI\_xCR1\_NODIV\_Msk                          }}
\DoxyCodeLine{17416 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Pos        (20U)}}
\DoxyCodeLine{17417 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Msk        (0x3FUL << SAI\_xCR1\_MCKDIV\_Pos)             }}
\DoxyCodeLine{17418 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV            SAI\_xCR1\_MCKDIV\_Msk                         }}
\DoxyCodeLine{17419 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_0          (0x01UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17420 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_1          (0x02UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17421 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_2          (0x04UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17422 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_3          (0x08UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17423 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_4          (0x10UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17424 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_5          (0x20UL << SAI\_xCR1\_MCKDIV\_Pos)              }}
\DoxyCodeLine{17426 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Pos         (27U)}}
\DoxyCodeLine{17427 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN\_Msk         (0x1UL << SAI\_xCR1\_MCKEN\_Pos)               }}
\DoxyCodeLine{17428 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKEN             SAI\_xCR1\_MCKEN\_Msk                          }}
\DoxyCodeLine{17430 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Pos           (26U)}}
\DoxyCodeLine{17431 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR\_Msk           (0x1UL << SAI\_xCR1\_OSR\_Pos)                 }}
\DoxyCodeLine{17432 \textcolor{preprocessor}{\#define SAI\_xCR1\_OSR               SAI\_xCR1\_OSR\_Msk                            }}
\DoxyCodeLine{17434 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{17435 \textcolor{preprocessor}{\#define  SAI\_xCR1\_NOMCK               SAI\_xCR1\_NODIV}}
\DoxyCodeLine{17436 }
\DoxyCodeLine{17437 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR2 register  *******************/}}
\DoxyCodeLine{17438 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Pos           (0U)}}
\DoxyCodeLine{17439 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Msk           (0x7UL << SAI\_xCR2\_FTH\_Pos)                 }}
\DoxyCodeLine{17440 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH               SAI\_xCR2\_FTH\_Msk                            }}
\DoxyCodeLine{17441 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_0             (0x1UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{17442 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_1             (0x2UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{17443 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_2             (0x4UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{17445 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Pos        (3U)}}
\DoxyCodeLine{17446 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Msk        (0x1UL << SAI\_xCR2\_FFLUSH\_Pos)              }}
\DoxyCodeLine{17447 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH            SAI\_xCR2\_FFLUSH\_Msk                         }}
\DoxyCodeLine{17448 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Pos          (4U)}}
\DoxyCodeLine{17449 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Msk          (0x1UL << SAI\_xCR2\_TRIS\_Pos)                }}
\DoxyCodeLine{17450 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS              SAI\_xCR2\_TRIS\_Msk                           }}
\DoxyCodeLine{17451 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Pos          (5U)}}
\DoxyCodeLine{17452 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Msk          (0x1UL << SAI\_xCR2\_MUTE\_Pos)                }}
\DoxyCodeLine{17453 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE              SAI\_xCR2\_MUTE\_Msk                           }}
\DoxyCodeLine{17454 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Pos       (6U)}}
\DoxyCodeLine{17455 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Msk       (0x1UL << SAI\_xCR2\_MUTEVAL\_Pos)             }}
\DoxyCodeLine{17456 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL           SAI\_xCR2\_MUTEVAL\_Msk                        }}
\DoxyCodeLine{17458 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Pos       (7U)}}
\DoxyCodeLine{17459 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Msk       (0x3FUL << SAI\_xCR2\_MUTECNT\_Pos)            }}
\DoxyCodeLine{17460 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT           SAI\_xCR2\_MUTECNT\_Msk                        }}
\DoxyCodeLine{17461 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_0         (0x01UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17462 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_1         (0x02UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17463 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_2         (0x04UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17464 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_3         (0x08UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17465 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_4         (0x10UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17466 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_5         (0x20UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{17468 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Pos           (13U)}}
\DoxyCodeLine{17469 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Msk           (0x1UL << SAI\_xCR2\_CPL\_Pos)                 }}
\DoxyCodeLine{17470 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL               SAI\_xCR2\_CPL\_Msk                            }}
\DoxyCodeLine{17472 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Pos          (14U)}}
\DoxyCodeLine{17473 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Msk          (0x3UL << SAI\_xCR2\_COMP\_Pos)                }}
\DoxyCodeLine{17474 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP              SAI\_xCR2\_COMP\_Msk                           }}
\DoxyCodeLine{17475 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_0            (0x1UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{17476 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_1            (0x2UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{17478 \textcolor{comment}{/******************  Bit definition for SAI\_xFRCR register  *******************/}}
\DoxyCodeLine{17479 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Pos          (0U)}}
\DoxyCodeLine{17480 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Msk          (0xFFUL << SAI\_xFRCR\_FRL\_Pos)               }}
\DoxyCodeLine{17481 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL              SAI\_xFRCR\_FRL\_Msk                           }}
\DoxyCodeLine{17482 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_0            (0x01UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17483 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_1            (0x02UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17484 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_2            (0x04UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17485 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_3            (0x08UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17486 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_4            (0x10UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17487 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_5            (0x20UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17488 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_6            (0x40UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17489 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_7            (0x80UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{17491 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Pos        (8U)}}
\DoxyCodeLine{17492 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Msk        (0x7FUL << SAI\_xFRCR\_FSALL\_Pos)             }}
\DoxyCodeLine{17493 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL            SAI\_xFRCR\_FSALL\_Msk                         }}
\DoxyCodeLine{17494 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_0          (0x01UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17495 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_1          (0x02UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17496 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_2          (0x04UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17497 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_3          (0x08UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17498 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_4          (0x10UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17499 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_5          (0x20UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17500 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_6          (0x40UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{17502 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Pos        (16U)}}
\DoxyCodeLine{17503 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Msk        (0x1UL << SAI\_xFRCR\_FSDEF\_Pos)              }}
\DoxyCodeLine{17504 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF            SAI\_xFRCR\_FSDEF\_Msk                         }}
\DoxyCodeLine{17505 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Pos        (17U)}}
\DoxyCodeLine{17506 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Msk        (0x1UL << SAI\_xFRCR\_FSPOL\_Pos)              }}
\DoxyCodeLine{17507 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL            SAI\_xFRCR\_FSPOL\_Msk                         }}
\DoxyCodeLine{17508 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Pos        (18U)}}
\DoxyCodeLine{17509 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Msk        (0x1UL << SAI\_xFRCR\_FSOFF\_Pos)              }}
\DoxyCodeLine{17510 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF            SAI\_xFRCR\_FSOFF\_Msk                         }}
\DoxyCodeLine{17512 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{17513 \textcolor{preprocessor}{\#define  SAI\_xFRCR\_FSPO                      SAI\_xFRCR\_FSPOL}}
\DoxyCodeLine{17514 }
\DoxyCodeLine{17515 \textcolor{comment}{/******************  Bit definition for SAI\_xSLOTR register  *******************/}}
\DoxyCodeLine{17516 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Pos       (0U)}}
\DoxyCodeLine{17517 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Msk       (0x1FUL << SAI\_xSLOTR\_FBOFF\_Pos)            }}
\DoxyCodeLine{17518 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF           SAI\_xSLOTR\_FBOFF\_Msk                        }}
\DoxyCodeLine{17519 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_0         (0x01UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{17520 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_1         (0x02UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{17521 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_2         (0x04UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{17522 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_3         (0x08UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{17523 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_4         (0x10UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{17525 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Pos      (6U)}}
\DoxyCodeLine{17526 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Msk      (0x3UL << SAI\_xSLOTR\_SLOTSZ\_Pos)            }}
\DoxyCodeLine{17527 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ          SAI\_xSLOTR\_SLOTSZ\_Msk                       }}
\DoxyCodeLine{17528 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_0        (0x1UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{17529 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_1        (0x2UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{17531 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Pos      (8U)}}
\DoxyCodeLine{17532 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Msk      (0xFUL << SAI\_xSLOTR\_NBSLOT\_Pos)            }}
\DoxyCodeLine{17533 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT          SAI\_xSLOTR\_NBSLOT\_Msk                       }}
\DoxyCodeLine{17534 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_0        (0x1UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{17535 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_1        (0x2UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{17536 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_2        (0x4UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{17537 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_3        (0x8UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{17539 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Pos      (16U)}}
\DoxyCodeLine{17540 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Msk      (0xFFFFUL << SAI\_xSLOTR\_SLOTEN\_Pos)         }}
\DoxyCodeLine{17541 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN          SAI\_xSLOTR\_SLOTEN\_Msk                       }}
\DoxyCodeLine{17543 \textcolor{comment}{/*******************  Bit definition for SAI\_xIMR register  *******************/}}
\DoxyCodeLine{17544 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Pos      (0U)}}
\DoxyCodeLine{17545 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Msk      (0x1UL << SAI\_xIMR\_OVRUDRIE\_Pos)            }}
\DoxyCodeLine{17546 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE          SAI\_xIMR\_OVRUDRIE\_Msk                       }}
\DoxyCodeLine{17547 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Pos     (1U)}}
\DoxyCodeLine{17548 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Msk     (0x1UL << SAI\_xIMR\_MUTEDETIE\_Pos)           }}
\DoxyCodeLine{17549 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE         SAI\_xIMR\_MUTEDETIE\_Msk                      }}
\DoxyCodeLine{17550 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Pos      (2U)}}
\DoxyCodeLine{17551 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Msk      (0x1UL << SAI\_xIMR\_WCKCFGIE\_Pos)            }}
\DoxyCodeLine{17552 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE          SAI\_xIMR\_WCKCFGIE\_Msk                       }}
\DoxyCodeLine{17553 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Pos        (3U)}}
\DoxyCodeLine{17554 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Msk        (0x1UL << SAI\_xIMR\_FREQIE\_Pos)              }}
\DoxyCodeLine{17555 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE            SAI\_xIMR\_FREQIE\_Msk                         }}
\DoxyCodeLine{17556 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Pos       (4U)}}
\DoxyCodeLine{17557 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Msk       (0x1UL << SAI\_xIMR\_CNRDYIE\_Pos)             }}
\DoxyCodeLine{17558 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE           SAI\_xIMR\_CNRDYIE\_Msk                        }}
\DoxyCodeLine{17559 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Pos      (5U)}}
\DoxyCodeLine{17560 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_AFSDETIE\_Pos)            }}
\DoxyCodeLine{17561 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE          SAI\_xIMR\_AFSDETIE\_Msk                       }}
\DoxyCodeLine{17562 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Pos      (6U)}}
\DoxyCodeLine{17563 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_LFSDETIE\_Pos)            }}
\DoxyCodeLine{17564 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE          SAI\_xIMR\_LFSDETIE\_Msk                       }}
\DoxyCodeLine{17566 \textcolor{comment}{/********************  Bit definition for SAI\_xSR register  *******************/}}
\DoxyCodeLine{17567 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Pos         (0U)}}
\DoxyCodeLine{17568 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Msk         (0x1UL << SAI\_xSR\_OVRUDR\_Pos)               }}
\DoxyCodeLine{17569 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR             SAI\_xSR\_OVRUDR\_Msk                          }}
\DoxyCodeLine{17570 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Pos        (1U)}}
\DoxyCodeLine{17571 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Msk        (0x1UL << SAI\_xSR\_MUTEDET\_Pos)              }}
\DoxyCodeLine{17572 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET            SAI\_xSR\_MUTEDET\_Msk                         }}
\DoxyCodeLine{17573 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Pos         (2U)}}
\DoxyCodeLine{17574 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Msk         (0x1UL << SAI\_xSR\_WCKCFG\_Pos)               }}
\DoxyCodeLine{17575 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG             SAI\_xSR\_WCKCFG\_Msk                          }}
\DoxyCodeLine{17576 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Pos           (3U)}}
\DoxyCodeLine{17577 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Msk           (0x1UL << SAI\_xSR\_FREQ\_Pos)                 }}
\DoxyCodeLine{17578 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ               SAI\_xSR\_FREQ\_Msk                            }}
\DoxyCodeLine{17579 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Pos          (4U)}}
\DoxyCodeLine{17580 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Msk          (0x1UL << SAI\_xSR\_CNRDY\_Pos)                }}
\DoxyCodeLine{17581 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY              SAI\_xSR\_CNRDY\_Msk                           }}
\DoxyCodeLine{17582 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Pos         (5U)}}
\DoxyCodeLine{17583 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Msk         (0x1UL << SAI\_xSR\_AFSDET\_Pos)               }}
\DoxyCodeLine{17584 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET             SAI\_xSR\_AFSDET\_Msk                          }}
\DoxyCodeLine{17585 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Pos         (6U)}}
\DoxyCodeLine{17586 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Msk         (0x1UL << SAI\_xSR\_LFSDET\_Pos)               }}
\DoxyCodeLine{17587 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET             SAI\_xSR\_LFSDET\_Msk                          }}
\DoxyCodeLine{17589 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Pos           (16U)}}
\DoxyCodeLine{17590 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Msk           (0x7UL << SAI\_xSR\_FLVL\_Pos)                 }}
\DoxyCodeLine{17591 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL               SAI\_xSR\_FLVL\_Msk                            }}
\DoxyCodeLine{17592 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_0             (0x1UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{17593 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_1             (0x2UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{17594 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_2             (0x4UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{17596 \textcolor{comment}{/******************  Bit definition for SAI\_xCLRFR register  ******************/}}
\DoxyCodeLine{17597 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Pos     (0U)}}
\DoxyCodeLine{17598 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Msk     (0x1UL << SAI\_xCLRFR\_COVRUDR\_Pos)           }}
\DoxyCodeLine{17599 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR         SAI\_xCLRFR\_COVRUDR\_Msk                      }}
\DoxyCodeLine{17600 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Pos    (1U)}}
\DoxyCodeLine{17601 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Msk    (0x1UL << SAI\_xCLRFR\_CMUTEDET\_Pos)          }}
\DoxyCodeLine{17602 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET        SAI\_xCLRFR\_CMUTEDET\_Msk                     }}
\DoxyCodeLine{17603 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Pos     (2U)}}
\DoxyCodeLine{17604 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Msk     (0x1UL << SAI\_xCLRFR\_CWCKCFG\_Pos)           }}
\DoxyCodeLine{17605 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG         SAI\_xCLRFR\_CWCKCFG\_Msk                      }}
\DoxyCodeLine{17606 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Pos       (3U)}}
\DoxyCodeLine{17607 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Msk       (0x1UL << SAI\_xCLRFR\_CFREQ\_Pos)             }}
\DoxyCodeLine{17608 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ           SAI\_xCLRFR\_CFREQ\_Msk                        }}
\DoxyCodeLine{17609 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Pos      (4U)}}
\DoxyCodeLine{17610 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Msk      (0x1UL << SAI\_xCLRFR\_CCNRDY\_Pos)            }}
\DoxyCodeLine{17611 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY          SAI\_xCLRFR\_CCNRDY\_Msk                       }}
\DoxyCodeLine{17612 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Pos     (5U)}}
\DoxyCodeLine{17613 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CAFSDET\_Pos)           }}
\DoxyCodeLine{17614 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET         SAI\_xCLRFR\_CAFSDET\_Msk                      }}
\DoxyCodeLine{17615 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Pos     (6U)}}
\DoxyCodeLine{17616 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CLFSDET\_Pos)           }}
\DoxyCodeLine{17617 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET         SAI\_xCLRFR\_CLFSDET\_Msk                      }}
\DoxyCodeLine{17619 \textcolor{comment}{/******************  Bit definition for SAI\_xDR register  *********************/}}
\DoxyCodeLine{17620 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Pos           (0U)}}
\DoxyCodeLine{17621 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Msk           (0xFFFFFFFFUL << SAI\_xDR\_DATA\_Pos)          }}
\DoxyCodeLine{17622 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA               SAI\_xDR\_DATA\_Msk}}
\DoxyCodeLine{17623 }
\DoxyCodeLine{17624 \textcolor{comment}{/*******************  Bit definition for SAI\_PDMCR register  ******************/}}
\DoxyCodeLine{17625 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Pos        (0U)}}
\DoxyCodeLine{17626 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN\_Msk        (0x1UL << SAI\_PDMCR\_PDMEN\_Pos)              }}
\DoxyCodeLine{17627 \textcolor{preprocessor}{\#define SAI\_PDMCR\_PDMEN            SAI\_PDMCR\_PDMEN\_Msk                         }}
\DoxyCodeLine{17629 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Pos       (4U)}}
\DoxyCodeLine{17630 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_Msk       (0x3UL << SAI\_PDMCR\_MICNBR\_Pos)             }}
\DoxyCodeLine{17631 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR           SAI\_PDMCR\_MICNBR\_Msk                        }}
\DoxyCodeLine{17632 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_0         (0x1UL << SAI\_PDMCR\_MICNBR\_Pos)              }}
\DoxyCodeLine{17633 \textcolor{preprocessor}{\#define SAI\_PDMCR\_MICNBR\_1         (0x2UL << SAI\_PDMCR\_MICNBR\_Pos)              }}
\DoxyCodeLine{17635 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Pos        (8U)}}
\DoxyCodeLine{17636 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1\_Msk        (0x1UL << SAI\_PDMCR\_CKEN1\_Pos)              }}
\DoxyCodeLine{17637 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN1            SAI\_PDMCR\_CKEN1\_Msk                         }}
\DoxyCodeLine{17638 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Pos        (9U)}}
\DoxyCodeLine{17639 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2\_Msk        (0x1UL << SAI\_PDMCR\_CKEN2\_Pos)              }}
\DoxyCodeLine{17640 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN2            SAI\_PDMCR\_CKEN2\_Msk                         }}
\DoxyCodeLine{17641 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Pos        (10U)}}
\DoxyCodeLine{17642 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3\_Msk        (0x1UL << SAI\_PDMCR\_CKEN3\_Pos)              }}
\DoxyCodeLine{17643 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN3            SAI\_PDMCR\_CKEN3\_Msk                         }}
\DoxyCodeLine{17644 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Pos        (11U)}}
\DoxyCodeLine{17645 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4\_Msk        (0x1UL << SAI\_PDMCR\_CKEN4\_Pos)              }}
\DoxyCodeLine{17646 \textcolor{preprocessor}{\#define SAI\_PDMCR\_CKEN4            SAI\_PDMCR\_CKEN4\_Msk                         }}
\DoxyCodeLine{17648 \textcolor{comment}{/******************  Bit definition for SAI\_PDMDLY register  ******************/}}
\DoxyCodeLine{17649 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Pos      (0U)}}
\DoxyCodeLine{17650 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1L\_Pos)            }}
\DoxyCodeLine{17651 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L          SAI\_PDMDLY\_DLYM1L\_Msk                       }}
\DoxyCodeLine{17652 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_0        (0x1UL << SAI\_PDMDLY\_DLYM1L\_Pos)             }}
\DoxyCodeLine{17653 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_1        (0x2UL << SAI\_PDMDLY\_DLYM1L\_Pos)             }}
\DoxyCodeLine{17654 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1L\_2        (0x4UL << SAI\_PDMDLY\_DLYM1L\_Pos)             }}
\DoxyCodeLine{17656 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Pos      (4U)}}
\DoxyCodeLine{17657 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM1R\_Pos)            }}
\DoxyCodeLine{17658 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R          SAI\_PDMDLY\_DLYM1R\_Msk                       }}
\DoxyCodeLine{17659 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_0        (0x1UL << SAI\_PDMDLY\_DLYM1R\_Pos)             }}
\DoxyCodeLine{17660 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_1        (0x2UL << SAI\_PDMDLY\_DLYM1R\_Pos)             }}
\DoxyCodeLine{17661 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM1R\_2        (0x4UL << SAI\_PDMDLY\_DLYM1R\_Pos)             }}
\DoxyCodeLine{17663 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Pos      (8U)}}
\DoxyCodeLine{17664 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2L\_Pos)            }}
\DoxyCodeLine{17665 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L          SAI\_PDMDLY\_DLYM2L\_Msk                       }}
\DoxyCodeLine{17666 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_0        (0x1UL << SAI\_PDMDLY\_DLYM2L\_Pos)             }}
\DoxyCodeLine{17667 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_1        (0x2UL << SAI\_PDMDLY\_DLYM2L\_Pos)             }}
\DoxyCodeLine{17668 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2L\_2        (0x4UL << SAI\_PDMDLY\_DLYM2L\_Pos)             }}
\DoxyCodeLine{17670 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Pos      (12U)}}
\DoxyCodeLine{17671 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM2R\_Pos)            }}
\DoxyCodeLine{17672 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R          SAI\_PDMDLY\_DLYM2R\_Msk                       }}
\DoxyCodeLine{17673 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_0        (0x1UL << SAI\_PDMDLY\_DLYM2R\_Pos)             }}
\DoxyCodeLine{17674 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_1        (0x2UL << SAI\_PDMDLY\_DLYM2R\_Pos)             }}
\DoxyCodeLine{17675 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM2R\_2        (0x4UL << SAI\_PDMDLY\_DLYM2R\_Pos)             }}
\DoxyCodeLine{17677 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Pos      (16U)}}
\DoxyCodeLine{17678 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3L\_Pos)            }}
\DoxyCodeLine{17679 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L          SAI\_PDMDLY\_DLYM3L\_Msk                       }}
\DoxyCodeLine{17680 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_0        (0x1UL << SAI\_PDMDLY\_DLYM3L\_Pos)             }}
\DoxyCodeLine{17681 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_1        (0x2UL << SAI\_PDMDLY\_DLYM3L\_Pos)             }}
\DoxyCodeLine{17682 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3L\_2        (0x4UL << SAI\_PDMDLY\_DLYM3L\_Pos)             }}
\DoxyCodeLine{17684 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Pos      (20U)}}
\DoxyCodeLine{17685 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM3R\_Pos)            }}
\DoxyCodeLine{17686 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R          SAI\_PDMDLY\_DLYM3R\_Msk                       }}
\DoxyCodeLine{17687 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_0        (0x1UL << SAI\_PDMDLY\_DLYM3R\_Pos)             }}
\DoxyCodeLine{17688 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_1        (0x2UL << SAI\_PDMDLY\_DLYM3R\_Pos)             }}
\DoxyCodeLine{17689 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM3R\_2        (0x4UL << SAI\_PDMDLY\_DLYM3R\_Pos)             }}
\DoxyCodeLine{17691 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Pos      (24U)}}
\DoxyCodeLine{17692 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4L\_Pos)            }}
\DoxyCodeLine{17693 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L          SAI\_PDMDLY\_DLYM4L\_Msk                       }}
\DoxyCodeLine{17694 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_0        (0x1UL << SAI\_PDMDLY\_DLYM4L\_Pos)             }}
\DoxyCodeLine{17695 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_1        (0x2UL << SAI\_PDMDLY\_DLYM4L\_Pos)             }}
\DoxyCodeLine{17696 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4L\_2        (0x4UL << SAI\_PDMDLY\_DLYM4L\_Pos)             }}
\DoxyCodeLine{17698 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Pos      (28U)}}
\DoxyCodeLine{17699 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_Msk      (0x7UL << SAI\_PDMDLY\_DLYM4R\_Pos)            }}
\DoxyCodeLine{17700 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R          SAI\_PDMDLY\_DLYM4R\_Msk                       }}
\DoxyCodeLine{17701 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_0        (0x1UL << SAI\_PDMDLY\_DLYM4R\_Pos)             }}
\DoxyCodeLine{17702 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_1        (0x2UL << SAI\_PDMDLY\_DLYM4R\_Pos)             }}
\DoxyCodeLine{17703 \textcolor{preprocessor}{\#define SAI\_PDMDLY\_DLYM4R\_2        (0x4UL << SAI\_PDMDLY\_DLYM4R\_Pos)             }}
\DoxyCodeLine{17705 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17706 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17707 \textcolor{comment}{/*                           SDMMC Interface                                  */}}
\DoxyCodeLine{17708 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{17709 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17710 \textcolor{comment}{/******************  Bit definition for SDMMC\_POWER register  ******************/}}
\DoxyCodeLine{17711 \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_Pos          (0U)}}
\DoxyCodeLine{17712 \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_Msk          (0x3UL << SDMMC\_POWER\_PWRCTRL\_Pos)    }}
\DoxyCodeLine{17713 \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL              SDMMC\_POWER\_PWRCTRL\_Msk               }}
\DoxyCodeLine{17714 \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_0            (0x1UL << SDMMC\_POWER\_PWRCTRL\_Pos)     }}
\DoxyCodeLine{17715 \textcolor{preprocessor}{\#define SDMMC\_POWER\_PWRCTRL\_1            (0x2UL << SDMMC\_POWER\_PWRCTRL\_Pos)     }}
\DoxyCodeLine{17716 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCH\_Pos          (2U)}}
\DoxyCodeLine{17717 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCH\_Msk          (0x1UL << SDMMC\_POWER\_VSWITCH\_Pos)    }}
\DoxyCodeLine{17718 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCH              SDMMC\_POWER\_VSWITCH\_Msk               }}
\DoxyCodeLine{17719 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCHEN\_Pos        (3U)}}
\DoxyCodeLine{17720 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCHEN\_Msk        (0x1UL << SDMMC\_POWER\_VSWITCHEN\_Pos)  }}
\DoxyCodeLine{17721 \textcolor{preprocessor}{\#define SDMMC\_POWER\_VSWITCHEN            SDMMC\_POWER\_VSWITCHEN\_Msk             }}
\DoxyCodeLine{17722 \textcolor{preprocessor}{\#define SDMMC\_POWER\_DIRPOL\_Pos           (4U)}}
\DoxyCodeLine{17723 \textcolor{preprocessor}{\#define SDMMC\_POWER\_DIRPOL\_Msk           (0x1UL << SDMMC\_POWER\_DIRPOL\_Pos)     }}
\DoxyCodeLine{17724 \textcolor{preprocessor}{\#define SDMMC\_POWER\_DIRPOL               SDMMC\_POWER\_DIRPOL\_Msk                }}
\DoxyCodeLine{17726 \textcolor{comment}{/******************  Bit definition for SDMMC\_CLKCR register  ******************/}}
\DoxyCodeLine{17727 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV\_Pos           (0U)}}
\DoxyCodeLine{17728 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV\_Msk           (0x3FFUL << SDMMC\_CLKCR\_CLKDIV\_Pos)   }}
\DoxyCodeLine{17729 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_CLKDIV               SDMMC\_CLKCR\_CLKDIV\_Msk                }}
\DoxyCodeLine{17730 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV\_Pos           (12U)}}
\DoxyCodeLine{17731 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV\_Msk           (0x1UL << SDMMC\_CLKCR\_PWRSAV\_Pos)     }}
\DoxyCodeLine{17732 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_PWRSAV               SDMMC\_CLKCR\_PWRSAV\_Msk                }}
\DoxyCodeLine{17734 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_Pos           (14U)}}
\DoxyCodeLine{17735 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_Msk           (0x3UL << SDMMC\_CLKCR\_WIDBUS\_Pos)     }}
\DoxyCodeLine{17736 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS               SDMMC\_CLKCR\_WIDBUS\_Msk                }}
\DoxyCodeLine{17737 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_0             (0x1UL << SDMMC\_CLKCR\_WIDBUS\_Pos)      }}
\DoxyCodeLine{17738 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_WIDBUS\_1             (0x2UL << SDMMC\_CLKCR\_WIDBUS\_Pos)      }}
\DoxyCodeLine{17740 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE\_Pos          (16U)}}
\DoxyCodeLine{17741 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE\_Msk          (0x1UL << SDMMC\_CLKCR\_NEGEDGE\_Pos)    }}
\DoxyCodeLine{17742 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_NEGEDGE              SDMMC\_CLKCR\_NEGEDGE\_Msk               }}
\DoxyCodeLine{17743 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN\_Pos          (17U)}}
\DoxyCodeLine{17744 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN\_Msk          (0x1UL << SDMMC\_CLKCR\_HWFC\_EN\_Pos)    }}
\DoxyCodeLine{17745 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_HWFC\_EN              SDMMC\_CLKCR\_HWFC\_EN\_Msk               }}
\DoxyCodeLine{17746 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_DDR\_Pos              (18U)}}
\DoxyCodeLine{17747 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_DDR\_Msk              (0x1UL << SDMMC\_CLKCR\_DDR\_Pos)        }}
\DoxyCodeLine{17748 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_DDR                  SDMMC\_CLKCR\_DDR\_Msk                   }}
\DoxyCodeLine{17749 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BUSSPEED\_Pos         (19U)}}
\DoxyCodeLine{17750 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BUSSPEED\_Msk         (0x1UL << SDMMC\_CLKCR\_BUSSPEED\_Pos)   }}
\DoxyCodeLine{17751 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_BUSSPEED             SDMMC\_CLKCR\_BUSSPEED\_Msk              }}
\DoxyCodeLine{17752 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_SELCLKRX\_Pos         (20U)}}
\DoxyCodeLine{17753 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_SELCLKRX\_Msk         (0x3UL << SDMMC\_CLKCR\_SELCLKRX\_Pos)   }}
\DoxyCodeLine{17754 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_SELCLKRX             SDMMC\_CLKCR\_SELCLKRX\_Msk              }}
\DoxyCodeLine{17755 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_SELCLKRX\_0           (0x1UL << SDMMC\_CLKCR\_SELCLKRX\_Pos)    }}
\DoxyCodeLine{17756 \textcolor{preprocessor}{\#define SDMMC\_CLKCR\_SELCLKRX\_1           (0x2UL << SDMMC\_CLKCR\_SELCLKRX\_Pos)    }}
\DoxyCodeLine{17758 \textcolor{comment}{/*******************  Bit definition for SDMMC\_ARG register  *******************/}}
\DoxyCodeLine{17759 \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG\_Pos             (0U)}}
\DoxyCodeLine{17760 \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG\_Msk             (0xFFFFFFFFUL << SDMMC\_ARG\_CMDARG\_Pos) }}
\DoxyCodeLine{17761 \textcolor{preprocessor}{\#define SDMMC\_ARG\_CMDARG                 SDMMC\_ARG\_CMDARG\_Msk                  }}
\DoxyCodeLine{17763 \textcolor{comment}{/*******************  Bit definition for SDMMC\_CMD register  *******************/}}
\DoxyCodeLine{17764 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX\_Pos           (0U)}}
\DoxyCodeLine{17765 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX\_Msk           (0x3FUL << SDMMC\_CMD\_CMDINDEX\_Pos)    }}
\DoxyCodeLine{17766 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDINDEX               SDMMC\_CMD\_CMDINDEX\_Msk                }}
\DoxyCodeLine{17767 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDTRANS\_Pos           (6U)}}
\DoxyCodeLine{17768 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDTRANS\_Msk           (0x1UL << SDMMC\_CMD\_CMDTRANS\_Pos)     }}
\DoxyCodeLine{17769 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDTRANS               SDMMC\_CMD\_CMDTRANS\_Msk                }}
\DoxyCodeLine{17770 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSTOP\_Pos            (7U)}}
\DoxyCodeLine{17771 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSTOP\_Msk            (0x1UL << SDMMC\_CMD\_CMDSTOP\_Pos)      }}
\DoxyCodeLine{17772 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSTOP                SDMMC\_CMD\_CMDSTOP\_Msk                 }}
\DoxyCodeLine{17774 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_Pos           (8U)}}
\DoxyCodeLine{17775 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_Msk           (0x3UL << SDMMC\_CMD\_WAITRESP\_Pos)     }}
\DoxyCodeLine{17776 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP               SDMMC\_CMD\_WAITRESP\_Msk                }}
\DoxyCodeLine{17777 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_0             (0x1UL << SDMMC\_CMD\_WAITRESP\_Pos)      }}
\DoxyCodeLine{17778 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITRESP\_1             (0x2UL << SDMMC\_CMD\_WAITRESP\_Pos)      }}
\DoxyCodeLine{17780 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT\_Pos            (10U)}}
\DoxyCodeLine{17781 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT\_Msk            (0x1UL << SDMMC\_CMD\_WAITINT\_Pos)      }}
\DoxyCodeLine{17782 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITINT                SDMMC\_CMD\_WAITINT\_Msk                 }}
\DoxyCodeLine{17783 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND\_Pos           (11U)}}
\DoxyCodeLine{17784 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND\_Msk           (0x1UL << SDMMC\_CMD\_WAITPEND\_Pos)     }}
\DoxyCodeLine{17785 \textcolor{preprocessor}{\#define SDMMC\_CMD\_WAITPEND               SDMMC\_CMD\_WAITPEND\_Msk                }}
\DoxyCodeLine{17786 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN\_Pos             (12U)}}
\DoxyCodeLine{17787 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN\_Msk             (0x1UL << SDMMC\_CMD\_CPSMEN\_Pos)       }}
\DoxyCodeLine{17788 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CPSMEN                 SDMMC\_CMD\_CPSMEN\_Msk                  }}
\DoxyCodeLine{17789 \textcolor{preprocessor}{\#define SDMMC\_CMD\_DTHOLD\_Pos             (13U)}}
\DoxyCodeLine{17790 \textcolor{preprocessor}{\#define SDMMC\_CMD\_DTHOLD\_Msk             (0x1UL << SDMMC\_CMD\_DTHOLD\_Pos)       }}
\DoxyCodeLine{17791 \textcolor{preprocessor}{\#define SDMMC\_CMD\_DTHOLD                 SDMMC\_CMD\_DTHOLD\_Msk                  }}
\DoxyCodeLine{17792 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTMODE\_Pos           (14U)}}
\DoxyCodeLine{17793 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTMODE\_Msk           (0x1UL << SDMMC\_CMD\_BOOTMODE\_Pos)     }}
\DoxyCodeLine{17794 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTMODE               SDMMC\_CMD\_BOOTMODE\_Msk                }}
\DoxyCodeLine{17795 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTEN\_Pos             (15U)}}
\DoxyCodeLine{17796 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTEN\_Msk             (0x1UL << SDMMC\_CMD\_BOOTEN\_Pos)       }}
\DoxyCodeLine{17797 \textcolor{preprocessor}{\#define SDMMC\_CMD\_BOOTEN                 SDMMC\_CMD\_BOOTEN\_Msk                  }}
\DoxyCodeLine{17798 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSUSPEND\_Pos         (16U)}}
\DoxyCodeLine{17799 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSUSPEND\_Msk         (0x1UL << SDMMC\_CMD\_CMDSUSPEND\_Pos)   }}
\DoxyCodeLine{17800 \textcolor{preprocessor}{\#define SDMMC\_CMD\_CMDSUSPEND             SDMMC\_CMD\_CMDSUSPEND\_Msk              }}
\DoxyCodeLine{17802 \textcolor{comment}{/*****************  Bit definition for SDMMC\_RESPCMD register  *****************/}}
\DoxyCodeLine{17803 \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD\_Pos        (0U)}}
\DoxyCodeLine{17804 \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD\_Msk        (0x3FUL << SDMMC\_RESPCMD\_RESPCMD\_Pos) }}
\DoxyCodeLine{17805 \textcolor{preprocessor}{\#define SDMMC\_RESPCMD\_RESPCMD            SDMMC\_RESPCMD\_RESPCMD\_Msk             }}
\DoxyCodeLine{17807 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP0 register  ******************/}}
\DoxyCodeLine{17808 \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0\_Pos      (0U)}}
\DoxyCodeLine{17809 \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0\_Msk      (0xFFFFFFFFUL << SDMMC\_RESP0\_CARDSTATUS0\_Pos) }}
\DoxyCodeLine{17810 \textcolor{preprocessor}{\#define SDMMC\_RESP0\_CARDSTATUS0          SDMMC\_RESP0\_CARDSTATUS0\_Msk           }}
\DoxyCodeLine{17812 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP1 register  ******************/}}
\DoxyCodeLine{17813 \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1\_Pos      (0U)}}
\DoxyCodeLine{17814 \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1\_Msk      (0xFFFFFFFFUL << SDMMC\_RESP1\_CARDSTATUS1\_Pos) }}
\DoxyCodeLine{17815 \textcolor{preprocessor}{\#define SDMMC\_RESP1\_CARDSTATUS1          SDMMC\_RESP1\_CARDSTATUS1\_Msk           }}
\DoxyCodeLine{17817 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP2 register  ******************/}}
\DoxyCodeLine{17818 \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2\_Pos      (0U)}}
\DoxyCodeLine{17819 \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2\_Msk      (0xFFFFFFFFUL << SDMMC\_RESP2\_CARDSTATUS2\_Pos) }}
\DoxyCodeLine{17820 \textcolor{preprocessor}{\#define SDMMC\_RESP2\_CARDSTATUS2          SDMMC\_RESP2\_CARDSTATUS2\_Msk           }}
\DoxyCodeLine{17822 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP3 register  ******************/}}
\DoxyCodeLine{17823 \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3\_Pos      (0U)}}
\DoxyCodeLine{17824 \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3\_Msk      (0xFFFFFFFFUL << SDMMC\_RESP3\_CARDSTATUS3\_Pos) }}
\DoxyCodeLine{17825 \textcolor{preprocessor}{\#define SDMMC\_RESP3\_CARDSTATUS3          SDMMC\_RESP3\_CARDSTATUS3\_Msk           }}
\DoxyCodeLine{17827 \textcolor{comment}{/******************  Bit definition for SDMMC\_RESP4 register  ******************/}}
\DoxyCodeLine{17828 \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4\_Pos      (0U)}}
\DoxyCodeLine{17829 \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4\_Msk      (0xFFFFFFFFUL << SDMMC\_RESP4\_CARDSTATUS4\_Pos) }}
\DoxyCodeLine{17830 \textcolor{preprocessor}{\#define SDMMC\_RESP4\_CARDSTATUS4          SDMMC\_RESP4\_CARDSTATUS4\_Msk           }}
\DoxyCodeLine{17832 \textcolor{comment}{/******************  Bit definition for SDMMC\_DTIMER register  *****************/}}
\DoxyCodeLine{17833 \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME\_Pos        (0U)}}
\DoxyCodeLine{17834 \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME\_Msk        (0xFFFFFFFFUL << SDMMC\_DTIMER\_DATATIME\_Pos) }}
\DoxyCodeLine{17835 \textcolor{preprocessor}{\#define SDMMC\_DTIMER\_DATATIME            SDMMC\_DTIMER\_DATATIME\_Msk             }}
\DoxyCodeLine{17837 \textcolor{comment}{/******************  Bit definition for SDMMC\_DLEN register  *******************/}}
\DoxyCodeLine{17838 \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH\_Pos        (0U)}}
\DoxyCodeLine{17839 \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH\_Msk        (0x1FFFFFFUL << SDMMC\_DLEN\_DATALENGTH\_Pos) }}
\DoxyCodeLine{17840 \textcolor{preprocessor}{\#define SDMMC\_DLEN\_DATALENGTH            SDMMC\_DLEN\_DATALENGTH\_Msk             }}
\DoxyCodeLine{17842 \textcolor{comment}{/******************  Bit definition for SDMMC\_DCTRL register  ******************/}}
\DoxyCodeLine{17843 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN\_Pos             (0U)}}
\DoxyCodeLine{17844 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN\_Msk             (0x1UL << SDMMC\_DCTRL\_DTEN\_Pos)       }}
\DoxyCodeLine{17845 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTEN                 SDMMC\_DCTRL\_DTEN\_Msk                  }}
\DoxyCodeLine{17846 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR\_Pos            (1U)}}
\DoxyCodeLine{17847 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR\_Msk            (0x1UL << SDMMC\_DCTRL\_DTDIR\_Pos)      }}
\DoxyCodeLine{17848 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTDIR                SDMMC\_DCTRL\_DTDIR\_Msk                 }}
\DoxyCodeLine{17849 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_Pos           (2U)}}
\DoxyCodeLine{17850 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_Msk           (0x3UL << SDMMC\_DCTRL\_DTMODE\_Pos)     }}
\DoxyCodeLine{17851 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE               SDMMC\_DCTRL\_DTMODE\_Msk                }}
\DoxyCodeLine{17852 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_0             (0x1UL << SDMMC\_DCTRL\_DTMODE\_Pos)      }}
\DoxyCodeLine{17853 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DTMODE\_1             (0x2UL << SDMMC\_DCTRL\_DTMODE\_Pos)      }}
\DoxyCodeLine{17855 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_Pos       (4U)}}
\DoxyCodeLine{17856 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_Msk       (0xFUL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos) }}
\DoxyCodeLine{17857 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE           SDMMC\_DCTRL\_DBLOCKSIZE\_Msk            }}
\DoxyCodeLine{17858 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_0         (0x1UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)  }}
\DoxyCodeLine{17859 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_1         (0x2UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)  }}
\DoxyCodeLine{17860 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_2         (0x4UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)  }}
\DoxyCodeLine{17861 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_DBLOCKSIZE\_3         (0x8UL << SDMMC\_DCTRL\_DBLOCKSIZE\_Pos)  }}
\DoxyCodeLine{17863 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART\_Pos          (8U)}}
\DoxyCodeLine{17864 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART\_Msk          (0x1UL << SDMMC\_DCTRL\_RWSTART\_Pos)    }}
\DoxyCodeLine{17865 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTART              SDMMC\_DCTRL\_RWSTART\_Msk               }}
\DoxyCodeLine{17866 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP\_Pos           (9U)}}
\DoxyCodeLine{17867 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP\_Msk           (0x1UL << SDMMC\_DCTRL\_RWSTOP\_Pos)     }}
\DoxyCodeLine{17868 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWSTOP               SDMMC\_DCTRL\_RWSTOP\_Msk                }}
\DoxyCodeLine{17869 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD\_Pos            (10U)}}
\DoxyCodeLine{17870 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD\_Msk            (0x1UL << SDMMC\_DCTRL\_RWMOD\_Pos)      }}
\DoxyCodeLine{17871 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_RWMOD                SDMMC\_DCTRL\_RWMOD\_Msk                 }}
\DoxyCodeLine{17872 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN\_Pos           (11U)}}
\DoxyCodeLine{17873 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN\_Msk           (0x1UL << SDMMC\_DCTRL\_SDIOEN\_Pos)     }}
\DoxyCodeLine{17874 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_SDIOEN               SDMMC\_DCTRL\_SDIOEN\_Msk                }}
\DoxyCodeLine{17875 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_BOOTACKEN\_Pos        (12U)}}
\DoxyCodeLine{17876 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_BOOTACKEN\_Msk        (0x1UL << SDMMC\_DCTRL\_BOOTACKEN\_Pos)  }}
\DoxyCodeLine{17877 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_BOOTACKEN            SDMMC\_DCTRL\_BOOTACKEN\_Msk             }}
\DoxyCodeLine{17878 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_FIFORST\_Pos          (13U)}}
\DoxyCodeLine{17879 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_FIFORST\_Msk          (0x1UL << SDMMC\_DCTRL\_FIFORST\_Pos)    }}
\DoxyCodeLine{17880 \textcolor{preprocessor}{\#define SDMMC\_DCTRL\_FIFORST              SDMMC\_DCTRL\_FIFORST\_Msk               }}
\DoxyCodeLine{17882 \textcolor{comment}{/******************  Bit definition for SDMMC\_DCOUNT register  *****************/}}
\DoxyCodeLine{17883 \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT\_Pos       (0U)}}
\DoxyCodeLine{17884 \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT\_Msk       (0x1FFFFFFUL << SDMMC\_DCOUNT\_DATACOUNT\_Pos) }}
\DoxyCodeLine{17885 \textcolor{preprocessor}{\#define SDMMC\_DCOUNT\_DATACOUNT           SDMMC\_DCOUNT\_DATACOUNT\_Msk            }}
\DoxyCodeLine{17887 \textcolor{comment}{/******************  Bit definition for SDMMC\_STA register  ********************/}}
\DoxyCodeLine{17888 \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL\_Pos           (0U)}}
\DoxyCodeLine{17889 \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL\_Msk           (0x1UL << SDMMC\_STA\_CCRCFAIL\_Pos)     }}
\DoxyCodeLine{17890 \textcolor{preprocessor}{\#define SDMMC\_STA\_CCRCFAIL               SDMMC\_STA\_CCRCFAIL\_Msk                }}
\DoxyCodeLine{17891 \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL\_Pos           (1U)}}
\DoxyCodeLine{17892 \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL\_Msk           (0x1UL << SDMMC\_STA\_DCRCFAIL\_Pos)     }}
\DoxyCodeLine{17893 \textcolor{preprocessor}{\#define SDMMC\_STA\_DCRCFAIL               SDMMC\_STA\_DCRCFAIL\_Msk                }}
\DoxyCodeLine{17894 \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT\_Pos           (2U)}}
\DoxyCodeLine{17895 \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT\_Msk           (0x1UL << SDMMC\_STA\_CTIMEOUT\_Pos)     }}
\DoxyCodeLine{17896 \textcolor{preprocessor}{\#define SDMMC\_STA\_CTIMEOUT               SDMMC\_STA\_CTIMEOUT\_Msk                }}
\DoxyCodeLine{17897 \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT\_Pos           (3U)}}
\DoxyCodeLine{17898 \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT\_Msk           (0x1UL << SDMMC\_STA\_DTIMEOUT\_Pos)     }}
\DoxyCodeLine{17899 \textcolor{preprocessor}{\#define SDMMC\_STA\_DTIMEOUT               SDMMC\_STA\_DTIMEOUT\_Msk                }}
\DoxyCodeLine{17900 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR\_Pos           (4U)}}
\DoxyCodeLine{17901 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR\_Msk           (0x1UL << SDMMC\_STA\_TXUNDERR\_Pos)     }}
\DoxyCodeLine{17902 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXUNDERR               SDMMC\_STA\_TXUNDERR\_Msk                }}
\DoxyCodeLine{17903 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR\_Pos            (5U)}}
\DoxyCodeLine{17904 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR\_Msk            (0x1UL << SDMMC\_STA\_RXOVERR\_Pos)      }}
\DoxyCodeLine{17905 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXOVERR                SDMMC\_STA\_RXOVERR\_Msk                 }}
\DoxyCodeLine{17906 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND\_Pos            (6U)}}
\DoxyCodeLine{17907 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND\_Msk            (0x1UL << SDMMC\_STA\_CMDREND\_Pos)      }}
\DoxyCodeLine{17908 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDREND                SDMMC\_STA\_CMDREND\_Msk                 }}
\DoxyCodeLine{17909 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT\_Pos            (7U)}}
\DoxyCodeLine{17910 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT\_Msk            (0x1UL << SDMMC\_STA\_CMDSENT\_Pos)      }}
\DoxyCodeLine{17911 \textcolor{preprocessor}{\#define SDMMC\_STA\_CMDSENT                SDMMC\_STA\_CMDSENT\_Msk                 }}
\DoxyCodeLine{17912 \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND\_Pos            (8U)}}
\DoxyCodeLine{17913 \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND\_Msk            (0x1UL << SDMMC\_STA\_DATAEND\_Pos)      }}
\DoxyCodeLine{17914 \textcolor{preprocessor}{\#define SDMMC\_STA\_DATAEND                SDMMC\_STA\_DATAEND\_Msk                 }}
\DoxyCodeLine{17915 \textcolor{preprocessor}{\#define SDMMC\_STA\_DHOLD\_Pos              (9U)}}
\DoxyCodeLine{17916 \textcolor{preprocessor}{\#define SDMMC\_STA\_DHOLD\_Msk              (0x1UL << SDMMC\_STA\_DHOLD\_Pos)        }}
\DoxyCodeLine{17917 \textcolor{preprocessor}{\#define SDMMC\_STA\_DHOLD                  SDMMC\_STA\_DHOLD\_Msk                   }}
\DoxyCodeLine{17918 \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND\_Pos            (10U)}}
\DoxyCodeLine{17919 \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND\_Msk            (0x1UL << SDMMC\_STA\_DBCKEND\_Pos)      }}
\DoxyCodeLine{17920 \textcolor{preprocessor}{\#define SDMMC\_STA\_DBCKEND                SDMMC\_STA\_DBCKEND\_Msk                 }}
\DoxyCodeLine{17921 \textcolor{preprocessor}{\#define SDMMC\_STA\_DABORT\_Pos             (11U)}}
\DoxyCodeLine{17922 \textcolor{preprocessor}{\#define SDMMC\_STA\_DABORT\_Msk             (0x1UL << SDMMC\_STA\_DABORT\_Pos)       }}
\DoxyCodeLine{17923 \textcolor{preprocessor}{\#define SDMMC\_STA\_DABORT                 SDMMC\_STA\_DABORT\_Msk                  }}
\DoxyCodeLine{17924 \textcolor{preprocessor}{\#define SDMMC\_STA\_DPSMACT\_Pos            (12U)}}
\DoxyCodeLine{17925 \textcolor{preprocessor}{\#define SDMMC\_STA\_DPSMACT\_Msk            (0x1UL << SDMMC\_STA\_DPSMACT\_Pos)      }}
\DoxyCodeLine{17926 \textcolor{preprocessor}{\#define SDMMC\_STA\_DPSMACT                SDMMC\_STA\_DPSMACT\_Msk                 }}
\DoxyCodeLine{17927 \textcolor{preprocessor}{\#define SDMMC\_STA\_CPSMACT\_Pos            (13U)}}
\DoxyCodeLine{17928 \textcolor{preprocessor}{\#define SDMMC\_STA\_CPSMACT\_Msk            (0x1UL << SDMMC\_STA\_CPSMACT\_Pos)      }}
\DoxyCodeLine{17929 \textcolor{preprocessor}{\#define SDMMC\_STA\_CPSMACT                SDMMC\_STA\_CPSMACT\_Msk                 }}
\DoxyCodeLine{17930 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE\_Pos           (14U)}}
\DoxyCodeLine{17931 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE\_Msk           (0x1UL << SDMMC\_STA\_TXFIFOHE\_Pos)     }}
\DoxyCodeLine{17932 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOHE               SDMMC\_STA\_TXFIFOHE\_Msk                }}
\DoxyCodeLine{17933 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF\_Pos           (15U)}}
\DoxyCodeLine{17934 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF\_Msk           (0x1UL << SDMMC\_STA\_RXFIFOHF\_Pos)     }}
\DoxyCodeLine{17935 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOHF               SDMMC\_STA\_RXFIFOHF\_Msk                }}
\DoxyCodeLine{17936 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF\_Pos            (16U)}}
\DoxyCodeLine{17937 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF\_Msk            (0x1UL << SDMMC\_STA\_TXFIFOF\_Pos)      }}
\DoxyCodeLine{17938 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOF                SDMMC\_STA\_TXFIFOF\_Msk                 }}
\DoxyCodeLine{17939 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF\_Pos            (17U)}}
\DoxyCodeLine{17940 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF\_Msk            (0x1UL << SDMMC\_STA\_RXFIFOF\_Pos)      }}
\DoxyCodeLine{17941 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOF                SDMMC\_STA\_RXFIFOF\_Msk                 }}
\DoxyCodeLine{17942 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE\_Pos            (18U)}}
\DoxyCodeLine{17943 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE\_Msk            (0x1UL << SDMMC\_STA\_TXFIFOE\_Pos)      }}
\DoxyCodeLine{17944 \textcolor{preprocessor}{\#define SDMMC\_STA\_TXFIFOE                SDMMC\_STA\_TXFIFOE\_Msk                 }}
\DoxyCodeLine{17945 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE\_Pos            (19U)}}
\DoxyCodeLine{17946 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE\_Msk            (0x1UL << SDMMC\_STA\_RXFIFOE\_Pos)      }}
\DoxyCodeLine{17947 \textcolor{preprocessor}{\#define SDMMC\_STA\_RXFIFOE                SDMMC\_STA\_RXFIFOE\_Msk                 }}
\DoxyCodeLine{17948 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0\_Pos             (20U)}}
\DoxyCodeLine{17949 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0\_Msk             (0x1UL << SDMMC\_STA\_BUSYD0\_Pos)       }}
\DoxyCodeLine{17950 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0                 SDMMC\_STA\_BUSYD0\_Msk                  }}
\DoxyCodeLine{17951 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0END\_Pos          (21U)}}
\DoxyCodeLine{17952 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0END\_Msk          (0x1UL << SDMMC\_STA\_BUSYD0END\_Pos)    }}
\DoxyCodeLine{17953 \textcolor{preprocessor}{\#define SDMMC\_STA\_BUSYD0END              SDMMC\_STA\_BUSYD0END\_Msk               }}
\DoxyCodeLine{17954 \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT\_Pos             (22U)}}
\DoxyCodeLine{17955 \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT\_Msk             (0x1UL << SDMMC\_STA\_SDIOIT\_Pos)       }}
\DoxyCodeLine{17956 \textcolor{preprocessor}{\#define SDMMC\_STA\_SDIOIT                 SDMMC\_STA\_SDIOIT\_Msk                  }}
\DoxyCodeLine{17957 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKFAIL\_Pos            (23U)}}
\DoxyCodeLine{17958 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKFAIL\_Msk            (0x1UL << SDMMC\_STA\_ACKFAIL\_Pos)      }}
\DoxyCodeLine{17959 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKFAIL                SDMMC\_STA\_ACKFAIL\_Msk                 }}
\DoxyCodeLine{17960 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKTIMEOUT\_Pos         (24U)}}
\DoxyCodeLine{17961 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKTIMEOUT\_Msk         (0x1UL << SDMMC\_STA\_ACKTIMEOUT\_Pos)   }}
\DoxyCodeLine{17962 \textcolor{preprocessor}{\#define SDMMC\_STA\_ACKTIMEOUT             SDMMC\_STA\_ACKTIMEOUT\_Msk              }}
\DoxyCodeLine{17963 \textcolor{preprocessor}{\#define SDMMC\_STA\_VSWEND\_Pos             (25U)}}
\DoxyCodeLine{17964 \textcolor{preprocessor}{\#define SDMMC\_STA\_VSWEND\_Msk             (0x1UL << SDMMC\_STA\_VSWEND\_Pos)       }}
\DoxyCodeLine{17965 \textcolor{preprocessor}{\#define SDMMC\_STA\_VSWEND                 SDMMC\_STA\_VSWEND\_Msk                  }}
\DoxyCodeLine{17966 \textcolor{preprocessor}{\#define SDMMC\_STA\_CKSTOP\_Pos             (26U)}}
\DoxyCodeLine{17967 \textcolor{preprocessor}{\#define SDMMC\_STA\_CKSTOP\_Msk             (0x1UL << SDMMC\_STA\_CKSTOP\_Pos)       }}
\DoxyCodeLine{17968 \textcolor{preprocessor}{\#define SDMMC\_STA\_CKSTOP                 SDMMC\_STA\_CKSTOP\_Msk                  }}
\DoxyCodeLine{17969 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMATE\_Pos             (27U)}}
\DoxyCodeLine{17970 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMATE\_Msk             (0x1UL << SDMMC\_STA\_IDMATE\_Pos)       }}
\DoxyCodeLine{17971 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMATE                 SDMMC\_STA\_IDMATE\_Msk                  }}
\DoxyCodeLine{17972 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMABTC\_Pos            (28U)}}
\DoxyCodeLine{17973 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMABTC\_Msk            (0x1UL << SDMMC\_STA\_IDMABTC\_Pos)      }}
\DoxyCodeLine{17974 \textcolor{preprocessor}{\#define SDMMC\_STA\_IDMABTC                SDMMC\_STA\_IDMABTC\_Msk                 }}
\DoxyCodeLine{17976 \textcolor{comment}{/*******************  Bit definition for SDMMC\_ICR register  *******************/}}
\DoxyCodeLine{17977 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC\_Pos          (0U)}}
\DoxyCodeLine{17978 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC\_Msk          (0x1UL << SDMMC\_ICR\_CCRCFAILC\_Pos)    }}
\DoxyCodeLine{17979 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CCRCFAILC              SDMMC\_ICR\_CCRCFAILC\_Msk               }}
\DoxyCodeLine{17980 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC\_Pos          (1U)}}
\DoxyCodeLine{17981 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC\_Msk          (0x1UL << SDMMC\_ICR\_DCRCFAILC\_Pos)    }}
\DoxyCodeLine{17982 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DCRCFAILC              SDMMC\_ICR\_DCRCFAILC\_Msk               }}
\DoxyCodeLine{17983 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC\_Pos          (2U)}}
\DoxyCodeLine{17984 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC\_Msk          (0x1UL << SDMMC\_ICR\_CTIMEOUTC\_Pos)    }}
\DoxyCodeLine{17985 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CTIMEOUTC              SDMMC\_ICR\_CTIMEOUTC\_Msk               }}
\DoxyCodeLine{17986 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC\_Pos          (3U)}}
\DoxyCodeLine{17987 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC\_Msk          (0x1UL << SDMMC\_ICR\_DTIMEOUTC\_Pos)    }}
\DoxyCodeLine{17988 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DTIMEOUTC              SDMMC\_ICR\_DTIMEOUTC\_Msk               }}
\DoxyCodeLine{17989 \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC\_Pos          (4U)}}
\DoxyCodeLine{17990 \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC\_Msk          (0x1UL << SDMMC\_ICR\_TXUNDERRC\_Pos)    }}
\DoxyCodeLine{17991 \textcolor{preprocessor}{\#define SDMMC\_ICR\_TXUNDERRC              SDMMC\_ICR\_TXUNDERRC\_Msk               }}
\DoxyCodeLine{17992 \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC\_Pos           (5U)}}
\DoxyCodeLine{17993 \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC\_Msk           (0x1UL << SDMMC\_ICR\_RXOVERRC\_Pos)     }}
\DoxyCodeLine{17994 \textcolor{preprocessor}{\#define SDMMC\_ICR\_RXOVERRC               SDMMC\_ICR\_RXOVERRC\_Msk                }}
\DoxyCodeLine{17995 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC\_Pos           (6U)}}
\DoxyCodeLine{17996 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC\_Msk           (0x1UL << SDMMC\_ICR\_CMDRENDC\_Pos)     }}
\DoxyCodeLine{17997 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDRENDC               SDMMC\_ICR\_CMDRENDC\_Msk                }}
\DoxyCodeLine{17998 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC\_Pos           (7U)}}
\DoxyCodeLine{17999 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC\_Msk           (0x1UL << SDMMC\_ICR\_CMDSENTC\_Pos)     }}
\DoxyCodeLine{18000 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CMDSENTC               SDMMC\_ICR\_CMDSENTC\_Msk                }}
\DoxyCodeLine{18001 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC\_Pos           (8U)}}
\DoxyCodeLine{18002 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC\_Msk           (0x1UL << SDMMC\_ICR\_DATAENDC\_Pos)     }}
\DoxyCodeLine{18003 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DATAENDC               SDMMC\_ICR\_DATAENDC\_Msk                }}
\DoxyCodeLine{18004 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DHOLDC\_Pos             (9U)}}
\DoxyCodeLine{18005 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DHOLDC\_Msk             (0x1UL << SDMMC\_ICR\_DHOLDC\_Pos)       }}
\DoxyCodeLine{18006 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DHOLDC                 SDMMC\_ICR\_DHOLDC\_Msk                  }}
\DoxyCodeLine{18007 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC\_Pos           (10U)}}
\DoxyCodeLine{18008 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC\_Msk           (0x1UL << SDMMC\_ICR\_DBCKENDC\_Pos)     }}
\DoxyCodeLine{18009 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DBCKENDC               SDMMC\_ICR\_DBCKENDC\_Msk                }}
\DoxyCodeLine{18010 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DABORTC\_Pos            (11U)}}
\DoxyCodeLine{18011 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DABORTC\_Msk            (0x1UL << SDMMC\_ICR\_DABORTC\_Pos)      }}
\DoxyCodeLine{18012 \textcolor{preprocessor}{\#define SDMMC\_ICR\_DABORTC                SDMMC\_ICR\_DABORTC\_Msk                 }}
\DoxyCodeLine{18013 \textcolor{preprocessor}{\#define SDMMC\_ICR\_BUSYD0ENDC\_Pos         (21U)}}
\DoxyCodeLine{18014 \textcolor{preprocessor}{\#define SDMMC\_ICR\_BUSYD0ENDC\_Msk         (0x1UL << SDMMC\_ICR\_BUSYD0ENDC\_Pos)   }}
\DoxyCodeLine{18015 \textcolor{preprocessor}{\#define SDMMC\_ICR\_BUSYD0ENDC             SDMMC\_ICR\_BUSYD0ENDC\_Msk              }}
\DoxyCodeLine{18016 \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC\_Pos            (22U)}}
\DoxyCodeLine{18017 \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC\_Msk            (0x1UL << SDMMC\_ICR\_SDIOITC\_Pos)      }}
\DoxyCodeLine{18018 \textcolor{preprocessor}{\#define SDMMC\_ICR\_SDIOITC                SDMMC\_ICR\_SDIOITC\_Msk                 }}
\DoxyCodeLine{18019 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKFAILC\_Pos           (23U)}}
\DoxyCodeLine{18020 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKFAILC\_Msk           (0x1UL << SDMMC\_ICR\_ACKFAILC\_Pos)     }}
\DoxyCodeLine{18021 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKFAILC               SDMMC\_ICR\_ACKFAILC\_Msk                }}
\DoxyCodeLine{18022 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKTIMEOUTC\_Pos        (24U)}}
\DoxyCodeLine{18023 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKTIMEOUTC\_Msk        (0x1UL << SDMMC\_ICR\_ACKTIMEOUTC\_Pos)  }}
\DoxyCodeLine{18024 \textcolor{preprocessor}{\#define SDMMC\_ICR\_ACKTIMEOUTC            SDMMC\_ICR\_ACKTIMEOUTC\_Msk             }}
\DoxyCodeLine{18025 \textcolor{preprocessor}{\#define SDMMC\_ICR\_VSWENDC\_Pos            (25U)}}
\DoxyCodeLine{18026 \textcolor{preprocessor}{\#define SDMMC\_ICR\_VSWENDC\_Msk            (0x1UL << SDMMC\_ICR\_VSWENDC\_Pos)      }}
\DoxyCodeLine{18027 \textcolor{preprocessor}{\#define SDMMC\_ICR\_VSWENDC                SDMMC\_ICR\_VSWENDC\_Msk                 }}
\DoxyCodeLine{18028 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CKSTOPC\_Pos            (26U)}}
\DoxyCodeLine{18029 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CKSTOPC\_Msk            (0x1UL << SDMMC\_ICR\_CKSTOPC\_Pos)      }}
\DoxyCodeLine{18030 \textcolor{preprocessor}{\#define SDMMC\_ICR\_CKSTOPC                SDMMC\_ICR\_CKSTOPC\_Msk                 }}
\DoxyCodeLine{18031 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMATEC\_Pos            (27U)}}
\DoxyCodeLine{18032 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMATEC\_Msk            (0x1UL << SDMMC\_ICR\_IDMATEC\_Pos)      }}
\DoxyCodeLine{18033 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMATEC                SDMMC\_ICR\_IDMATEC\_Msk                 }}
\DoxyCodeLine{18034 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMABTCC\_Pos           (28U)}}
\DoxyCodeLine{18035 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMABTCC\_Msk           (0x1UL << SDMMC\_ICR\_IDMABTCC\_Pos)     }}
\DoxyCodeLine{18036 \textcolor{preprocessor}{\#define SDMMC\_ICR\_IDMABTCC               SDMMC\_ICR\_IDMABTCC\_Msk                }}
\DoxyCodeLine{18038 \textcolor{comment}{/******************  Bit definition for SDMMC\_MASK register  *******************/}}
\DoxyCodeLine{18039 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE\_Pos        (0U)}}
\DoxyCodeLine{18040 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE\_Msk        (0x1UL << SDMMC\_MASK\_CCRCFAILIE\_Pos)  }}
\DoxyCodeLine{18041 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CCRCFAILIE            SDMMC\_MASK\_CCRCFAILIE\_Msk             }}
\DoxyCodeLine{18042 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE\_Pos        (1U)}}
\DoxyCodeLine{18043 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE\_Msk        (0x1UL << SDMMC\_MASK\_DCRCFAILIE\_Pos)  }}
\DoxyCodeLine{18044 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DCRCFAILIE            SDMMC\_MASK\_DCRCFAILIE\_Msk             }}
\DoxyCodeLine{18045 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE\_Pos        (2U)}}
\DoxyCodeLine{18046 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE\_Msk        (0x1UL << SDMMC\_MASK\_CTIMEOUTIE\_Pos)  }}
\DoxyCodeLine{18047 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CTIMEOUTIE            SDMMC\_MASK\_CTIMEOUTIE\_Msk             }}
\DoxyCodeLine{18048 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE\_Pos        (3U)}}
\DoxyCodeLine{18049 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE\_Msk        (0x1UL << SDMMC\_MASK\_DTIMEOUTIE\_Pos)  }}
\DoxyCodeLine{18050 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DTIMEOUTIE            SDMMC\_MASK\_DTIMEOUTIE\_Msk             }}
\DoxyCodeLine{18051 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE\_Pos        (4U)}}
\DoxyCodeLine{18052 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE\_Msk        (0x1UL << SDMMC\_MASK\_TXUNDERRIE\_Pos)  }}
\DoxyCodeLine{18053 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXUNDERRIE            SDMMC\_MASK\_TXUNDERRIE\_Msk             }}
\DoxyCodeLine{18054 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE\_Pos         (5U)}}
\DoxyCodeLine{18055 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE\_Msk         (0x1UL << SDMMC\_MASK\_RXOVERRIE\_Pos)   }}
\DoxyCodeLine{18056 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXOVERRIE             SDMMC\_MASK\_RXOVERRIE\_Msk              }}
\DoxyCodeLine{18057 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE\_Pos         (6U)}}
\DoxyCodeLine{18058 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE\_Msk         (0x1UL << SDMMC\_MASK\_CMDRENDIE\_Pos)   }}
\DoxyCodeLine{18059 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDRENDIE             SDMMC\_MASK\_CMDRENDIE\_Msk              }}
\DoxyCodeLine{18060 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE\_Pos         (7U)}}
\DoxyCodeLine{18061 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE\_Msk         (0x1UL << SDMMC\_MASK\_CMDSENTIE\_Pos)   }}
\DoxyCodeLine{18062 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CMDSENTIE             SDMMC\_MASK\_CMDSENTIE\_Msk              }}
\DoxyCodeLine{18063 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE\_Pos         (8U)}}
\DoxyCodeLine{18064 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE\_Msk         (0x1UL << SDMMC\_MASK\_DATAENDIE\_Pos)   }}
\DoxyCodeLine{18065 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DATAENDIE             SDMMC\_MASK\_DATAENDIE\_Msk              }}
\DoxyCodeLine{18066 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DHOLDIE\_Pos           (9U)}}
\DoxyCodeLine{18067 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DHOLDIE\_Msk           (0x1UL << SDMMC\_MASK\_DHOLDIE\_Pos)     }}
\DoxyCodeLine{18068 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DHOLDIE               SDMMC\_MASK\_DHOLDIE\_Msk                }}
\DoxyCodeLine{18069 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE\_Pos         (10U)}}
\DoxyCodeLine{18070 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE\_Msk         (0x1UL << SDMMC\_MASK\_DBCKENDIE\_Pos)   }}
\DoxyCodeLine{18071 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DBCKENDIE             SDMMC\_MASK\_DBCKENDIE\_Msk              }}
\DoxyCodeLine{18072 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DABORTIE\_Pos          (11U)}}
\DoxyCodeLine{18073 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DABORTIE\_Msk          (0x1UL << SDMMC\_MASK\_DABORTIE\_Pos)    }}
\DoxyCodeLine{18074 \textcolor{preprocessor}{\#define SDMMC\_MASK\_DABORTIE              SDMMC\_MASK\_DABORTIE\_Msk               }}
\DoxyCodeLine{18076 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE\_Pos        (14U)}}
\DoxyCodeLine{18077 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE\_Msk        (0x1UL << SDMMC\_MASK\_TXFIFOHEIE\_Pos)  }}
\DoxyCodeLine{18078 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOHEIE            SDMMC\_MASK\_TXFIFOHEIE\_Msk             }}
\DoxyCodeLine{18079 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE\_Pos        (15U)}}
\DoxyCodeLine{18080 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE\_Msk        (0x1UL << SDMMC\_MASK\_RXFIFOHFIE\_Pos)  }}
\DoxyCodeLine{18081 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOHFIE            SDMMC\_MASK\_RXFIFOHFIE\_Msk             }}
\DoxyCodeLine{18083 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE\_Pos         (17U)}}
\DoxyCodeLine{18084 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE\_Msk         (0x1UL << SDMMC\_MASK\_RXFIFOFIE\_Pos)   }}
\DoxyCodeLine{18085 \textcolor{preprocessor}{\#define SDMMC\_MASK\_RXFIFOFIE             SDMMC\_MASK\_RXFIFOFIE\_Msk              }}
\DoxyCodeLine{18086 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE\_Pos         (18U)}}
\DoxyCodeLine{18087 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE\_Msk         (0x1UL << SDMMC\_MASK\_TXFIFOEIE\_Pos)   }}
\DoxyCodeLine{18088 \textcolor{preprocessor}{\#define SDMMC\_MASK\_TXFIFOEIE             SDMMC\_MASK\_TXFIFOEIE\_Msk              }}
\DoxyCodeLine{18090 \textcolor{preprocessor}{\#define SDMMC\_MASK\_BUSYD0ENDIE\_Pos       (21U)}}
\DoxyCodeLine{18091 \textcolor{preprocessor}{\#define SDMMC\_MASK\_BUSYD0ENDIE\_Msk       (0x1UL << SDMMC\_MASK\_BUSYD0ENDIE\_Pos) }}
\DoxyCodeLine{18092 \textcolor{preprocessor}{\#define SDMMC\_MASK\_BUSYD0ENDIE           SDMMC\_MASK\_BUSYD0ENDIE\_Msk            }}
\DoxyCodeLine{18093 \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE\_Pos           (22U)}}
\DoxyCodeLine{18094 \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE\_Msk           (0x1UL << SDMMC\_MASK\_SDIOITIE\_Pos)     }}
\DoxyCodeLine{18095 \textcolor{preprocessor}{\#define SDMMC\_MASK\_SDIOITIE               SDMMC\_MASK\_SDIOITIE\_Msk                }}
\DoxyCodeLine{18096 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKFAILIE\_Pos         (23U)}}
\DoxyCodeLine{18097 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKFAILIE\_Msk         (0x1UL << SDMMC\_MASK\_ACKFAILIE\_Pos)   }}
\DoxyCodeLine{18098 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKFAILIE             SDMMC\_MASK\_ACKFAILIE\_Msk              }}
\DoxyCodeLine{18099 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKTIMEOUTIE\_Pos      (24U)}}
\DoxyCodeLine{18100 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKTIMEOUTIE\_Msk      (0x1UL << SDMMC\_MASK\_ACKTIMEOUTIE\_Pos) }}
\DoxyCodeLine{18101 \textcolor{preprocessor}{\#define SDMMC\_MASK\_ACKTIMEOUTIE          SDMMC\_MASK\_ACKTIMEOUTIE\_Msk           }}
\DoxyCodeLine{18102 \textcolor{preprocessor}{\#define SDMMC\_MASK\_VSWENDIE\_Pos          (25U)}}
\DoxyCodeLine{18103 \textcolor{preprocessor}{\#define SDMMC\_MASK\_VSWENDIE\_Msk          (0x1UL << SDMMC\_MASK\_VSWENDIE\_Pos)    }}
\DoxyCodeLine{18104 \textcolor{preprocessor}{\#define SDMMC\_MASK\_VSWENDIE              SDMMC\_MASK\_VSWENDIE\_Msk               }}
\DoxyCodeLine{18105 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CKSTOPIE\_Pos          (26U)}}
\DoxyCodeLine{18106 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CKSTOPIE\_Msk          (0x1UL << SDMMC\_MASK\_CKSTOPIE\_Pos)    }}
\DoxyCodeLine{18107 \textcolor{preprocessor}{\#define SDMMC\_MASK\_CKSTOPIE              SDMMC\_MASK\_CKSTOPIE\_Msk               }}
\DoxyCodeLine{18108 \textcolor{preprocessor}{\#define SDMMC\_MASK\_IDMABTCIE\_Pos         (28U)}}
\DoxyCodeLine{18109 \textcolor{preprocessor}{\#define SDMMC\_MASK\_IDMABTCIE\_Msk         (0x1UL << SDMMC\_MASK\_IDMABTCIE\_Pos)   }}
\DoxyCodeLine{18110 \textcolor{preprocessor}{\#define SDMMC\_MASK\_IDMABTCIE             SDMMC\_MASK\_IDMABTCIE\_Msk              }}
\DoxyCodeLine{18112 \textcolor{comment}{/*****************  Bit definition for SDMMC\_ACKTIME register  *****************/}}
\DoxyCodeLine{18113 \textcolor{preprocessor}{\#define SDMMC\_ACKTIME\_ACKTIME\_Pos        (0U)}}
\DoxyCodeLine{18114 \textcolor{preprocessor}{\#define SDMMC\_ACKTIME\_ACKTIME\_Msk        (0x1FFFFFFUL << SDMMC\_ACKTIME\_ACKTIME\_Pos) }}
\DoxyCodeLine{18115 \textcolor{preprocessor}{\#define SDMMC\_ACKTIME\_ACKTIME            SDMMC\_ACKTIME\_ACKTIME\_Msk             }}
\DoxyCodeLine{18117 \textcolor{comment}{/******************  Bit definition for SDMMC\_FIFO register  *******************/}}
\DoxyCodeLine{18118 \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA\_Pos          (0U)}}
\DoxyCodeLine{18119 \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA\_Msk          (0xFFFFFFFFUL << SDMMC\_FIFO\_FIFODATA\_Pos) }}
\DoxyCodeLine{18120 \textcolor{preprocessor}{\#define SDMMC\_FIFO\_FIFODATA              SDMMC\_FIFO\_FIFODATA\_Msk               }}
\DoxyCodeLine{18122 \textcolor{comment}{/******************  Bit definition for SDMMC\_IDMACTRL register ****************/}}
\DoxyCodeLine{18123 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMAEN\_Pos            (0U)}}
\DoxyCodeLine{18124 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMAEN\_Msk            (0x1UL << SDMMC\_IDMA\_IDMAEN\_Pos)      }}
\DoxyCodeLine{18125 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMAEN                SDMMC\_IDMA\_IDMAEN\_Msk                 }}
\DoxyCodeLine{18126 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABMODE\_Pos         (1U)}}
\DoxyCodeLine{18127 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABMODE\_Msk         (0x1UL << SDMMC\_IDMA\_IDMABMODE\_Pos)   }}
\DoxyCodeLine{18128 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABMODE             SDMMC\_IDMA\_IDMABMODE\_Msk              }}
\DoxyCodeLine{18129 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABACT\_Pos          (2U)}}
\DoxyCodeLine{18130 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABACT\_Msk          (0x1UL << SDMMC\_IDMA\_IDMABACT\_Pos)    }}
\DoxyCodeLine{18131 \textcolor{preprocessor}{\#define SDMMC\_IDMA\_IDMABACT              SDMMC\_IDMA\_IDMABACT\_Msk               }}
\DoxyCodeLine{18133 \textcolor{comment}{/*****************  Bit definition for SDMMC\_IDMABSIZE register  ***************/}}
\DoxyCodeLine{18134 \textcolor{preprocessor}{\#define SDMMC\_IDMABSIZE\_IDMABNDT\_Pos     (5U)}}
\DoxyCodeLine{18135 \textcolor{preprocessor}{\#define SDMMC\_IDMABSIZE\_IDMABNDT\_Msk     (0xFFUL << SDMMC\_IDMABSIZE\_IDMABNDT\_Pos) }}
\DoxyCodeLine{18136 \textcolor{preprocessor}{\#define SDMMC\_IDMABSIZE\_IDMABNDT         SDMMC\_IDMABSIZE\_IDMABNDT\_Msk          }}
\DoxyCodeLine{18138 \textcolor{comment}{/*****************  Bit definition for SDMMC\_IDMABASE0 register  ***************/}}
\DoxyCodeLine{18139 \textcolor{preprocessor}{\#define SDMMC\_IDMABASE0\_IDMABASE0        ((uint32\_t)0xFFFFFFFF)                }}
\DoxyCodeLine{18141 \textcolor{comment}{/*****************  Bit definition for SDMMC\_IDMABASE1 register  ***************/}}
\DoxyCodeLine{18142 \textcolor{preprocessor}{\#define SDMMC\_IDMABASE1\_IDMABASE1        ((uint32\_t)0xFFFFFFFF)                }}
\DoxyCodeLine{18144 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18145 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18146 \textcolor{comment}{/*                        Delay Block Interface (DLYB)                        */}}
\DoxyCodeLine{18147 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18148 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18149 \textcolor{comment}{/*******************  Bit definition for DLYB\_CR register  ********************/}}
\DoxyCodeLine{18150 \textcolor{preprocessor}{\#define DLYB\_CR\_DEN\_Pos         (0U)}}
\DoxyCodeLine{18151 \textcolor{preprocessor}{\#define DLYB\_CR\_DEN\_Msk         (0x1UL << DLYB\_CR\_DEN\_Pos)                     }}
\DoxyCodeLine{18152 \textcolor{preprocessor}{\#define DLYB\_CR\_DEN             DLYB\_CR\_DEN\_Msk                                }}
\DoxyCodeLine{18153 \textcolor{preprocessor}{\#define DLYB\_CR\_SEN\_Pos         (1U)}}
\DoxyCodeLine{18154 \textcolor{preprocessor}{\#define DLYB\_CR\_SEN\_Msk         (0x1UL << DLYB\_CR\_SEN\_Pos)                     }}
\DoxyCodeLine{18155 \textcolor{preprocessor}{\#define DLYB\_CR\_SEN             DLYB\_CR\_SEN\_Msk                                }}
\DoxyCodeLine{18158 \textcolor{comment}{/*******************  Bit definition for DLYB\_CFGR register  ********************/}}
\DoxyCodeLine{18159 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_Pos       (0U)}}
\DoxyCodeLine{18160 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_Msk       (0xFUL << DLYB\_CFGR\_SEL\_Pos)                   }}
\DoxyCodeLine{18161 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL           DLYB\_CFGR\_SEL\_Msk                              }}
\DoxyCodeLine{18162 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_0         (0x1UL << DLYB\_CFGR\_SEL\_Pos)                    }}
\DoxyCodeLine{18163 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_1         (0x2UL << DLYB\_CFGR\_SEL\_Pos)                    }}
\DoxyCodeLine{18164 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_2         (0x3UL << DLYB\_CFGR\_SEL\_Pos)                    }}
\DoxyCodeLine{18165 \textcolor{preprocessor}{\#define DLYB\_CFGR\_SEL\_3         (0x8UL << DLYB\_CFGR\_SEL\_Pos)                    }}
\DoxyCodeLine{18167 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_Pos      (8U)}}
\DoxyCodeLine{18168 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_Msk      (0x7FUL << DLYB\_CFGR\_UNIT\_Pos)                 }}
\DoxyCodeLine{18169 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT          DLYB\_CFGR\_UNIT\_Msk                             }}
\DoxyCodeLine{18170 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_0        (0x01UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18171 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_1        (0x02UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18172 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_2        (0x04UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18173 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_3        (0x08UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18174 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_4        (0x10UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18175 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_5        (0x20UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18176 \textcolor{preprocessor}{\#define DLYB\_CFGR\_UNIT\_6        (0x40UL << DLYB\_CFGR\_UNIT\_Pos)                  }}
\DoxyCodeLine{18178 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_Pos       (16U)}}
\DoxyCodeLine{18179 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_Msk       (0xFFFUL << DLYB\_CFGR\_LNG\_Pos)                 }}
\DoxyCodeLine{18180 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG           DLYB\_CFGR\_LNG\_Msk                              }}
\DoxyCodeLine{18181 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_0         (0x001UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18182 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_1         (0x002UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18183 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_2         (0x004UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18184 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_3         (0x008UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18185 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_4         (0x010UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18186 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_5         (0x020UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18187 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_6         (0x040UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18188 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_7         (0x080UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18189 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_8         (0x100UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18190 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_9         (0x200UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18191 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_10        (0x400UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18192 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNG\_11        (0x800UL << DLYB\_CFGR\_LNG\_Pos)                  }}
\DoxyCodeLine{18194 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNGF\_Pos      (31U)}}
\DoxyCodeLine{18195 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNGF\_Msk      (0x1UL << DLYB\_CFGR\_LNGF\_Pos)                  }}
\DoxyCodeLine{18196 \textcolor{preprocessor}{\#define DLYB\_CFGR\_LNGF          DLYB\_CFGR\_LNGF\_Msk                             }}
\DoxyCodeLine{18198 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18199 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18200 \textcolor{comment}{/*                   Serial Peripheral Interface (SPI/I2S)                    */}}
\DoxyCodeLine{18201 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18202 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18203 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{18204 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (0U)}}
\DoxyCodeLine{18205 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                 }}
\DoxyCodeLine{18206 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{18207 \textcolor{preprocessor}{\#define SPI\_CR1\_MASRX\_Pos           (8U)}}
\DoxyCodeLine{18208 \textcolor{preprocessor}{\#define SPI\_CR1\_MASRX\_Msk           (0x1UL << SPI\_CR1\_MASRX\_Pos)               }}
\DoxyCodeLine{18209 \textcolor{preprocessor}{\#define SPI\_CR1\_MASRX               SPI\_CR1\_MASRX\_Msk                          }}
\DoxyCodeLine{18210 \textcolor{preprocessor}{\#define SPI\_CR1\_CSTART\_Pos          (9U)}}
\DoxyCodeLine{18211 \textcolor{preprocessor}{\#define SPI\_CR1\_CSTART\_Msk          (0x1UL << SPI\_CR1\_CSTART\_Pos)              }}
\DoxyCodeLine{18212 \textcolor{preprocessor}{\#define SPI\_CR1\_CSTART              SPI\_CR1\_CSTART\_Msk                         }}
\DoxyCodeLine{18213 \textcolor{preprocessor}{\#define SPI\_CR1\_CSUSP\_Pos           (10U)}}
\DoxyCodeLine{18214 \textcolor{preprocessor}{\#define SPI\_CR1\_CSUSP\_Msk           (0x1UL << SPI\_CR1\_CSUSP\_Pos)               }}
\DoxyCodeLine{18215 \textcolor{preprocessor}{\#define SPI\_CR1\_CSUSP               SPI\_CR1\_CSUSP\_Msk                          }}
\DoxyCodeLine{18216 \textcolor{preprocessor}{\#define SPI\_CR1\_HDDIR\_Pos           (11U)}}
\DoxyCodeLine{18217 \textcolor{preprocessor}{\#define SPI\_CR1\_HDDIR\_Msk           (0x1UL << SPI\_CR1\_HDDIR\_Pos)               }}
\DoxyCodeLine{18218 \textcolor{preprocessor}{\#define SPI\_CR1\_HDDIR               SPI\_CR1\_HDDIR\_Msk                          }}
\DoxyCodeLine{18219 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (12U)}}
\DoxyCodeLine{18220 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                 }}
\DoxyCodeLine{18221 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{18222 \textcolor{preprocessor}{\#define SPI\_CR1\_CRC33\_17\_Pos        (13U)}}
\DoxyCodeLine{18223 \textcolor{preprocessor}{\#define SPI\_CR1\_CRC33\_17\_Msk        (0x1UL << SPI\_CR1\_CRC33\_17\_Pos)            }}
\DoxyCodeLine{18224 \textcolor{preprocessor}{\#define SPI\_CR1\_CRC33\_17             SPI\_CR1\_CRC33\_17\_Msk                      }}
\DoxyCodeLine{18225 \textcolor{preprocessor}{\#define SPI\_CR1\_RCRCINI\_Pos         (14U)}}
\DoxyCodeLine{18226 \textcolor{preprocessor}{\#define SPI\_CR1\_RCRCINI\_Msk         (0x1UL << SPI\_CR1\_RCRCINI\_Pos)             }}
\DoxyCodeLine{18227 \textcolor{preprocessor}{\#define SPI\_CR1\_RCRCINI             SPI\_CR1\_RCRCINI\_Msk                        }}
\DoxyCodeLine{18228 \textcolor{preprocessor}{\#define SPI\_CR1\_TCRCINI\_Pos         (15U)}}
\DoxyCodeLine{18229 \textcolor{preprocessor}{\#define SPI\_CR1\_TCRCINI\_Msk         (0x1UL << SPI\_CR1\_TCRCINI\_Pos)             }}
\DoxyCodeLine{18230 \textcolor{preprocessor}{\#define SPI\_CR1\_TCRCINI             SPI\_CR1\_TCRCINI\_Msk                        }}
\DoxyCodeLine{18231 \textcolor{preprocessor}{\#define SPI\_CR1\_IOLOCK\_Pos          (16U)}}
\DoxyCodeLine{18232 \textcolor{preprocessor}{\#define SPI\_CR1\_IOLOCK\_Msk          (0x1UL << SPI\_CR1\_IOLOCK\_Pos)              }}
\DoxyCodeLine{18233 \textcolor{preprocessor}{\#define SPI\_CR1\_IOLOCK              SPI\_CR1\_IOLOCK\_Msk                         }}
\DoxyCodeLine{18235 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{18236 \textcolor{preprocessor}{\#define SPI\_CR2\_TSER\_Pos            (16U)}}
\DoxyCodeLine{18237 \textcolor{preprocessor}{\#define SPI\_CR2\_TSER\_Msk            (0xFFFFUL << SPI\_CR2\_TSER\_Pos)             }}
\DoxyCodeLine{18238 \textcolor{preprocessor}{\#define SPI\_CR2\_TSER                SPI\_CR2\_TSER\_Msk                           }}
\DoxyCodeLine{18239 \textcolor{preprocessor}{\#define SPI\_CR2\_TSIZE\_Pos           (0U)}}
\DoxyCodeLine{18240 \textcolor{preprocessor}{\#define SPI\_CR2\_TSIZE\_Msk           (0xFFFFUL << SPI\_CR2\_TSIZE\_Pos)            }}
\DoxyCodeLine{18241 \textcolor{preprocessor}{\#define SPI\_CR2\_TSIZE               SPI\_CR2\_TSIZE\_Msk                          }}
\DoxyCodeLine{18243 \textcolor{comment}{/*******************  Bit definition for SPI\_CFG1 register  ********************/}}
\DoxyCodeLine{18244 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_Pos          (0U)}}
\DoxyCodeLine{18245 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_Msk          (0x1FUL << SPI\_CFG1\_DSIZE\_Pos)             }}
\DoxyCodeLine{18246 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE              SPI\_CFG1\_DSIZE\_Msk                         }}
\DoxyCodeLine{18247 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_0            (0x01UL << SPI\_CFG1\_DSIZE\_Pos)              }}
\DoxyCodeLine{18248 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_1            (0x02UL << SPI\_CFG1\_DSIZE\_Pos)              }}
\DoxyCodeLine{18249 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_2            (0x04UL << SPI\_CFG1\_DSIZE\_Pos)              }}
\DoxyCodeLine{18250 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_3            (0x08UL << SPI\_CFG1\_DSIZE\_Pos)              }}
\DoxyCodeLine{18251 \textcolor{preprocessor}{\#define SPI\_CFG1\_DSIZE\_4            (0x10UL << SPI\_CFG1\_DSIZE\_Pos)              }}
\DoxyCodeLine{18253 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_Pos          (5U)}}
\DoxyCodeLine{18254 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_Msk          (0xFUL << SPI\_CFG1\_FTHLV\_Pos)              }}
\DoxyCodeLine{18255 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV              SPI\_CFG1\_FTHLV\_Msk                         }}
\DoxyCodeLine{18256 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_0            (0x1UL << SPI\_CFG1\_FTHLV\_Pos)               }}
\DoxyCodeLine{18257 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_1            (0x2UL << SPI\_CFG1\_FTHLV\_Pos)               }}
\DoxyCodeLine{18258 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_2            (0x4UL << SPI\_CFG1\_FTHLV\_Pos)               }}
\DoxyCodeLine{18259 \textcolor{preprocessor}{\#define SPI\_CFG1\_FTHLV\_3            (0x8UL << SPI\_CFG1\_FTHLV\_Pos)               }}
\DoxyCodeLine{18261 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRCFG\_Pos         (9U)}}
\DoxyCodeLine{18262 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRCFG\_Msk         (0x3UL << SPI\_CFG1\_UDRCFG\_Pos)             }}
\DoxyCodeLine{18263 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRCFG             SPI\_CFG1\_UDRCFG\_Msk                        }}
\DoxyCodeLine{18264 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRCFG\_0           (0x1UL << SPI\_CFG1\_UDRCFG\_Pos)              }}
\DoxyCodeLine{18265 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRCFG\_1           (0x2UL << SPI\_CFG1\_UDRCFG\_Pos)              }}
\DoxyCodeLine{18268 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRDET\_Pos         (11U)}}
\DoxyCodeLine{18269 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRDET\_Msk         (0x3UL << SPI\_CFG1\_UDRDET\_Pos)             }}
\DoxyCodeLine{18270 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRDET             SPI\_CFG1\_UDRDET\_Msk                        }}
\DoxyCodeLine{18271 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRDET\_0           (0x1UL << SPI\_CFG1\_UDRDET\_Pos)              }}
\DoxyCodeLine{18272 \textcolor{preprocessor}{\#define SPI\_CFG1\_UDRDET\_1           (0x2UL << SPI\_CFG1\_UDRDET\_Pos)              }}
\DoxyCodeLine{18274 \textcolor{preprocessor}{\#define SPI\_CFG1\_RXDMAEN\_Pos        (14U)}}
\DoxyCodeLine{18275 \textcolor{preprocessor}{\#define SPI\_CFG1\_RXDMAEN\_Msk        (0x1UL << SPI\_CFG1\_RXDMAEN\_Pos)            }}
\DoxyCodeLine{18276 \textcolor{preprocessor}{\#define SPI\_CFG1\_RXDMAEN            SPI\_CFG1\_RXDMAEN\_Msk                       }}
\DoxyCodeLine{18277 \textcolor{preprocessor}{\#define SPI\_CFG1\_TXDMAEN\_Pos        (15U)}}
\DoxyCodeLine{18278 \textcolor{preprocessor}{\#define SPI\_CFG1\_TXDMAEN\_Msk        (0x1UL << SPI\_CFG1\_TXDMAEN\_Pos)            }}
\DoxyCodeLine{18279 \textcolor{preprocessor}{\#define SPI\_CFG1\_TXDMAEN            SPI\_CFG1\_TXDMAEN\_Msk                       }}
\DoxyCodeLine{18281 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_Pos        (16U)}}
\DoxyCodeLine{18282 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_Msk        (0x1FUL << SPI\_CFG1\_CRCSIZE\_Pos)           }}
\DoxyCodeLine{18283 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE            SPI\_CFG1\_CRCSIZE\_Msk                       }}
\DoxyCodeLine{18284 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_0          (0x01UL << SPI\_CFG1\_CRCSIZE\_Pos)            }}
\DoxyCodeLine{18285 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_1          (0x02UL << SPI\_CFG1\_CRCSIZE\_Pos)            }}
\DoxyCodeLine{18286 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_2          (0x04UL << SPI\_CFG1\_CRCSIZE\_Pos)            }}
\DoxyCodeLine{18287 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_3          (0x08UL << SPI\_CFG1\_CRCSIZE\_Pos)            }}
\DoxyCodeLine{18288 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCSIZE\_4          (0x10UL << SPI\_CFG1\_CRCSIZE\_Pos)            }}
\DoxyCodeLine{18290 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCEN\_Pos          (22U)}}
\DoxyCodeLine{18291 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCEN\_Msk          (0x1UL << SPI\_CFG1\_CRCEN\_Pos)              }}
\DoxyCodeLine{18292 \textcolor{preprocessor}{\#define SPI\_CFG1\_CRCEN              SPI\_CFG1\_CRCEN\_Msk                         }}
\DoxyCodeLine{18294 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR\_Pos            (28U)}}
\DoxyCodeLine{18295 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR\_Msk            (0x7UL << SPI\_CFG1\_MBR\_Pos)                }}
\DoxyCodeLine{18296 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR                SPI\_CFG1\_MBR\_Msk                           }}
\DoxyCodeLine{18297 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR\_0              (0x1UL << SPI\_CFG1\_MBR\_Pos)                 }}
\DoxyCodeLine{18298 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR\_1              (0x2UL << SPI\_CFG1\_MBR\_Pos)                 }}
\DoxyCodeLine{18299 \textcolor{preprocessor}{\#define SPI\_CFG1\_MBR\_2              (0x4UL << SPI\_CFG1\_MBR\_Pos)                 }}
\DoxyCodeLine{18301 \textcolor{comment}{/*******************  Bit definition for SPI\_CFG2 register  ********************/}}
\DoxyCodeLine{18302 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_Pos           (0U)}}
\DoxyCodeLine{18303 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_Msk           (0xFUL << SPI\_CFG2\_MSSI\_Pos)               }}
\DoxyCodeLine{18304 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI               SPI\_CFG2\_MSSI\_Msk                          }}
\DoxyCodeLine{18305 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_0             (0x1UL << SPI\_CFG2\_MSSI\_Pos)                }}
\DoxyCodeLine{18306 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_1             (0x2UL << SPI\_CFG2\_MSSI\_Pos)                }}
\DoxyCodeLine{18307 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_2             (0x4UL << SPI\_CFG2\_MSSI\_Pos)                }}
\DoxyCodeLine{18308 \textcolor{preprocessor}{\#define SPI\_CFG2\_MSSI\_3             (0x8UL << SPI\_CFG2\_MSSI\_Pos)                }}
\DoxyCodeLine{18310 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_Pos           (4U)}}
\DoxyCodeLine{18311 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_Msk           (0xFUL << SPI\_CFG2\_MIDI\_Pos)               }}
\DoxyCodeLine{18312 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI               SPI\_CFG2\_MIDI\_Msk                          }}
\DoxyCodeLine{18313 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_0             (0x1UL << SPI\_CFG2\_MIDI\_Pos)                }}
\DoxyCodeLine{18314 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_1             (0x2UL << SPI\_CFG2\_MIDI\_Pos)                }}
\DoxyCodeLine{18315 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_2             (0x4UL << SPI\_CFG2\_MIDI\_Pos)                }}
\DoxyCodeLine{18316 \textcolor{preprocessor}{\#define SPI\_CFG2\_MIDI\_3             (0x8UL << SPI\_CFG2\_MIDI\_Pos)                }}
\DoxyCodeLine{18318 \textcolor{preprocessor}{\#define SPI\_CFG2\_IOSWP\_Pos          (15U)}}
\DoxyCodeLine{18319 \textcolor{preprocessor}{\#define SPI\_CFG2\_IOSWP\_Msk          (0x1UL << SPI\_CFG2\_IOSWP\_Pos)              }}
\DoxyCodeLine{18320 \textcolor{preprocessor}{\#define SPI\_CFG2\_IOSWP              SPI\_CFG2\_IOSWP\_Msk                         }}
\DoxyCodeLine{18322 \textcolor{preprocessor}{\#define SPI\_CFG2\_COMM\_Pos           (17U)}}
\DoxyCodeLine{18323 \textcolor{preprocessor}{\#define SPI\_CFG2\_COMM\_Msk           (0x3UL << SPI\_CFG2\_COMM\_Pos)               }}
\DoxyCodeLine{18324 \textcolor{preprocessor}{\#define SPI\_CFG2\_COMM               SPI\_CFG2\_COMM\_Msk                          }}
\DoxyCodeLine{18325 \textcolor{preprocessor}{\#define SPI\_CFG2\_COMM\_0             (0x1UL << SPI\_CFG2\_COMM\_Pos)                }}
\DoxyCodeLine{18326 \textcolor{preprocessor}{\#define SPI\_CFG2\_COMM\_1             (0x2UL << SPI\_CFG2\_COMM\_Pos)                }}
\DoxyCodeLine{18328 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP\_Pos             (19U)}}
\DoxyCodeLine{18329 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP\_Msk             (0x7UL << SPI\_CFG2\_SP\_Pos)                 }}
\DoxyCodeLine{18330 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP                 SPI\_CFG2\_SP\_Msk                            }}
\DoxyCodeLine{18331 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP\_0               (0x1UL << SPI\_CFG2\_SP\_Pos)                  }}
\DoxyCodeLine{18332 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP\_1               (0x2UL << SPI\_CFG2\_SP\_Pos)                  }}
\DoxyCodeLine{18333 \textcolor{preprocessor}{\#define SPI\_CFG2\_SP\_2               (0x4UL << SPI\_CFG2\_SP\_Pos)                  }}
\DoxyCodeLine{18335 \textcolor{preprocessor}{\#define SPI\_CFG2\_MASTER\_Pos         (22U)}}
\DoxyCodeLine{18336 \textcolor{preprocessor}{\#define SPI\_CFG2\_MASTER\_Msk         (0x1UL << SPI\_CFG2\_MASTER\_Pos)             }}
\DoxyCodeLine{18337 \textcolor{preprocessor}{\#define SPI\_CFG2\_MASTER             SPI\_CFG2\_MASTER\_Msk                        }}
\DoxyCodeLine{18338 \textcolor{preprocessor}{\#define SPI\_CFG2\_LSBFRST\_Pos        (23U)}}
\DoxyCodeLine{18339 \textcolor{preprocessor}{\#define SPI\_CFG2\_LSBFRST\_Msk        (0x1UL << SPI\_CFG2\_LSBFRST\_Pos)            }}
\DoxyCodeLine{18340 \textcolor{preprocessor}{\#define SPI\_CFG2\_LSBFRST            SPI\_CFG2\_LSBFRST\_Msk                       }}
\DoxyCodeLine{18341 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPHA\_Pos           (24U)}}
\DoxyCodeLine{18342 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPHA\_Msk           (0x1UL << SPI\_CFG2\_CPHA\_Pos)               }}
\DoxyCodeLine{18343 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPHA               SPI\_CFG2\_CPHA\_Msk                          }}
\DoxyCodeLine{18344 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPOL\_Pos           (25U)}}
\DoxyCodeLine{18345 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPOL\_Msk           (0x1UL << SPI\_CFG2\_CPOL\_Pos)               }}
\DoxyCodeLine{18346 \textcolor{preprocessor}{\#define SPI\_CFG2\_CPOL               SPI\_CFG2\_CPOL\_Msk                          }}
\DoxyCodeLine{18347 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSM\_Pos            (26U)}}
\DoxyCodeLine{18348 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSM\_Msk            (0x1UL << SPI\_CFG2\_SSM\_Pos)                }}
\DoxyCodeLine{18349 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSM                SPI\_CFG2\_SSM\_Msk                           }}
\DoxyCodeLine{18351 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSIOP\_Pos          (28U)}}
\DoxyCodeLine{18352 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSIOP\_Msk          (0x1UL << SPI\_CFG2\_SSIOP\_Pos)              }}
\DoxyCodeLine{18353 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSIOP              SPI\_CFG2\_SSIOP\_Msk                         }}
\DoxyCodeLine{18354 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOE\_Pos           (29U)}}
\DoxyCodeLine{18355 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOE\_Msk           (0x1UL << SPI\_CFG2\_SSOE\_Pos)               }}
\DoxyCodeLine{18356 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOE               SPI\_CFG2\_SSOE\_Msk                          }}
\DoxyCodeLine{18357 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOM\_Pos           (30U)}}
\DoxyCodeLine{18358 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOM\_Msk           (0x1UL << SPI\_CFG2\_SSOM\_Pos)               }}
\DoxyCodeLine{18359 \textcolor{preprocessor}{\#define SPI\_CFG2\_SSOM               SPI\_CFG2\_SSOM\_Msk                          }}
\DoxyCodeLine{18361 \textcolor{preprocessor}{\#define SPI\_CFG2\_AFCNTR\_Pos         (31U)}}
\DoxyCodeLine{18362 \textcolor{preprocessor}{\#define SPI\_CFG2\_AFCNTR\_Msk         (0x1UL << SPI\_CFG2\_AFCNTR\_Pos)             }}
\DoxyCodeLine{18363 \textcolor{preprocessor}{\#define SPI\_CFG2\_AFCNTR             SPI\_CFG2\_AFCNTR\_Msk                        }}
\DoxyCodeLine{18365 \textcolor{comment}{/*******************  Bit definition for SPI\_IER register  ********************/}}
\DoxyCodeLine{18366 \textcolor{preprocessor}{\#define SPI\_IER\_RXPIE\_Pos           (0U)}}
\DoxyCodeLine{18367 \textcolor{preprocessor}{\#define SPI\_IER\_RXPIE\_Msk           (0x1UL << SPI\_IER\_RXPIE\_Pos)               }}
\DoxyCodeLine{18368 \textcolor{preprocessor}{\#define SPI\_IER\_RXPIE               SPI\_IER\_RXPIE\_Msk                          }}
\DoxyCodeLine{18369 \textcolor{preprocessor}{\#define SPI\_IER\_TXPIE\_Pos           (1U)}}
\DoxyCodeLine{18370 \textcolor{preprocessor}{\#define SPI\_IER\_TXPIE\_Msk           (0x1UL << SPI\_IER\_TXPIE\_Pos)               }}
\DoxyCodeLine{18371 \textcolor{preprocessor}{\#define SPI\_IER\_TXPIE               SPI\_IER\_TXPIE\_Msk                          }}
\DoxyCodeLine{18372 \textcolor{preprocessor}{\#define SPI\_IER\_DXPIE\_Pos           (2U)}}
\DoxyCodeLine{18373 \textcolor{preprocessor}{\#define SPI\_IER\_DXPIE\_Msk           (0x1UL << SPI\_IER\_DXPIE\_Pos)               }}
\DoxyCodeLine{18374 \textcolor{preprocessor}{\#define SPI\_IER\_DXPIE               SPI\_IER\_DXPIE\_Msk                          }}
\DoxyCodeLine{18375 \textcolor{preprocessor}{\#define SPI\_IER\_EOTIE\_Pos           (3U)}}
\DoxyCodeLine{18376 \textcolor{preprocessor}{\#define SPI\_IER\_EOTIE\_Msk           (0x1UL << SPI\_IER\_EOTIE\_Pos)               }}
\DoxyCodeLine{18377 \textcolor{preprocessor}{\#define SPI\_IER\_EOTIE               SPI\_IER\_EOTIE\_Msk                          }}
\DoxyCodeLine{18378 \textcolor{preprocessor}{\#define SPI\_IER\_TXTFIE\_Pos          (4U)}}
\DoxyCodeLine{18379 \textcolor{preprocessor}{\#define SPI\_IER\_TXTFIE\_Msk          (0x1UL << SPI\_IER\_TXTFIE\_Pos)              }}
\DoxyCodeLine{18380 \textcolor{preprocessor}{\#define SPI\_IER\_TXTFIE              SPI\_IER\_TXTFIE\_Msk                         }}
\DoxyCodeLine{18381 \textcolor{preprocessor}{\#define SPI\_IER\_UDRIE\_Pos           (5U)}}
\DoxyCodeLine{18382 \textcolor{preprocessor}{\#define SPI\_IER\_UDRIE\_Msk           (0x1UL << SPI\_IER\_UDRIE\_Pos)               }}
\DoxyCodeLine{18383 \textcolor{preprocessor}{\#define SPI\_IER\_UDRIE               SPI\_IER\_UDRIE\_Msk                          }}
\DoxyCodeLine{18384 \textcolor{preprocessor}{\#define SPI\_IER\_OVRIE\_Pos           (6U)}}
\DoxyCodeLine{18385 \textcolor{preprocessor}{\#define SPI\_IER\_OVRIE\_Msk           (0x1UL << SPI\_IER\_OVRIE\_Pos)               }}
\DoxyCodeLine{18386 \textcolor{preprocessor}{\#define SPI\_IER\_OVRIE               SPI\_IER\_OVRIE\_Msk                          }}
\DoxyCodeLine{18387 \textcolor{preprocessor}{\#define SPI\_IER\_CRCEIE\_Pos          (7U)}}
\DoxyCodeLine{18388 \textcolor{preprocessor}{\#define SPI\_IER\_CRCEIE\_Msk          (0x1UL << SPI\_IER\_CRCEIE\_Pos)               }}
\DoxyCodeLine{18389 \textcolor{preprocessor}{\#define SPI\_IER\_CRCEIE              SPI\_IER\_CRCEIE\_Msk                          }}
\DoxyCodeLine{18390 \textcolor{preprocessor}{\#define SPI\_IER\_TIFREIE\_Pos         (8U)}}
\DoxyCodeLine{18391 \textcolor{preprocessor}{\#define SPI\_IER\_TIFREIE\_Msk         (0x1UL << SPI\_IER\_TIFREIE\_Pos)             }}
\DoxyCodeLine{18392 \textcolor{preprocessor}{\#define SPI\_IER\_TIFREIE             SPI\_IER\_TIFREIE\_Msk                        }}
\DoxyCodeLine{18393 \textcolor{preprocessor}{\#define SPI\_IER\_MODFIE\_Pos          (9U)}}
\DoxyCodeLine{18394 \textcolor{preprocessor}{\#define SPI\_IER\_MODFIE\_Msk          (0x1UL << SPI\_IER\_MODFIE\_Pos)              }}
\DoxyCodeLine{18395 \textcolor{preprocessor}{\#define SPI\_IER\_MODFIE              SPI\_IER\_MODFIE\_Msk                         }}
\DoxyCodeLine{18396 \textcolor{preprocessor}{\#define SPI\_IER\_TSERFIE\_Pos         (10U)}}
\DoxyCodeLine{18397 \textcolor{preprocessor}{\#define SPI\_IER\_TSERFIE\_Msk         (0x1UL << SPI\_IER\_TSERFIE\_Pos)              }}
\DoxyCodeLine{18398 \textcolor{preprocessor}{\#define SPI\_IER\_TSERFIE             SPI\_IER\_TSERFIE\_Msk                        }}
\DoxyCodeLine{18400 \textcolor{comment}{/*******************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{18401 \textcolor{preprocessor}{\#define SPI\_SR\_RXP\_Pos              (0U)}}
\DoxyCodeLine{18402 \textcolor{preprocessor}{\#define SPI\_SR\_RXP\_Msk              (0x1UL << SPI\_SR\_RXP\_Pos)                  }}
\DoxyCodeLine{18403 \textcolor{preprocessor}{\#define SPI\_SR\_RXP                  SPI\_SR\_RXP\_Msk                             }}
\DoxyCodeLine{18404 \textcolor{preprocessor}{\#define SPI\_SR\_TXP\_Pos              (1U)}}
\DoxyCodeLine{18405 \textcolor{preprocessor}{\#define SPI\_SR\_TXP\_Msk              (0x1UL << SPI\_SR\_TXP\_Pos)                  }}
\DoxyCodeLine{18406 \textcolor{preprocessor}{\#define SPI\_SR\_TXP                  SPI\_SR\_TXP\_Msk                             }}
\DoxyCodeLine{18407 \textcolor{preprocessor}{\#define SPI\_SR\_DXP\_Pos              (2U)}}
\DoxyCodeLine{18408 \textcolor{preprocessor}{\#define SPI\_SR\_DXP\_Msk              (0x1UL << SPI\_SR\_DXP\_Pos)                  }}
\DoxyCodeLine{18409 \textcolor{preprocessor}{\#define SPI\_SR\_DXP                  SPI\_SR\_DXP\_Msk                             }}
\DoxyCodeLine{18410 \textcolor{preprocessor}{\#define SPI\_SR\_EOT\_Pos              (3U)}}
\DoxyCodeLine{18411 \textcolor{preprocessor}{\#define SPI\_SR\_EOT\_Msk              (0x1UL << SPI\_SR\_EOT\_Pos)                  }}
\DoxyCodeLine{18412 \textcolor{preprocessor}{\#define SPI\_SR\_EOT                  SPI\_SR\_EOT\_Msk                             }}
\DoxyCodeLine{18413 \textcolor{preprocessor}{\#define SPI\_SR\_TXTF\_Pos             (4U)}}
\DoxyCodeLine{18414 \textcolor{preprocessor}{\#define SPI\_SR\_TXTF\_Msk             (0x1UL << SPI\_SR\_TXTF\_Pos)                 }}
\DoxyCodeLine{18415 \textcolor{preprocessor}{\#define SPI\_SR\_TXTF                 SPI\_SR\_TXTF\_Msk                            }}
\DoxyCodeLine{18416 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (5U)}}
\DoxyCodeLine{18417 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                  }}
\DoxyCodeLine{18418 \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{18419 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)}}
\DoxyCodeLine{18420 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                  }}
\DoxyCodeLine{18421 \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{18422 \textcolor{preprocessor}{\#define SPI\_SR\_CRCE\_Pos             (7U)}}
\DoxyCodeLine{18423 \textcolor{preprocessor}{\#define SPI\_SR\_CRCE\_Msk             (0x1UL << SPI\_SR\_CRCE\_Pos)                 }}
\DoxyCodeLine{18424 \textcolor{preprocessor}{\#define SPI\_SR\_CRCE                 SPI\_SR\_CRCE\_Msk                            }}
\DoxyCodeLine{18425 \textcolor{preprocessor}{\#define SPI\_SR\_TIFRE\_Pos            (8U)}}
\DoxyCodeLine{18426 \textcolor{preprocessor}{\#define SPI\_SR\_TIFRE\_Msk            (0x1UL << SPI\_SR\_TIFRE\_Pos)                }}
\DoxyCodeLine{18427 \textcolor{preprocessor}{\#define SPI\_SR\_TIFRE                SPI\_SR\_TIFRE\_Msk                           }}
\DoxyCodeLine{18428 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (9U)}}
\DoxyCodeLine{18429 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                 }}
\DoxyCodeLine{18430 \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{18431 \textcolor{preprocessor}{\#define SPI\_SR\_TSERF\_Pos            (10U)}}
\DoxyCodeLine{18432 \textcolor{preprocessor}{\#define SPI\_SR\_TSERF\_Msk            (0x1UL << SPI\_SR\_TSERF\_Pos)                }}
\DoxyCodeLine{18433 \textcolor{preprocessor}{\#define SPI\_SR\_TSERF                SPI\_SR\_TSERF\_Msk                           }}
\DoxyCodeLine{18434 \textcolor{preprocessor}{\#define SPI\_SR\_SUSP\_Pos             (11U)}}
\DoxyCodeLine{18435 \textcolor{preprocessor}{\#define SPI\_SR\_SUSP\_Msk             (0x1UL << SPI\_SR\_SUSP\_Pos)                 }}
\DoxyCodeLine{18436 \textcolor{preprocessor}{\#define SPI\_SR\_SUSP                 SPI\_SR\_SUSP\_Msk                            }}
\DoxyCodeLine{18437 \textcolor{preprocessor}{\#define SPI\_SR\_TXC\_Pos              (12U)}}
\DoxyCodeLine{18438 \textcolor{preprocessor}{\#define SPI\_SR\_TXC\_Msk              (0x1UL << SPI\_SR\_TXC\_Pos)                  }}
\DoxyCodeLine{18439 \textcolor{preprocessor}{\#define SPI\_SR\_TXC                  SPI\_SR\_TXC\_Msk                             }}
\DoxyCodeLine{18440 \textcolor{preprocessor}{\#define SPI\_SR\_RXPLVL\_Pos           (13U)}}
\DoxyCodeLine{18441 \textcolor{preprocessor}{\#define SPI\_SR\_RXPLVL\_Msk           (0x3UL << SPI\_SR\_RXPLVL\_Pos)               }}
\DoxyCodeLine{18442 \textcolor{preprocessor}{\#define SPI\_SR\_RXPLVL               SPI\_SR\_RXPLVL\_Msk                          }}
\DoxyCodeLine{18443 \textcolor{preprocessor}{\#define SPI\_SR\_RXPLVL\_0             (0x1UL << SPI\_SR\_RXPLVL\_Pos)                }}
\DoxyCodeLine{18444 \textcolor{preprocessor}{\#define SPI\_SR\_RXPLVL\_1             (0x2UL << SPI\_SR\_RXPLVL\_Pos)                }}
\DoxyCodeLine{18445 \textcolor{preprocessor}{\#define SPI\_SR\_RXWNE\_Pos            (15U)}}
\DoxyCodeLine{18446 \textcolor{preprocessor}{\#define SPI\_SR\_RXWNE\_Msk            (0x1UL << SPI\_SR\_RXWNE\_Pos)                }}
\DoxyCodeLine{18447 \textcolor{preprocessor}{\#define SPI\_SR\_RXWNE                SPI\_SR\_RXWNE\_Msk                           }}
\DoxyCodeLine{18448 \textcolor{preprocessor}{\#define SPI\_SR\_CTSIZE\_Pos           (16U)}}
\DoxyCodeLine{18449 \textcolor{preprocessor}{\#define SPI\_SR\_CTSIZE\_Msk           (0xFFFFUL << SPI\_SR\_CTSIZE\_Pos)            }}
\DoxyCodeLine{18450 \textcolor{preprocessor}{\#define SPI\_SR\_CTSIZE               SPI\_SR\_CTSIZE\_Msk                          }}
\DoxyCodeLine{18452 \textcolor{comment}{/*******************  Bit definition for SPI\_IFCR register  ********************/}}
\DoxyCodeLine{18453 \textcolor{preprocessor}{\#define SPI\_IFCR\_EOTC\_Pos           (3U)}}
\DoxyCodeLine{18454 \textcolor{preprocessor}{\#define SPI\_IFCR\_EOTC\_Msk           (0x1UL << SPI\_IFCR\_EOTC\_Pos)               }}
\DoxyCodeLine{18455 \textcolor{preprocessor}{\#define SPI\_IFCR\_EOTC               SPI\_IFCR\_EOTC\_Msk                          }}
\DoxyCodeLine{18456 \textcolor{preprocessor}{\#define SPI\_IFCR\_TXTFC\_Pos          (4U)}}
\DoxyCodeLine{18457 \textcolor{preprocessor}{\#define SPI\_IFCR\_TXTFC\_Msk          (0x1UL << SPI\_IFCR\_TXTFC\_Pos)              }}
\DoxyCodeLine{18458 \textcolor{preprocessor}{\#define SPI\_IFCR\_TXTFC              SPI\_IFCR\_TXTFC\_Msk                         }}
\DoxyCodeLine{18459 \textcolor{preprocessor}{\#define SPI\_IFCR\_UDRC\_Pos           (5U)}}
\DoxyCodeLine{18460 \textcolor{preprocessor}{\#define SPI\_IFCR\_UDRC\_Msk           (0x1UL << SPI\_IFCR\_UDRC\_Pos)               }}
\DoxyCodeLine{18461 \textcolor{preprocessor}{\#define SPI\_IFCR\_UDRC               SPI\_IFCR\_UDRC\_Msk                          }}
\DoxyCodeLine{18462 \textcolor{preprocessor}{\#define SPI\_IFCR\_OVRC\_Pos           (6U)}}
\DoxyCodeLine{18463 \textcolor{preprocessor}{\#define SPI\_IFCR\_OVRC\_Msk           (0x1UL << SPI\_IFCR\_OVRC\_Pos)               }}
\DoxyCodeLine{18464 \textcolor{preprocessor}{\#define SPI\_IFCR\_OVRC               SPI\_IFCR\_OVRC\_Msk                          }}
\DoxyCodeLine{18465 \textcolor{preprocessor}{\#define SPI\_IFCR\_CRCEC\_Pos          (7U)}}
\DoxyCodeLine{18466 \textcolor{preprocessor}{\#define SPI\_IFCR\_CRCEC\_Msk          (0x1UL << SPI\_IFCR\_CRCEC\_Pos)              }}
\DoxyCodeLine{18467 \textcolor{preprocessor}{\#define SPI\_IFCR\_CRCEC              SPI\_IFCR\_CRCEC\_Msk                         }}
\DoxyCodeLine{18468 \textcolor{preprocessor}{\#define SPI\_IFCR\_TIFREC\_Pos         (8U)}}
\DoxyCodeLine{18469 \textcolor{preprocessor}{\#define SPI\_IFCR\_TIFREC\_Msk         (0x1UL << SPI\_IFCR\_TIFREC\_Pos)             }}
\DoxyCodeLine{18470 \textcolor{preprocessor}{\#define SPI\_IFCR\_TIFREC             SPI\_IFCR\_TIFREC\_Msk                        }}
\DoxyCodeLine{18471 \textcolor{preprocessor}{\#define SPI\_IFCR\_MODFC\_Pos          (9U)}}
\DoxyCodeLine{18472 \textcolor{preprocessor}{\#define SPI\_IFCR\_MODFC\_Msk          (0x1UL << SPI\_IFCR\_MODFC\_Pos)              }}
\DoxyCodeLine{18473 \textcolor{preprocessor}{\#define SPI\_IFCR\_MODFC              SPI\_IFCR\_MODFC\_Msk                         }}
\DoxyCodeLine{18474 \textcolor{preprocessor}{\#define SPI\_IFCR\_TSERFC\_Pos         (10U)}}
\DoxyCodeLine{18475 \textcolor{preprocessor}{\#define SPI\_IFCR\_TSERFC\_Msk         (0x1UL << SPI\_IFCR\_TSERFC\_Pos)             }}
\DoxyCodeLine{18476 \textcolor{preprocessor}{\#define SPI\_IFCR\_TSERFC             SPI\_IFCR\_TSERFC\_Msk                        }}
\DoxyCodeLine{18477 \textcolor{preprocessor}{\#define SPI\_IFCR\_SUSPC\_Pos          (11U)}}
\DoxyCodeLine{18478 \textcolor{preprocessor}{\#define SPI\_IFCR\_SUSPC\_Msk          (0x1UL << SPI\_IFCR\_SUSPC\_Pos)              }}
\DoxyCodeLine{18479 \textcolor{preprocessor}{\#define SPI\_IFCR\_SUSPC              SPI\_IFCR\_SUSPC\_Msk                         }}
\DoxyCodeLine{18481 \textcolor{comment}{/*******************  Bit definition for SPI\_TXDR register  ********************/}}
\DoxyCodeLine{18482 \textcolor{preprocessor}{\#define SPI\_TXDR\_TXDR\_Pos           (0U)}}
\DoxyCodeLine{18483 \textcolor{preprocessor}{\#define SPI\_TXDR\_TXDR\_Msk           (0xFFFFFFFFUL << SPI\_TXDR\_TXDR\_Pos)        }}
\DoxyCodeLine{18484 \textcolor{preprocessor}{\#define SPI\_TXDR\_TXDR               SPI\_TXDR\_TXDR\_Msk                          }\textcolor{comment}{/* Transmit Data Register */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18485 }
\DoxyCodeLine{18486 \textcolor{comment}{/*******************  Bit definition for SPI\_RXDR register  ********************/}}
\DoxyCodeLine{18487 \textcolor{preprocessor}{\#define SPI\_RXDR\_RXDR\_Pos           (0U)}}
\DoxyCodeLine{18488 \textcolor{preprocessor}{\#define SPI\_RXDR\_RXDR\_Msk           (0xFFFFFFFFUL << SPI\_RXDR\_RXDR\_Pos)        }}
\DoxyCodeLine{18489 \textcolor{preprocessor}{\#define SPI\_RXDR\_RXDR               SPI\_RXDR\_RXDR\_Msk                          }\textcolor{comment}{/* Receive Data Register  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18490 }
\DoxyCodeLine{18491 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPOLY register  ********************/}}
\DoxyCodeLine{18492 \textcolor{preprocessor}{\#define SPI\_CRCPOLY\_CRCPOLY\_Pos     (0U)}}
\DoxyCodeLine{18493 \textcolor{preprocessor}{\#define SPI\_CRCPOLY\_CRCPOLY\_Msk     (0xFFFFFFFFUL << SPI\_CRCPOLY\_CRCPOLY\_Pos)  }}
\DoxyCodeLine{18494 \textcolor{preprocessor}{\#define SPI\_CRCPOLY\_CRCPOLY         SPI\_CRCPOLY\_CRCPOLY\_Msk                    }\textcolor{comment}{/* CRC Polynomial register  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18495 }
\DoxyCodeLine{18496 \textcolor{comment}{/*******************  Bit definition for SPI\_TXCRC register  ********************/}}
\DoxyCodeLine{18497 \textcolor{preprocessor}{\#define SPI\_TXCRC\_TXCRC\_Pos         (0U)}}
\DoxyCodeLine{18498 \textcolor{preprocessor}{\#define SPI\_TXCRC\_TXCRC\_Msk         (0xFFFFFFFFUL << SPI\_TXCRC\_TXCRC\_Pos)      }}
\DoxyCodeLine{18499 \textcolor{preprocessor}{\#define SPI\_TXCRC\_TXCRC             SPI\_TXCRC\_TXCRC\_Msk                        }\textcolor{comment}{/* CRCRegister for transmitter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18500 }
\DoxyCodeLine{18501 \textcolor{comment}{/*******************  Bit definition for SPI\_RXCRC register  ********************/}}
\DoxyCodeLine{18502 \textcolor{preprocessor}{\#define SPI\_RXCRC\_RXCRC\_Pos         (0U)}}
\DoxyCodeLine{18503 \textcolor{preprocessor}{\#define SPI\_RXCRC\_RXCRC\_Msk         (0xFFFFFFFFUL << SPI\_RXCRC\_RXCRC\_Pos)      }}
\DoxyCodeLine{18504 \textcolor{preprocessor}{\#define SPI\_RXCRC\_RXCRC             SPI\_RXCRC\_RXCRC\_Msk                        }\textcolor{comment}{/* CRCRegister for receiver */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18505 }
\DoxyCodeLine{18506 \textcolor{comment}{/*******************  Bit definition for SPI\_UDRDR register  ********************/}}
\DoxyCodeLine{18507 \textcolor{preprocessor}{\#define SPI\_UDRDR\_UDRDR\_Pos         (0U)}}
\DoxyCodeLine{18508 \textcolor{preprocessor}{\#define SPI\_UDRDR\_UDRDR\_Msk         (0xFFFFFFFFUL << SPI\_UDRDR\_UDRDR\_Pos)      }}
\DoxyCodeLine{18509 \textcolor{preprocessor}{\#define SPI\_UDRDR\_UDRDR             SPI\_UDRDR\_UDRDR\_Msk                        }\textcolor{comment}{/* Data at slave underrun condition */}\textcolor{preprocessor}{}}
\DoxyCodeLine{18510 }
\DoxyCodeLine{18511 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{18512 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (0U)}}
\DoxyCodeLine{18513 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)          }}
\DoxyCodeLine{18514 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{18515 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (1U)}}
\DoxyCodeLine{18516 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x7UL << SPI\_I2SCFGR\_I2SCFG\_Pos)          }}
\DoxyCodeLine{18517 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{18518 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{18519 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{18520 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_2        (0x4UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{18521 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)}}
\DoxyCodeLine{18522 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)          }}
\DoxyCodeLine{18523 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{18524 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{18525 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{18526 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)}}
\DoxyCodeLine{18527 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)         }}
\DoxyCodeLine{18528 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{18529 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (8U)}}
\DoxyCodeLine{18530 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)          }}
\DoxyCodeLine{18531 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{18532 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{18533 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{18534 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (10U)}}
\DoxyCodeLine{18535 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)           }}
\DoxyCodeLine{18536 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{18537 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (11U)}}
\DoxyCodeLine{18538 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)           }}
\DoxyCodeLine{18539 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{18540 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_FIXCH\_Pos       (12U)}}
\DoxyCodeLine{18541 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_FIXCH\_Msk       (0x1UL << SPI\_I2SCFGR\_FIXCH\_Pos)           }}
\DoxyCodeLine{18542 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_FIXCH           SPI\_I2SCFGR\_FIXCH\_Msk                      }}
\DoxyCodeLine{18543 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_WSINV\_Pos       (13U)}}
\DoxyCodeLine{18544 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_WSINV\_Msk       (0x1UL << SPI\_I2SCFGR\_WSINV\_Pos)           }}
\DoxyCodeLine{18545 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_WSINV           SPI\_I2SCFGR\_WSINV\_Msk                      }}
\DoxyCodeLine{18546 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATFMT\_Pos      (14U)}}
\DoxyCodeLine{18547 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATFMT\_Msk      (0x1UL << SPI\_I2SCFGR\_DATFMT\_Pos)          }}
\DoxyCodeLine{18548 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATFMT          SPI\_I2SCFGR\_DATFMT\_Msk                     }}
\DoxyCodeLine{18549 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SDIV\_Pos      (16U)}}
\DoxyCodeLine{18550 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SDIV\_Msk      (0xFFUL << SPI\_I2SCFGR\_I2SDIV\_Pos)         }}
\DoxyCodeLine{18551 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SDIV          SPI\_I2SCFGR\_I2SDIV\_Msk                     }}
\DoxyCodeLine{18552 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ODD\_Pos         (24U)}}
\DoxyCodeLine{18553 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ODD\_Msk         (0x1UL << SPI\_I2SCFGR\_ODD\_Pos)             }}
\DoxyCodeLine{18554 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_ODD             SPI\_I2SCFGR\_ODD\_Msk                        }}
\DoxyCodeLine{18555 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_MCKOE\_Pos       (25U)}}
\DoxyCodeLine{18556 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_MCKOE\_Msk       (0x1UL << SPI\_I2SCFGR\_MCKOE\_Pos)           }}
\DoxyCodeLine{18557 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_MCKOE           SPI\_I2SCFGR\_MCKOE\_Msk                      }}
\DoxyCodeLine{18561 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18562 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18563 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{18564 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{18565 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{18566 }
\DoxyCodeLine{18567 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMCR register  ******************/}}
\DoxyCodeLine{18568 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C1\_FMP\_Pos        (0U)}}
\DoxyCodeLine{18569 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C1\_FMP\_Msk        (0x1UL << SYSCFG\_PMCR\_I2C1\_FMP\_Pos)    }}
\DoxyCodeLine{18570 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C1\_FMP            SYSCFG\_PMCR\_I2C1\_FMP\_Msk               }}
\DoxyCodeLine{18571 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C2\_FMP\_Pos        (1U)}}
\DoxyCodeLine{18572 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C2\_FMP\_Msk        (0x1UL << SYSCFG\_PMCR\_I2C2\_FMP\_Pos)    }}
\DoxyCodeLine{18573 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C2\_FMP            SYSCFG\_PMCR\_I2C2\_FMP\_Msk               }}
\DoxyCodeLine{18574 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C3\_FMP\_Pos        (2U)}}
\DoxyCodeLine{18575 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C3\_FMP\_Msk        (0x1UL << SYSCFG\_PMCR\_I2C3\_FMP\_Pos)    }}
\DoxyCodeLine{18576 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C3\_FMP            SYSCFG\_PMCR\_I2C3\_FMP\_Msk               }}
\DoxyCodeLine{18577 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C4\_FMP\_Pos        (3U)}}
\DoxyCodeLine{18578 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C4\_FMP\_Msk        (0x1UL << SYSCFG\_PMCR\_I2C4\_FMP\_Pos)    }}
\DoxyCodeLine{18579 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C4\_FMP            SYSCFG\_PMCR\_I2C4\_FMP\_Msk               }}
\DoxyCodeLine{18580 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB6\_FMP\_Pos     (4U)}}
\DoxyCodeLine{18581 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB6\_FMP\_Msk     (0x1UL << SYSCFG\_PMCR\_I2C\_PB6\_FMP\_Pos) }}
\DoxyCodeLine{18582 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB6\_FMP         SYSCFG\_PMCR\_I2C\_PB6\_FMP\_Msk            }}
\DoxyCodeLine{18583 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB7\_FMP\_Pos     (5U)}}
\DoxyCodeLine{18584 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB7\_FMP\_Msk     (0x1UL << SYSCFG\_PMCR\_I2C\_PB7\_FMP\_Pos) }}
\DoxyCodeLine{18585 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB7\_FMP         SYSCFG\_PMCR\_I2C\_PB7\_FMP\_Msk            }}
\DoxyCodeLine{18586 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB8\_FMP\_Pos     (6U)}}
\DoxyCodeLine{18587 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB8\_FMP\_Msk     (0x1UL << SYSCFG\_PMCR\_I2C\_PB8\_FMP\_Pos) }}
\DoxyCodeLine{18588 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB8\_FMP         SYSCFG\_PMCR\_I2C\_PB8\_FMP\_Msk            }}
\DoxyCodeLine{18589 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB9\_FMP\_Pos     (7U)}}
\DoxyCodeLine{18590 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB9\_FMP\_Msk     (0x1UL << SYSCFG\_PMCR\_I2C\_PB9\_FMP\_Pos) }}
\DoxyCodeLine{18591 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C\_PB9\_FMP         SYSCFG\_PMCR\_I2C\_PB9\_FMP\_Msk            }}
\DoxyCodeLine{18592 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTEN\_Pos         (8U)}}
\DoxyCodeLine{18593 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTEN\_Msk         (0x1UL << SYSCFG\_PMCR\_BOOSTEN\_Pos)     }}
\DoxyCodeLine{18594 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTEN             SYSCFG\_PMCR\_BOOSTEN\_Msk                }}
\DoxyCodeLine{18596 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTVDDSEL\_Pos     (9U)}}
\DoxyCodeLine{18597 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTVDDSEL\_Msk     (0x1UL << SYSCFG\_PMCR\_BOOSTVDDSEL\_Pos) }}
\DoxyCodeLine{18598 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_BOOSTVDDSEL         SYSCFG\_PMCR\_BOOSTVDDSEL\_Msk            }}
\DoxyCodeLine{18600 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C5\_FMP\_Pos        (10U)}}
\DoxyCodeLine{18601 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C5\_FMP\_Msk        (0x1UL << SYSCFG\_PMCR\_I2C5\_FMP\_Pos)    }}
\DoxyCodeLine{18602 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_I2C5\_FMP            SYSCFG\_PMCR\_I2C5\_FMP\_Msk               }}
\DoxyCodeLine{18604 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL\_Pos        (21U)}}
\DoxyCodeLine{18605 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL\_Msk        (0x7UL << SYSCFG\_PMCR\_EPIS\_SEL\_Pos)    }}
\DoxyCodeLine{18606 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL            SYSCFG\_PMCR\_EPIS\_SEL\_Msk               }}
\DoxyCodeLine{18607 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL\_0          (0x1UL << SYSCFG\_PMCR\_EPIS\_SEL\_Pos)    }}
\DoxyCodeLine{18608 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL\_1          (0x2UL << SYSCFG\_PMCR\_EPIS\_SEL\_Pos)    }}
\DoxyCodeLine{18609 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_EPIS\_SEL\_2          (0x4UL << SYSCFG\_PMCR\_EPIS\_SEL\_Pos)    }}
\DoxyCodeLine{18610 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA0SO\_Pos           (24U)}}
\DoxyCodeLine{18611 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA0SO\_Msk           (0x1UL << SYSCFG\_PMCR\_PA0SO\_Pos)       }}
\DoxyCodeLine{18612 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA0SO               SYSCFG\_PMCR\_PA0SO\_Msk                  }}
\DoxyCodeLine{18613 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA1SO\_Pos           (25U)}}
\DoxyCodeLine{18614 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA1SO\_Msk           (0x1UL << SYSCFG\_PMCR\_PA1SO\_Pos)       }}
\DoxyCodeLine{18615 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PA1SO               SYSCFG\_PMCR\_PA1SO\_Msk                  }}
\DoxyCodeLine{18616 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC2SO\_Pos           (26U)}}
\DoxyCodeLine{18617 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC2SO\_Msk           (0x1UL << SYSCFG\_PMCR\_PC2SO\_Pos)       }}
\DoxyCodeLine{18618 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC2SO               SYSCFG\_PMCR\_PC2SO\_Msk                  }}
\DoxyCodeLine{18619 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC3SO\_Pos           (27U)}}
\DoxyCodeLine{18620 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC3SO\_Msk           (0x1UL << SYSCFG\_PMCR\_PC3SO\_Pos)       }}
\DoxyCodeLine{18621 \textcolor{preprocessor}{\#define SYSCFG\_PMCR\_PC3SO               SYSCFG\_PMCR\_PC3SO\_Msk                  }}
\DoxyCodeLine{18623 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{18624 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos        (0U)}}
\DoxyCodeLine{18625 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI0\_Pos)    }}
\DoxyCodeLine{18626 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0            SYSCFG\_EXTICR1\_EXTI0\_Msk               }}
\DoxyCodeLine{18627 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos        (4U)}}
\DoxyCodeLine{18628 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI1\_Pos)    }}
\DoxyCodeLine{18629 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1            SYSCFG\_EXTICR1\_EXTI1\_Msk               }}
\DoxyCodeLine{18630 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos        (8U)}}
\DoxyCodeLine{18631 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI2\_Pos)    }}
\DoxyCodeLine{18632 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2            SYSCFG\_EXTICR1\_EXTI2\_Msk               }}
\DoxyCodeLine{18633 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos        (12U)}}
\DoxyCodeLine{18634 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk        (0xFUL << SYSCFG\_EXTICR1\_EXTI3\_Pos)    }}
\DoxyCodeLine{18635 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3            SYSCFG\_EXTICR1\_EXTI3\_Msk               }}
\DoxyCodeLine{18639 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18640 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB         ((uint32\_t)0x00000001)                 }}
\DoxyCodeLine{18641 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC         ((uint32\_t)0x00000002)                 }}
\DoxyCodeLine{18642 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD         ((uint32\_t)0x00000003)                 }}
\DoxyCodeLine{18643 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE         ((uint32\_t)0x00000004)                 }}
\DoxyCodeLine{18644 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PF         ((uint32\_t)0x00000005)                 }}
\DoxyCodeLine{18645 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PG         ((uint32\_t)0x00000006)                 }}
\DoxyCodeLine{18646 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH         ((uint32\_t)0x00000007)                 }}
\DoxyCodeLine{18647 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PJ         ((uint32\_t)0x00000009)                 }}
\DoxyCodeLine{18648 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PK         ((uint32\_t)0x0000000A)                 }}
\DoxyCodeLine{18653 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18654 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB         ((uint32\_t)0x00000010)                 }}
\DoxyCodeLine{18655 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC         ((uint32\_t)0x00000020)                 }}
\DoxyCodeLine{18656 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD         ((uint32\_t)0x00000030)                 }}
\DoxyCodeLine{18657 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE         ((uint32\_t)0x00000040)                 }}
\DoxyCodeLine{18658 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PF         ((uint32\_t)0x00000050)                 }}
\DoxyCodeLine{18659 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PG         ((uint32\_t)0x00000060)                 }}
\DoxyCodeLine{18660 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH         ((uint32\_t)0x00000070)                 }}
\DoxyCodeLine{18661 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PJ         ((uint32\_t)0x00000090)                 }}
\DoxyCodeLine{18662 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PK         ((uint32\_t)0x000000A0)                 }}
\DoxyCodeLine{18666 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18667 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB         ((uint32\_t)0x00000100)                 }}
\DoxyCodeLine{18668 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC         ((uint32\_t)0x00000200)                 }}
\DoxyCodeLine{18669 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD         ((uint32\_t)0x00000300)                 }}
\DoxyCodeLine{18670 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE         ((uint32\_t)0x00000400)                 }}
\DoxyCodeLine{18671 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PF         ((uint32\_t)0x00000500)                 }}
\DoxyCodeLine{18672 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PG         ((uint32\_t)0x00000600)                 }}
\DoxyCodeLine{18673 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH         ((uint32\_t)0x00000700)                 }}
\DoxyCodeLine{18674 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PJ         ((uint32\_t)0x00000900)                 }}
\DoxyCodeLine{18675 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PK         ((uint32\_t)0x00000A00)                 }}
\DoxyCodeLine{18680 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18681 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB         ((uint32\_t)0x00001000)                 }}
\DoxyCodeLine{18682 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC         ((uint32\_t)0x00002000)                 }}
\DoxyCodeLine{18683 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD         ((uint32\_t)0x00003000)                 }}
\DoxyCodeLine{18684 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE         ((uint32\_t)0x00004000)                 }}
\DoxyCodeLine{18685 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PF         ((uint32\_t)0x00005000)                 }}
\DoxyCodeLine{18686 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PG         ((uint32\_t)0x00006000)                 }}
\DoxyCodeLine{18687 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH         ((uint32\_t)0x00007000)                 }}
\DoxyCodeLine{18688 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PJ         ((uint32\_t)0x00009000)                 }}
\DoxyCodeLine{18689 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PK         ((uint32\_t)0x0000A000)                 }}
\DoxyCodeLine{18691 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{18692 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos        (0U)}}
\DoxyCodeLine{18693 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI4\_Pos)    }}
\DoxyCodeLine{18694 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4            SYSCFG\_EXTICR2\_EXTI4\_Msk               }}
\DoxyCodeLine{18695 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos        (4U)}}
\DoxyCodeLine{18696 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI5\_Pos)    }}
\DoxyCodeLine{18697 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5            SYSCFG\_EXTICR2\_EXTI5\_Msk               }}
\DoxyCodeLine{18698 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos        (8U)}}
\DoxyCodeLine{18699 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI6\_Pos)    }}
\DoxyCodeLine{18700 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6            SYSCFG\_EXTICR2\_EXTI6\_Msk               }}
\DoxyCodeLine{18701 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos        (12U)}}
\DoxyCodeLine{18702 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk        (0xFUL << SYSCFG\_EXTICR2\_EXTI7\_Pos)    }}
\DoxyCodeLine{18703 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7            SYSCFG\_EXTICR2\_EXTI7\_Msk               }}
\DoxyCodeLine{18707 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18708 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB         ((uint32\_t)0x00000001)                 }}
\DoxyCodeLine{18709 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC         ((uint32\_t)0x00000002)                 }}
\DoxyCodeLine{18710 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD         ((uint32\_t)0x00000003)                 }}
\DoxyCodeLine{18711 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE         ((uint32\_t)0x00000004)                 }}
\DoxyCodeLine{18712 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PF         ((uint32\_t)0x00000005)                 }}
\DoxyCodeLine{18713 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PG         ((uint32\_t)0x00000006)                 }}
\DoxyCodeLine{18714 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH         ((uint32\_t)0x00000007)                 }}
\DoxyCodeLine{18715 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PJ         ((uint32\_t)0x00000009)                 }}
\DoxyCodeLine{18716 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PK         ((uint32\_t)0x0000000A)                 }}
\DoxyCodeLine{18720 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18721 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB         ((uint32\_t)0x00000010)                 }}
\DoxyCodeLine{18722 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC         ((uint32\_t)0x00000020)                 }}
\DoxyCodeLine{18723 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD         ((uint32\_t)0x00000030)                 }}
\DoxyCodeLine{18724 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE         ((uint32\_t)0x00000040)                 }}
\DoxyCodeLine{18725 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PF         ((uint32\_t)0x00000050)                 }}
\DoxyCodeLine{18726 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PG         ((uint32\_t)0x00000060)                 }}
\DoxyCodeLine{18727 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH         ((uint32\_t)0x00000070)                 }}
\DoxyCodeLine{18728 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PJ         ((uint32\_t)0x00000090)                 }}
\DoxyCodeLine{18729 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PK         ((uint32\_t)0x000000A0)                 }}
\DoxyCodeLine{18733 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18734 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB         ((uint32\_t)0x00000100)                 }}
\DoxyCodeLine{18735 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC         ((uint32\_t)0x00000200)                 }}
\DoxyCodeLine{18736 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD         ((uint32\_t)0x00000300)                 }}
\DoxyCodeLine{18737 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE         ((uint32\_t)0x00000400)                 }}
\DoxyCodeLine{18738 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PF         ((uint32\_t)0x00000500)                 }}
\DoxyCodeLine{18739 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PG         ((uint32\_t)0x00000600)                 }}
\DoxyCodeLine{18740 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH         ((uint32\_t)0x00000700)                 }}
\DoxyCodeLine{18741 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PJ         ((uint32\_t)0x00000900)                 }}
\DoxyCodeLine{18742 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PK         ((uint32\_t)0x00000A00)                 }}
\DoxyCodeLine{18747 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18748 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB         ((uint32\_t)0x00001000)                 }}
\DoxyCodeLine{18749 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC         ((uint32\_t)0x00002000)                 }}
\DoxyCodeLine{18750 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD         ((uint32\_t)0x00003000)                 }}
\DoxyCodeLine{18751 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE         ((uint32\_t)0x00004000)                 }}
\DoxyCodeLine{18752 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PF         ((uint32\_t)0x00005000)                 }}
\DoxyCodeLine{18753 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PG         ((uint32\_t)0x00006000)                 }}
\DoxyCodeLine{18754 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH         ((uint32\_t)0x00007000)                 }}
\DoxyCodeLine{18755 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PJ         ((uint32\_t)0x00009000)                 }}
\DoxyCodeLine{18756 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PK         ((uint32\_t)0x0000A000)                 }}
\DoxyCodeLine{18758 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{18759 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos        (0U)}}
\DoxyCodeLine{18760 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk        (0xFUL << SYSCFG\_EXTICR3\_EXTI8\_Pos)    }}
\DoxyCodeLine{18761 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8            SYSCFG\_EXTICR3\_EXTI8\_Msk               }}
\DoxyCodeLine{18762 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos        (4U)}}
\DoxyCodeLine{18763 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk        (0xFUL << SYSCFG\_EXTICR3\_EXTI9\_Pos)    }}
\DoxyCodeLine{18764 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9            SYSCFG\_EXTICR3\_EXTI9\_Msk               }}
\DoxyCodeLine{18765 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos       (8U)}}
\DoxyCodeLine{18766 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk       (0xFUL << SYSCFG\_EXTICR3\_EXTI10\_Pos)   }}
\DoxyCodeLine{18767 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10           SYSCFG\_EXTICR3\_EXTI10\_Msk              }}
\DoxyCodeLine{18768 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos       (12U)}}
\DoxyCodeLine{18769 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk       (0xFUL << SYSCFG\_EXTICR3\_EXTI11\_Pos)   }}
\DoxyCodeLine{18770 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11           SYSCFG\_EXTICR3\_EXTI11\_Msk              }}
\DoxyCodeLine{18775 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18776 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB         ((uint32\_t)0x00000001)                 }}
\DoxyCodeLine{18777 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC         ((uint32\_t)0x00000002)                 }}
\DoxyCodeLine{18778 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD         ((uint32\_t)0x00000003)                 }}
\DoxyCodeLine{18779 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE         ((uint32\_t)0x00000004)                 }}
\DoxyCodeLine{18780 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PF         ((uint32\_t)0x00000005)                 }}
\DoxyCodeLine{18781 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PG         ((uint32\_t)0x00000006)                 }}
\DoxyCodeLine{18782 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH         ((uint32\_t)0x00000007)                 }}
\DoxyCodeLine{18783 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PJ         ((uint32\_t)0x00000009)                 }}
\DoxyCodeLine{18784 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PK         ((uint32\_t)0x0000000A)                 }}
\DoxyCodeLine{18789 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA         ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18790 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB         ((uint32\_t)0x00000010)                 }}
\DoxyCodeLine{18791 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC         ((uint32\_t)0x00000020)                 }}
\DoxyCodeLine{18792 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD         ((uint32\_t)0x00000030)                 }}
\DoxyCodeLine{18793 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE         ((uint32\_t)0x00000040)                 }}
\DoxyCodeLine{18794 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PF         ((uint32\_t)0x00000050)                 }}
\DoxyCodeLine{18795 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PG         ((uint32\_t)0x00000060)                 }}
\DoxyCodeLine{18796 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH         ((uint32\_t)0x00000070)                 }}
\DoxyCodeLine{18797 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PJ         ((uint32\_t)0x00000090)                 }}
\DoxyCodeLine{18798 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PK         ((uint32\_t)0x000000A0)                 }}
\DoxyCodeLine{18803 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18804 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB        ((uint32\_t)0x00000100)                 }}
\DoxyCodeLine{18805 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC        ((uint32\_t)0x00000200)                 }}
\DoxyCodeLine{18806 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD        ((uint32\_t)0x00000300)                 }}
\DoxyCodeLine{18807 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE        ((uint32\_t)0x00000400)                 }}
\DoxyCodeLine{18808 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PF        ((uint32\_t)0x00000500)                 }}
\DoxyCodeLine{18809 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PG        ((uint32\_t)0x00000600)                 }}
\DoxyCodeLine{18810 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH        ((uint32\_t)0x00000700)                 }}
\DoxyCodeLine{18811 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PJ        ((uint32\_t)0x00000900)                 }}
\DoxyCodeLine{18812 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PK        ((uint32\_t)0x00000A00)                 }}
\DoxyCodeLine{18817 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18818 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB        ((uint32\_t)0x00001000)                 }}
\DoxyCodeLine{18819 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC        ((uint32\_t)0x00002000)                 }}
\DoxyCodeLine{18820 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD        ((uint32\_t)0x00003000)                 }}
\DoxyCodeLine{18821 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE        ((uint32\_t)0x00004000)                 }}
\DoxyCodeLine{18822 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PF        ((uint32\_t)0x00005000)                 }}
\DoxyCodeLine{18823 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PG        ((uint32\_t)0x00006000)                 }}
\DoxyCodeLine{18824 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH        ((uint32\_t)0x00007000)                 }}
\DoxyCodeLine{18825 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PJ        ((uint32\_t)0x00009000)                 }}
\DoxyCodeLine{18826 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PK        ((uint32\_t)0x0000A000)                 }}
\DoxyCodeLine{18828 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{18829 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos       (0U)}}
\DoxyCodeLine{18830 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI12\_Pos)   }}
\DoxyCodeLine{18831 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12           SYSCFG\_EXTICR4\_EXTI12\_Msk              }}
\DoxyCodeLine{18832 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos       (4U)}}
\DoxyCodeLine{18833 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI13\_Pos)   }}
\DoxyCodeLine{18834 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13           SYSCFG\_EXTICR4\_EXTI13\_Msk              }}
\DoxyCodeLine{18835 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos       (8U)}}
\DoxyCodeLine{18836 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI14\_Pos)   }}
\DoxyCodeLine{18837 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14           SYSCFG\_EXTICR4\_EXTI14\_Msk              }}
\DoxyCodeLine{18838 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos       (12U)}}
\DoxyCodeLine{18839 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk       (0xFUL << SYSCFG\_EXTICR4\_EXTI15\_Pos)   }}
\DoxyCodeLine{18840 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15           SYSCFG\_EXTICR4\_EXTI15\_Msk              }}
\DoxyCodeLine{18844 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18845 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB        ((uint32\_t)0x00000001)                 }}
\DoxyCodeLine{18846 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC        ((uint32\_t)0x00000002)                 }}
\DoxyCodeLine{18847 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD        ((uint32\_t)0x00000003)                 }}
\DoxyCodeLine{18848 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE        ((uint32\_t)0x00000004)                 }}
\DoxyCodeLine{18849 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PF        ((uint32\_t)0x00000005)                 }}
\DoxyCodeLine{18850 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PG        ((uint32\_t)0x00000006)                 }}
\DoxyCodeLine{18851 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH        ((uint32\_t)0x00000007)                 }}
\DoxyCodeLine{18852 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PJ        ((uint32\_t)0x00000009)                 }}
\DoxyCodeLine{18853 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PK        ((uint32\_t)0x0000000A)                 }}
\DoxyCodeLine{18857 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18858 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB        ((uint32\_t)0x00000010)                 }}
\DoxyCodeLine{18859 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC        ((uint32\_t)0x00000020)                 }}
\DoxyCodeLine{18860 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD        ((uint32\_t)0x00000030)                 }}
\DoxyCodeLine{18861 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE        ((uint32\_t)0x00000040)                 }}
\DoxyCodeLine{18862 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PF        ((uint32\_t)0x00000050)                 }}
\DoxyCodeLine{18863 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PG        ((uint32\_t)0x00000060)                 }}
\DoxyCodeLine{18864 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH        ((uint32\_t)0x00000070)                 }}
\DoxyCodeLine{18865 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PJ        ((uint32\_t)0x00000090)                 }}
\DoxyCodeLine{18866 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PK        ((uint32\_t)0x000000A0)                 }}
\DoxyCodeLine{18870 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18871 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB        ((uint32\_t)0x00000100)                 }}
\DoxyCodeLine{18872 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC        ((uint32\_t)0x00000200)                 }}
\DoxyCodeLine{18873 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD        ((uint32\_t)0x00000300)                 }}
\DoxyCodeLine{18874 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE        ((uint32\_t)0x00000400)                 }}
\DoxyCodeLine{18875 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PF        ((uint32\_t)0x00000500)                 }}
\DoxyCodeLine{18876 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PG        ((uint32\_t)0x00000600)                 }}
\DoxyCodeLine{18877 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH        ((uint32\_t)0x00000700)                 }}
\DoxyCodeLine{18878 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PJ        ((uint32\_t)0x00000900)                 }}
\DoxyCodeLine{18879 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PK        ((uint32\_t)0x00000A00)                 }}
\DoxyCodeLine{18883 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA        ((uint32\_t)0x00000000)                 }}
\DoxyCodeLine{18884 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB        ((uint32\_t)0x00001000)                 }}
\DoxyCodeLine{18885 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC        ((uint32\_t)0x00002000)                 }}
\DoxyCodeLine{18886 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD        ((uint32\_t)0x00003000)                 }}
\DoxyCodeLine{18887 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE        ((uint32\_t)0x00004000)                 }}
\DoxyCodeLine{18888 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PF        ((uint32\_t)0x00005000)                 }}
\DoxyCodeLine{18889 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PG        ((uint32\_t)0x00006000)                 }}
\DoxyCodeLine{18890 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH        ((uint32\_t)0x00007000)                 }}
\DoxyCodeLine{18891 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PJ        ((uint32\_t)0x00009000)                 }}
\DoxyCodeLine{18892 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PK        ((uint32\_t)0x0000A000)                 }}
\DoxyCodeLine{18894 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CFGR register  ******************/}}
\DoxyCodeLine{18895 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_PVDL\_Pos            (2U)}}
\DoxyCodeLine{18896 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_PVDL\_Msk            (0x1UL << SYSCFG\_CFGR\_PVDL\_Pos)        }}
\DoxyCodeLine{18897 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_PVDL                SYSCFG\_CFGR\_PVDL\_Msk                   }}
\DoxyCodeLine{18898 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_FLASHL\_Pos          (3U)}}
\DoxyCodeLine{18899 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_FLASHL\_Msk          (0x1UL << SYSCFG\_CFGR\_FLASHL\_Pos)      }}
\DoxyCodeLine{18900 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_FLASHL              SYSCFG\_CFGR\_FLASHL\_Msk                 }}
\DoxyCodeLine{18901 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_CM7L\_Pos            (6U)}}
\DoxyCodeLine{18902 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_CM7L\_Msk            (0x1UL << SYSCFG\_CFGR\_CM7L\_Pos)        }}
\DoxyCodeLine{18903 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_CM7L                SYSCFG\_CFGR\_CM7L\_Msk                   }}
\DoxyCodeLine{18904 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_BKRAML\_Pos          (7U)}}
\DoxyCodeLine{18905 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_BKRAML\_Msk          (0x1UL << SYSCFG\_CFGR\_BKRAML\_Pos)      }}
\DoxyCodeLine{18906 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_BKRAML              SYSCFG\_CFGR\_BKRAML\_Msk                 }}
\DoxyCodeLine{18907 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM4L\_Pos          (9U)}}
\DoxyCodeLine{18908 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM4L\_Msk          (0x1UL << SYSCFG\_CFGR\_SRAM4L\_Pos)      }}
\DoxyCodeLine{18909 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM4L              SYSCFG\_CFGR\_SRAM4L\_Msk                 }}
\DoxyCodeLine{18910 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM2L\_Pos          (11U)}}
\DoxyCodeLine{18911 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM2L\_Msk          (0x1UL << SYSCFG\_CFGR\_SRAM2L\_Pos)      }}
\DoxyCodeLine{18912 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM2L              SYSCFG\_CFGR\_SRAM2L\_Msk                 }}
\DoxyCodeLine{18913 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM1L\_Pos          (12U)}}
\DoxyCodeLine{18914 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM1L\_Msk          (0x1UL << SYSCFG\_CFGR\_SRAM1L\_Pos)      }}
\DoxyCodeLine{18915 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_SRAM1L              SYSCFG\_CFGR\_SRAM1L\_Msk                 }}
\DoxyCodeLine{18916 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_DTCML\_Pos           (13U)}}
\DoxyCodeLine{18917 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_DTCML\_Msk           (0x1UL << SYSCFG\_CFGR\_DTCML\_Pos)       }}
\DoxyCodeLine{18918 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_DTCML               SYSCFG\_CFGR\_DTCML\_Msk                  }}
\DoxyCodeLine{18919 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_ITCML\_Pos           (14U)}}
\DoxyCodeLine{18920 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_ITCML\_Msk           (0x1UL << SYSCFG\_CFGR\_ITCML\_Pos)       }}
\DoxyCodeLine{18921 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_ITCML               SYSCFG\_CFGR\_ITCML\_Msk                  }}
\DoxyCodeLine{18922 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_AXISRAML\_Pos        (15U)}}
\DoxyCodeLine{18923 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_AXISRAML\_Msk        (0x1UL << SYSCFG\_CFGR\_AXISRAML\_Pos)    }}
\DoxyCodeLine{18924 \textcolor{preprocessor}{\#define SYSCFG\_CFGR\_AXISRAML            SYSCFG\_CFGR\_AXISRAML\_Msk               }}
\DoxyCodeLine{18926 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CCCSR register  ******************/}}
\DoxyCodeLine{18927 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_EN\_Pos             (0U)}}
\DoxyCodeLine{18928 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_EN\_Msk             (0x1UL << SYSCFG\_CCCSR\_EN\_Pos)         }}
\DoxyCodeLine{18929 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_EN                 SYSCFG\_CCCSR\_EN\_Msk                    }}
\DoxyCodeLine{18930 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_CS\_Pos             (1U)}}
\DoxyCodeLine{18931 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_CS\_Msk             (0x1UL << SYSCFG\_CCCSR\_CS\_Pos)         }}
\DoxyCodeLine{18932 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_CS                 SYSCFG\_CCCSR\_CS\_Msk                    }}
\DoxyCodeLine{18933 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_READY\_Pos          (8U)}}
\DoxyCodeLine{18934 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_READY\_Msk          (0x1UL << SYSCFG\_CCCSR\_READY\_Pos)      }}
\DoxyCodeLine{18935 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_READY              SYSCFG\_CCCSR\_READY\_Msk                 }}
\DoxyCodeLine{18936 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_HSLV\_Pos           (16U)}}
\DoxyCodeLine{18937 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_HSLV\_Msk           (0x1UL << SYSCFG\_CCCSR\_HSLV\_Pos)       }}
\DoxyCodeLine{18938 \textcolor{preprocessor}{\#define SYSCFG\_CCCSR\_HSLV               SYSCFG\_CCCSR\_HSLV\_Msk                  }}
\DoxyCodeLine{18940 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CCVR register  *******************/}}
\DoxyCodeLine{18941 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_NCV\_Pos             (0U)}}
\DoxyCodeLine{18942 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_NCV\_Msk             (0xFUL << SYSCFG\_CCVR\_NCV\_Pos)         }}
\DoxyCodeLine{18943 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_NCV                 SYSCFG\_CCVR\_NCV\_Msk                    }}
\DoxyCodeLine{18944 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_PCV\_Pos             (4U)}}
\DoxyCodeLine{18945 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_PCV\_Msk             (0xFUL << SYSCFG\_CCVR\_PCV\_Pos)         }}
\DoxyCodeLine{18946 \textcolor{preprocessor}{\#define SYSCFG\_CCVR\_PCV                 SYSCFG\_CCVR\_PCV\_Msk                    }}
\DoxyCodeLine{18948 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CCCR register  *******************/}}
\DoxyCodeLine{18949 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_NCC\_Pos             (0U)}}
\DoxyCodeLine{18950 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_NCC\_Msk             (0xFUL << SYSCFG\_CCCR\_NCC\_Pos)         }}
\DoxyCodeLine{18951 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_NCC                 SYSCFG\_CCCR\_NCC\_Msk                    }}
\DoxyCodeLine{18952 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_PCC\_Pos             (4U)}}
\DoxyCodeLine{18953 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_PCC\_Msk             (0xFUL << SYSCFG\_CCCR\_PCC\_Pos)         }}
\DoxyCodeLine{18954 \textcolor{preprocessor}{\#define SYSCFG\_CCCR\_PCC                 SYSCFG\_CCCR\_PCC\_Msk                    }}
\DoxyCodeLine{18955 \textcolor{comment}{/******************  Bit definition for SYSCFG\_ADC2ALT register  *******************/}}
\DoxyCodeLine{18956 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT0\_Pos   (0U)}}
\DoxyCodeLine{18957 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT0\_Msk   (0x1UL << SYSCFG\_ADC2ALT\_ADC2\_ROUT0\_Pos) }}
\DoxyCodeLine{18958 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT0       SYSCFG\_ADC2ALT\_ADC2\_ROUT0\_Msk            }}
\DoxyCodeLine{18959 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT1\_Pos   (1U)}}
\DoxyCodeLine{18960 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT1\_Msk   (0x1UL << SYSCFG\_ADC2ALT\_ADC2\_ROUT1\_Pos) }}
\DoxyCodeLine{18961 \textcolor{preprocessor}{\#define SYSCFG\_ADC2ALT\_ADC2\_ROUT1       SYSCFG\_ADC2ALT\_ADC2\_ROUT1\_Msk            }}
\DoxyCodeLine{18963 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PKGR register  *******************/}}
\DoxyCodeLine{18964 \textcolor{preprocessor}{\#define SYSCFG\_PKGR\_PKG\_Pos             (0U)}}
\DoxyCodeLine{18965 \textcolor{preprocessor}{\#define SYSCFG\_PKGR\_PKG\_Msk             (0xFUL << SYSCFG\_PKGR\_PKG\_Pos)         }}
\DoxyCodeLine{18966 \textcolor{preprocessor}{\#define SYSCFG\_PKGR\_PKG                 SYSCFG\_PKGR\_PKG\_Msk                    }}
\DoxyCodeLine{18968 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR0 register  *******************/}}
\DoxyCodeLine{18969 \textcolor{preprocessor}{\#define SYSCFG\_UR0\_RDP\_Pos              (16U)}}
\DoxyCodeLine{18970 \textcolor{preprocessor}{\#define SYSCFG\_UR0\_RDP\_Msk              (0xFFUL << SYSCFG\_UR0\_RDP\_Pos)         }}
\DoxyCodeLine{18971 \textcolor{preprocessor}{\#define SYSCFG\_UR0\_RDP                  SYSCFG\_UR0\_RDP\_Msk                     }}
\DoxyCodeLine{18973 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR2 register  *******************/}}
\DoxyCodeLine{18974 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BORH\_Pos             (0U)}}
\DoxyCodeLine{18975 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BORH\_Msk             (0x3UL << SYSCFG\_UR2\_BORH\_Pos)         }}
\DoxyCodeLine{18976 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BORH                 SYSCFG\_UR2\_BORH\_Msk                    }}
\DoxyCodeLine{18977 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BORH\_0               (0x1UL << SYSCFG\_UR2\_BORH\_Pos)         }}
\DoxyCodeLine{18978 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BORH\_1               (0x2UL << SYSCFG\_UR2\_BORH\_Pos)         }}
\DoxyCodeLine{18979 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BOOT\_ADD0\_Pos        (16U)}}
\DoxyCodeLine{18980 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BOOT\_ADD0\_Msk        (0xFFFFUL << SYSCFG\_UR2\_BOOT\_ADD0\_Pos) }}
\DoxyCodeLine{18981 \textcolor{preprocessor}{\#define SYSCFG\_UR2\_BOOT\_ADD0            SYSCFG\_UR2\_BOOT\_ADD0\_Msk               }}
\DoxyCodeLine{18982 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR3 register  *******************/}}
\DoxyCodeLine{18983 \textcolor{preprocessor}{\#define SYSCFG\_UR3\_BOOT\_ADD1\_Pos        (0U)}}
\DoxyCodeLine{18984 \textcolor{preprocessor}{\#define SYSCFG\_UR3\_BOOT\_ADD1\_Msk        (0xFFFFUL << SYSCFG\_UR3\_BOOT\_ADD1\_Pos) }}
\DoxyCodeLine{18985 \textcolor{preprocessor}{\#define SYSCFG\_UR3\_BOOT\_ADD1            SYSCFG\_UR3\_BOOT\_ADD1\_Msk               }}
\DoxyCodeLine{18987 \textcolor{comment}{  /******************  Bit definition for SYSCFG\_UR4 register  *******************/}}
\DoxyCodeLine{18988 }
\DoxyCodeLine{18989 \textcolor{preprocessor}{\#define SYSCFG\_UR4\_MEPAD\_BANK1\_Pos      (16U)}}
\DoxyCodeLine{18990 \textcolor{preprocessor}{\#define SYSCFG\_UR4\_MEPAD\_BANK1\_Msk      (0x1UL << SYSCFG\_UR4\_MEPAD\_BANK1\_Pos)  }}
\DoxyCodeLine{18991 \textcolor{preprocessor}{\#define SYSCFG\_UR4\_MEPAD\_BANK1          SYSCFG\_UR4\_MEPAD\_BANK1\_Msk             }}
\DoxyCodeLine{18993 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR5 register  *******************/}}
\DoxyCodeLine{18994 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_MESAD\_BANK1\_Pos      (0U)}}
\DoxyCodeLine{18995 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_MESAD\_BANK1\_Msk      (0x1UL << SYSCFG\_UR5\_MESAD\_BANK1\_Pos)  }}
\DoxyCodeLine{18996 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_MESAD\_BANK1          SYSCFG\_UR5\_MESAD\_BANK1\_Msk             }}
\DoxyCodeLine{18997 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_WRPN\_BANK1\_Pos       (16U)}}
\DoxyCodeLine{18998 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_WRPN\_BANK1\_Msk       (0xFFUL << SYSCFG\_UR5\_WRPN\_BANK1\_Pos)  }}
\DoxyCodeLine{18999 \textcolor{preprocessor}{\#define SYSCFG\_UR5\_WRPN\_BANK1           SYSCFG\_UR5\_WRPN\_BANK1\_Msk              }}
\DoxyCodeLine{19001 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR6 register  *******************/}}
\DoxyCodeLine{19002 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PABEG\_BANK1\_Pos      (0U)}}
\DoxyCodeLine{19003 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PABEG\_BANK1\_Msk      (0xFFFUL << SYSCFG\_UR6\_PABEG\_BANK1\_Pos) }}
\DoxyCodeLine{19004 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PABEG\_BANK1          SYSCFG\_UR6\_PABEG\_BANK1\_Msk             }}
\DoxyCodeLine{19005 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PAEND\_BANK1\_Pos      (16U)}}
\DoxyCodeLine{19006 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PAEND\_BANK1\_Msk      (0xFFFUL << SYSCFG\_UR6\_PAEND\_BANK1\_Pos) }}
\DoxyCodeLine{19007 \textcolor{preprocessor}{\#define SYSCFG\_UR6\_PAEND\_BANK1          SYSCFG\_UR6\_PAEND\_BANK1\_Msk             }}
\DoxyCodeLine{19009 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR7 register  *******************/}}
\DoxyCodeLine{19010 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SABEG\_BANK1\_Pos      (0U)}}
\DoxyCodeLine{19011 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SABEG\_BANK1\_Msk      (0xFFFUL << SYSCFG\_UR7\_SABEG\_BANK1\_Pos) }}
\DoxyCodeLine{19012 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SABEG\_BANK1          SYSCFG\_UR7\_SABEG\_BANK1\_Msk             }}
\DoxyCodeLine{19013 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SAEND\_BANK1\_Pos      (16U)}}
\DoxyCodeLine{19014 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SAEND\_BANK1\_Msk      (0xFFFUL << SYSCFG\_UR7\_SAEND\_BANK1\_Pos) }}
\DoxyCodeLine{19015 \textcolor{preprocessor}{\#define SYSCFG\_UR7\_SAEND\_BANK1          SYSCFG\_UR7\_SAEND\_BANK1\_Msk             }}
\DoxyCodeLine{19018 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR11 register  *******************/}}
\DoxyCodeLine{19019 \textcolor{preprocessor}{\#define SYSCFG\_UR11\_IWDG1M\_Pos          (16U)}}
\DoxyCodeLine{19020 \textcolor{preprocessor}{\#define SYSCFG\_UR11\_IWDG1M\_Msk          (0x1UL << SYSCFG\_UR11\_IWDG1M\_Pos)      }}
\DoxyCodeLine{19021 \textcolor{preprocessor}{\#define SYSCFG\_UR11\_IWDG1M              SYSCFG\_UR11\_IWDG1M\_Msk                 }}
\DoxyCodeLine{19023 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR12 register  *******************/}}
\DoxyCodeLine{19024 }
\DoxyCodeLine{19025 \textcolor{preprocessor}{\#define SYSCFG\_UR12\_SECURE\_Pos          (16U)}}
\DoxyCodeLine{19026 \textcolor{preprocessor}{\#define SYSCFG\_UR12\_SECURE\_Msk          (0x1UL << SYSCFG\_UR12\_SECURE\_Pos)      }}
\DoxyCodeLine{19027 \textcolor{preprocessor}{\#define SYSCFG\_UR12\_SECURE              SYSCFG\_UR12\_SECURE\_Msk                 }}
\DoxyCodeLine{19029 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR13 register  *******************/}}
\DoxyCodeLine{19030 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_SDRS\_Pos            (0U)}}
\DoxyCodeLine{19031 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_SDRS\_Msk            (0x3UL << SYSCFG\_UR13\_SDRS\_Pos)        }}
\DoxyCodeLine{19032 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_SDRS                SYSCFG\_UR13\_SDRS\_Msk                   }}
\DoxyCodeLine{19033 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_D1SBRST\_Pos         (16U)}}
\DoxyCodeLine{19034 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_D1SBRST\_Msk         (0x1UL << SYSCFG\_UR13\_D1SBRST\_Pos)     }}
\DoxyCodeLine{19035 \textcolor{preprocessor}{\#define SYSCFG\_UR13\_D1SBRST             SYSCFG\_UR13\_D1SBRST\_Msk                }}
\DoxyCodeLine{19037 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR14 register  *******************/}}
\DoxyCodeLine{19038 \textcolor{preprocessor}{\#define SYSCFG\_UR14\_D1STPRST\_Pos        (0U)}}
\DoxyCodeLine{19039 \textcolor{preprocessor}{\#define SYSCFG\_UR14\_D1STPRST\_Msk        (0x1UL << SYSCFG\_UR14\_D1STPRST\_Pos)    }}
\DoxyCodeLine{19040 \textcolor{preprocessor}{\#define SYSCFG\_UR14\_D1STPRST            SYSCFG\_UR14\_D1STPRST\_Msk               }}
\DoxyCodeLine{19042 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR15 register  *******************/}}
\DoxyCodeLine{19043 \textcolor{preprocessor}{\#define SYSCFG\_UR15\_FZIWDGSTB\_Pos       (16U)}}
\DoxyCodeLine{19044 \textcolor{preprocessor}{\#define SYSCFG\_UR15\_FZIWDGSTB\_Msk       (0x1UL << SYSCFG\_UR15\_FZIWDGSTB\_Pos)   }}
\DoxyCodeLine{19045 \textcolor{preprocessor}{\#define SYSCFG\_UR15\_FZIWDGSTB           SYSCFG\_UR15\_FZIWDGSTB\_Msk              }}
\DoxyCodeLine{19047 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR16 register  *******************/}}
\DoxyCodeLine{19048 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_FZIWDGSTP\_Pos       (0U)}}
\DoxyCodeLine{19049 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_FZIWDGSTP\_Msk       (0x1UL << SYSCFG\_UR16\_FZIWDGSTP\_Pos)   }}
\DoxyCodeLine{19050 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_FZIWDGSTP           SYSCFG\_UR16\_FZIWDGSTP\_Msk              }}
\DoxyCodeLine{19051 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_PKP\_Pos             (16U)}}
\DoxyCodeLine{19052 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_PKP\_Msk             (0x1UL << SYSCFG\_UR16\_PKP\_Pos)         }}
\DoxyCodeLine{19053 \textcolor{preprocessor}{\#define SYSCFG\_UR16\_PKP                 SYSCFG\_UR16\_PKP\_Msk                    }}
\DoxyCodeLine{19055 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR17 register  *******************/}}
\DoxyCodeLine{19056 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_IOHSLV\_Pos          (0U)}}
\DoxyCodeLine{19057 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_IOHSLV\_Msk          (0x1UL << SYSCFG\_UR17\_IOHSLV\_Pos)      }}
\DoxyCodeLine{19058 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_IOHSLV              SYSCFG\_UR17\_IOHSLV\_Msk                 }}
\DoxyCodeLine{19059 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_TCM\_AXI\_CFG\_Pos     (16U)}}
\DoxyCodeLine{19060 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_TCM\_AXI\_CFG\_Msk     (0x3UL << SYSCFG\_UR17\_TCM\_AXI\_CFG\_Pos) }}
\DoxyCodeLine{19061 \textcolor{preprocessor}{\#define SYSCFG\_UR17\_TCM\_AXI\_CFG         SYSCFG\_UR17\_TCM\_AXI\_CFG\_Msk            }}
\DoxyCodeLine{19063 \textcolor{comment}{/******************  Bit definition for SYSCFG\_UR18 register  *******************/}}
\DoxyCodeLine{19064 \textcolor{preprocessor}{\#define SYSCFG\_UR18\_CPU\_FREQ\_BOOST\_Pos  (0U)}}
\DoxyCodeLine{19065 \textcolor{preprocessor}{\#define SYSCFG\_UR18\_CPU\_FREQ\_BOOST\_Msk  (0x1UL << SYSCFG\_UR18\_CPU\_FREQ\_BOOST\_Pos)  }}
\DoxyCodeLine{19066 \textcolor{preprocessor}{\#define SYSCFG\_UR18\_CPU\_FREQ\_BOOST       SYSCFG\_UR18\_CPU\_FREQ\_BOOST\_Msk            }}
\DoxyCodeLine{19068 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{19069 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{19070 \textcolor{comment}{/*                    Digital Temperature Sensor (DTS)                        */}}
\DoxyCodeLine{19071 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{19072 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{19073 }
\DoxyCodeLine{19074 \textcolor{comment}{/******************  Bit definition for DTS\_CFGR1 register  ******************/}}
\DoxyCodeLine{19075 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_EN\_Pos               (0U)}}
\DoxyCodeLine{19076 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_EN\_Msk               (0x1UL << DTS\_CFGR1\_TS1\_EN\_Pos) }}
\DoxyCodeLine{19077 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_EN                   DTS\_CFGR1\_TS1\_EN\_Msk        }}
\DoxyCodeLine{19078 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_START\_Pos            (4U)}}
\DoxyCodeLine{19079 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_START\_Msk            (0x1UL << DTS\_CFGR1\_TS1\_START\_Pos) }}
\DoxyCodeLine{19080 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_START                DTS\_CFGR1\_TS1\_START\_Msk     }}
\DoxyCodeLine{19081 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos       (8U)}}
\DoxyCodeLine{19082 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Msk       (0xFUL << DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos) }}
\DoxyCodeLine{19083 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL           DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Msk }}
\DoxyCodeLine{19084 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_0         (0x1UL << DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos) }}
\DoxyCodeLine{19085 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_1         (0x2UL << DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos) }}
\DoxyCodeLine{19086 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_2         (0x4UL << DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos) }}
\DoxyCodeLine{19087 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_INTRIG\_SEL\_3         (0x8UL << DTS\_CFGR1\_TS1\_INTRIG\_SEL\_Pos) }}
\DoxyCodeLine{19088 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos         (16U)}}
\DoxyCodeLine{19089 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_Msk         (0xFUL << DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos) }}
\DoxyCodeLine{19090 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME             DTS\_CFGR1\_TS1\_SMP\_TIME\_Msk  }}
\DoxyCodeLine{19091 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_0           (0x1UL << DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos) }}
\DoxyCodeLine{19092 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_1           (0x2UL << DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos) }}
\DoxyCodeLine{19093 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_2           (0x4UL << DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos) }}
\DoxyCodeLine{19094 \textcolor{preprocessor}{\#define DTS\_CFGR1\_TS1\_SMP\_TIME\_3           (0x8UL << DTS\_CFGR1\_TS1\_SMP\_TIME\_Pos) }}
\DoxyCodeLine{19095 \textcolor{preprocessor}{\#define DTS\_CFGR1\_REFCLK\_SEL\_Pos           (20U)}}
\DoxyCodeLine{19096 \textcolor{preprocessor}{\#define DTS\_CFGR1\_REFCLK\_SEL\_Msk           (0x1UL << DTS\_CFGR1\_REFCLK\_SEL\_Pos) }}
\DoxyCodeLine{19097 \textcolor{preprocessor}{\#define DTS\_CFGR1\_REFCLK\_SEL               DTS\_CFGR1\_REFCLK\_SEL\_Msk    }}
\DoxyCodeLine{19098 \textcolor{preprocessor}{\#define DTS\_CFGR1\_Q\_MEAS\_OPT\_Pos           (21U)}}
\DoxyCodeLine{19099 \textcolor{preprocessor}{\#define DTS\_CFGR1\_Q\_MEAS\_OPT\_Msk           (0x1UL << DTS\_CFGR1\_Q\_MEAS\_OPT\_Pos) }}
\DoxyCodeLine{19100 \textcolor{preprocessor}{\#define DTS\_CFGR1\_Q\_MEAS\_OPT               DTS\_CFGR1\_Q\_MEAS\_OPT\_Msk    }}
\DoxyCodeLine{19101 \textcolor{preprocessor}{\#define DTS\_CFGR1\_HSREF\_CLK\_DIV\_Pos        (24U)}}
\DoxyCodeLine{19102 \textcolor{preprocessor}{\#define DTS\_CFGR1\_HSREF\_CLK\_DIV\_Msk        (0x7FUL << DTS\_CFGR1\_HSREF\_CLK\_DIV\_Pos) }}
\DoxyCodeLine{19103 \textcolor{preprocessor}{\#define DTS\_CFGR1\_HSREF\_CLK\_DIV            DTS\_CFGR1\_HSREF\_CLK\_DIV\_Msk }}
\DoxyCodeLine{19105 \textcolor{comment}{/******************  Bit definition for DTS\_T0VALR1 register  ******************/}}
\DoxyCodeLine{19106 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_FMT0\_Pos           (0U)}}
\DoxyCodeLine{19107 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_FMT0\_Msk           (0xFFFFUL << DTS\_T0VALR1\_TS1\_FMT0\_Pos) }}
\DoxyCodeLine{19108 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_FMT0               DTS\_T0VALR1\_TS1\_FMT0\_Msk    }}
\DoxyCodeLine{19109 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_T0\_Pos             (16U)}}
\DoxyCodeLine{19110 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_T0\_Msk             (0x3UL << DTS\_T0VALR1\_TS1\_T0\_Pos) }}
\DoxyCodeLine{19111 \textcolor{preprocessor}{\#define DTS\_T0VALR1\_TS1\_T0                 DTS\_T0VALR1\_TS1\_T0\_Msk      }}
\DoxyCodeLine{19113 \textcolor{comment}{/******************  Bit definition for DTS\_RAMPVALR register  ******************/}}
\DoxyCodeLine{19114 \textcolor{preprocessor}{\#define DTS\_RAMPVALR\_TS1\_RAMP\_COEFF\_Pos    (0U)}}
\DoxyCodeLine{19115 \textcolor{preprocessor}{\#define DTS\_RAMPVALR\_TS1\_RAMP\_COEFF\_Msk    (0xFFFFUL << DTS\_RAMPVALR\_TS1\_RAMP\_COEFF\_Pos) }}
\DoxyCodeLine{19116 \textcolor{preprocessor}{\#define DTS\_RAMPVALR\_TS1\_RAMP\_COEFF        DTS\_RAMPVALR\_TS1\_RAMP\_COEFF\_Msk }}
\DoxyCodeLine{19118 \textcolor{comment}{/******************  Bit definition for DTS\_ITR1 register      ******************/}}
\DoxyCodeLine{19119 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_LITTHD\_Pos            (0U)}}
\DoxyCodeLine{19120 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_LITTHD\_Msk            (0xFFFFUL << DTS\_ITR1\_TS1\_LITTHD\_Pos) }}
\DoxyCodeLine{19121 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_LITTHD                DTS\_ITR1\_TS1\_LITTHD\_Msk     }}
\DoxyCodeLine{19122 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_HITTHD\_Pos            (16U)}}
\DoxyCodeLine{19123 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_HITTHD\_Msk            (0xFFFFUL << DTS\_ITR1\_TS1\_HITTHD\_Pos) }}
\DoxyCodeLine{19124 \textcolor{preprocessor}{\#define DTS\_ITR1\_TS1\_HITTHD                DTS\_ITR1\_TS1\_HITTHD\_Msk     }}
\DoxyCodeLine{19126 \textcolor{comment}{/******************  Bit definition for DTS\_DR register        ******************/}}
\DoxyCodeLine{19127 \textcolor{preprocessor}{\#define DTS\_DR\_TS1\_MFREQ\_Pos               (0U)}}
\DoxyCodeLine{19128 \textcolor{preprocessor}{\#define DTS\_DR\_TS1\_MFREQ\_Msk               (0xFFFFUL << DTS\_DR\_TS1\_MFREQ\_Pos) }}
\DoxyCodeLine{19129 \textcolor{preprocessor}{\#define DTS\_DR\_TS1\_MFREQ                   DTS\_DR\_TS1\_MFREQ\_Msk        }}
\DoxyCodeLine{19131 \textcolor{comment}{/******************  Bit definition for DTS\_SR register        ******************/}}
\DoxyCodeLine{19132 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITEF\_Pos                (0U)}}
\DoxyCodeLine{19133 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITEF\_Msk                (0x1UL << DTS\_SR\_TS1\_ITEF\_Pos) }}
\DoxyCodeLine{19134 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITEF                    DTS\_SR\_TS1\_ITEF\_Msk         }}
\DoxyCodeLine{19135 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITLF\_Pos                (1U)}}
\DoxyCodeLine{19136 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITLF\_Msk                (0x1UL << DTS\_SR\_TS1\_ITLF\_Pos) }}
\DoxyCodeLine{19137 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITLF                    DTS\_SR\_TS1\_ITLF\_Msk         }}
\DoxyCodeLine{19138 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITHF\_Pos                (2U)}}
\DoxyCodeLine{19139 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITHF\_Msk                (0x1UL << DTS\_SR\_TS1\_ITHF\_Pos) }}
\DoxyCodeLine{19140 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_ITHF                    DTS\_SR\_TS1\_ITHF\_Msk         }}
\DoxyCodeLine{19141 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITEF\_Pos               (4U)}}
\DoxyCodeLine{19142 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITEF\_Msk               (0x1UL << DTS\_SR\_TS1\_AITEF\_Pos) }}
\DoxyCodeLine{19143 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITEF                   DTS\_SR\_TS1\_AITEF\_Msk        }}
\DoxyCodeLine{19144 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITLF\_Pos               (5U)}}
\DoxyCodeLine{19145 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITLF\_Msk               (0x1UL << DTS\_SR\_TS1\_AITLF\_Pos) }}
\DoxyCodeLine{19146 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITLF                   DTS\_SR\_TS1\_AITLF\_Msk        }}
\DoxyCodeLine{19147 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITHF\_Pos               (6U)}}
\DoxyCodeLine{19148 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITHF\_Msk               (0x1UL << DTS\_SR\_TS1\_AITHF\_Pos) }}
\DoxyCodeLine{19149 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_AITHF                   DTS\_SR\_TS1\_AITHF\_Msk        }}
\DoxyCodeLine{19150 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_RDY\_Pos                 (15U)}}
\DoxyCodeLine{19151 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_RDY\_Msk                 (0x1UL << DTS\_SR\_TS1\_RDY\_Pos) }}
\DoxyCodeLine{19152 \textcolor{preprocessor}{\#define DTS\_SR\_TS1\_RDY                     DTS\_SR\_TS1\_RDY\_Msk          }}
\DoxyCodeLine{19154 \textcolor{comment}{/******************  Bit definition for DTS\_ITENR register      ******************/}}
\DoxyCodeLine{19155 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITEEN\_Pos            (0U)}}
\DoxyCodeLine{19156 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITEEN\_Msk            (0x1UL << DTS\_ITENR\_TS1\_ITEEN\_Pos) }}
\DoxyCodeLine{19157 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITEEN                DTS\_ITENR\_TS1\_ITEEN\_Msk     }}
\DoxyCodeLine{19158 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITLEN\_Pos            (1U)}}
\DoxyCodeLine{19159 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITLEN\_Msk            (0x1UL << DTS\_ITENR\_TS1\_ITLEN\_Pos) }}
\DoxyCodeLine{19160 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITLEN                DTS\_ITENR\_TS1\_ITLEN\_Msk     }}
\DoxyCodeLine{19161 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITHEN\_Pos            (2U)}}
\DoxyCodeLine{19162 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITHEN\_Msk            (0x1UL << DTS\_ITENR\_TS1\_ITHEN\_Pos) }}
\DoxyCodeLine{19163 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_ITHEN                DTS\_ITENR\_TS1\_ITHEN\_Msk     }}
\DoxyCodeLine{19164 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITEEN\_Pos           (4U)}}
\DoxyCodeLine{19165 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITEEN\_Msk           (0x1UL << DTS\_ITENR\_TS1\_AITEEN\_Pos) }}
\DoxyCodeLine{19166 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITEEN               DTS\_ITENR\_TS1\_AITEEN\_Msk    }}
\DoxyCodeLine{19167 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITLEN\_Pos           (5U)}}
\DoxyCodeLine{19168 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITLEN\_Msk           (0x1UL << DTS\_ITENR\_TS1\_AITLEN\_Pos) }}
\DoxyCodeLine{19169 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITLEN               DTS\_ITENR\_TS1\_AITLEN\_Msk    }}
\DoxyCodeLine{19170 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITHEN\_Pos           (6U)}}
\DoxyCodeLine{19171 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITHEN\_Msk           (0x1UL << DTS\_ITENR\_TS1\_AITHEN\_Pos) }}
\DoxyCodeLine{19172 \textcolor{preprocessor}{\#define DTS\_ITENR\_TS1\_AITHEN               DTS\_ITENR\_TS1\_AITHEN\_Msk    }}
\DoxyCodeLine{19174 \textcolor{comment}{/******************  Bit definition for DTS\_ICIFR register      ******************/}}
\DoxyCodeLine{19175 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITEF\_Pos            (0U)}}
\DoxyCodeLine{19176 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITEF\_Msk            (0x1UL << DTS\_ICIFR\_TS1\_CITEF\_Pos) }}
\DoxyCodeLine{19177 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITEF                DTS\_ICIFR\_TS1\_CITEF\_Msk     }}
\DoxyCodeLine{19178 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITLF\_Pos            (1U)}}
\DoxyCodeLine{19179 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITLF\_Msk            (0x1UL << DTS\_ICIFR\_TS1\_CITLF\_Pos) }}
\DoxyCodeLine{19180 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITLF                DTS\_ICIFR\_TS1\_CITLF\_Msk     }}
\DoxyCodeLine{19181 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITHF\_Pos            (2U)}}
\DoxyCodeLine{19182 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITHF\_Msk            (0x1UL << DTS\_ICIFR\_TS1\_CITHF\_Pos) }}
\DoxyCodeLine{19183 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CITHF                DTS\_ICIFR\_TS1\_CITHF\_Msk     }}
\DoxyCodeLine{19184 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITEF\_Pos           (4U)}}
\DoxyCodeLine{19185 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITEF\_Msk           (0x1UL << DTS\_ICIFR\_TS1\_CAITEF\_Pos) }}
\DoxyCodeLine{19186 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITEF               DTS\_ICIFR\_TS1\_CAITEF\_Msk    }}
\DoxyCodeLine{19187 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITLF\_Pos           (5U)}}
\DoxyCodeLine{19188 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITLF\_Msk           (0x1UL << DTS\_ICIFR\_TS1\_CAITLF\_Pos) }}
\DoxyCodeLine{19189 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITLF               DTS\_ICIFR\_TS1\_CAITLF\_Msk    }}
\DoxyCodeLine{19190 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITHF\_Pos           (6U)}}
\DoxyCodeLine{19191 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITHF\_Msk           (0x1UL << DTS\_ICIFR\_TS1\_CAITHF\_Pos) }}
\DoxyCodeLine{19192 \textcolor{preprocessor}{\#define DTS\_ICIFR\_TS1\_CAITHF               DTS\_ICIFR\_TS1\_CAITHF\_Msk    }}
\DoxyCodeLine{19195 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{19196 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{19197 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{19198 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{19199 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{19200 \textcolor{preprocessor}{\#define TIM\_BREAK\_INPUT\_SUPPORT             }}
\DoxyCodeLine{19202 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{19203 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)}}
\DoxyCodeLine{19204 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                   }}
\DoxyCodeLine{19205 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{19206 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)}}
\DoxyCodeLine{19207 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                  }}
\DoxyCodeLine{19208 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{19209 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)}}
\DoxyCodeLine{19210 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                   }}
\DoxyCodeLine{19211 \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{19212 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)}}
\DoxyCodeLine{19213 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                   }}
\DoxyCodeLine{19214 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{19215 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)}}
\DoxyCodeLine{19216 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                   }}
\DoxyCodeLine{19217 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{19219 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)}}
\DoxyCodeLine{19220 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                   }}
\DoxyCodeLine{19221 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{19222 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{19223 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{19225 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)}}
\DoxyCodeLine{19226 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                  }}
\DoxyCodeLine{19227 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{19229 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)}}
\DoxyCodeLine{19230 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                   }}
\DoxyCodeLine{19231 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{19232 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{19233 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{19235 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Pos      (11U)}}
\DoxyCodeLine{19236 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP\_Msk      (0x1UL << TIM\_CR1\_UIFREMAP\_Pos)              }}
\DoxyCodeLine{19237 \textcolor{preprocessor}{\#define TIM\_CR1\_UIFREMAP          TIM\_CR1\_UIFREMAP\_Msk                         }}
\DoxyCodeLine{19239 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{19240 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)}}
\DoxyCodeLine{19241 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                  }}
\DoxyCodeLine{19242 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{19243 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)}}
\DoxyCodeLine{19244 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                  }}
\DoxyCodeLine{19245 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{19246 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)}}
\DoxyCodeLine{19247 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                  }}
\DoxyCodeLine{19248 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{19250 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)}}
\DoxyCodeLine{19251 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x7UL << TIM\_CR2\_MMS\_Pos)                   }}
\DoxyCodeLine{19252 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{19253 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x1UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{19254 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x2UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{19255 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x4UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{19257 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)}}
\DoxyCodeLine{19258 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                  }}
\DoxyCodeLine{19259 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{19260 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)}}
\DoxyCodeLine{19261 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                  }}
\DoxyCodeLine{19262 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{19263 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)}}
\DoxyCodeLine{19264 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                 }}
\DoxyCodeLine{19265 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{19266 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)}}
\DoxyCodeLine{19267 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                  }}
\DoxyCodeLine{19268 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{19269 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)}}
\DoxyCodeLine{19270 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                 }}
\DoxyCodeLine{19271 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{19272 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)}}
\DoxyCodeLine{19273 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                  }}
\DoxyCodeLine{19274 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{19275 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)}}
\DoxyCodeLine{19276 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                 }}
\DoxyCodeLine{19277 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{19278 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)}}
\DoxyCodeLine{19279 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                  }}
\DoxyCodeLine{19280 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{19281 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Pos          (16U)}}
\DoxyCodeLine{19282 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5\_Msk          (0x1UL << TIM\_CR2\_OIS5\_Pos)                  }}
\DoxyCodeLine{19283 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS5              TIM\_CR2\_OIS5\_Msk                             }}
\DoxyCodeLine{19284 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Pos          (18U)}}
\DoxyCodeLine{19285 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6\_Msk          (0x1UL << TIM\_CR2\_OIS6\_Pos)                  }}
\DoxyCodeLine{19286 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS6              TIM\_CR2\_OIS6\_Msk                             }}
\DoxyCodeLine{19288 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Pos          (20U)}}
\DoxyCodeLine{19289 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_Msk          (0xFUL << TIM\_CR2\_MMS2\_Pos)                  }}
\DoxyCodeLine{19290 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2              TIM\_CR2\_MMS2\_Msk                             }}
\DoxyCodeLine{19291 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_0            (0x1UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{19292 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_1            (0x2UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{19293 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_2            (0x4UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{19294 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS2\_3            (0x8UL << TIM\_CR2\_MMS2\_Pos)                   }}
\DoxyCodeLine{19296 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{19297 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)}}
\DoxyCodeLine{19298 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x10007UL << TIM\_SMCR\_SMS\_Pos)              }}
\DoxyCodeLine{19299 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{19300 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x00001UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{19301 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x00002UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{19302 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x00004UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{19303 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_3            (0x10000UL << TIM\_SMCR\_SMS\_Pos)               }}
\DoxyCodeLine{19305 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)}}
\DoxyCodeLine{19306 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x30007UL << TIM\_SMCR\_TS\_Pos)               }}
\DoxyCodeLine{19307 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{19308 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x00001UL << TIM\_SMCR\_TS\_Pos)                }}
\DoxyCodeLine{19309 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x00002UL << TIM\_SMCR\_TS\_Pos)                }}
\DoxyCodeLine{19310 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x00004UL << TIM\_SMCR\_TS\_Pos)                }}
\DoxyCodeLine{19311 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_3             (0x10000UL << TIM\_SMCR\_TS\_Pos)                }}
\DoxyCodeLine{19312 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_4             (0x20000UL << TIM\_SMCR\_TS\_Pos)                }}
\DoxyCodeLine{19314 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)}}
\DoxyCodeLine{19315 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                  }}
\DoxyCodeLine{19316 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{19318 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)}}
\DoxyCodeLine{19319 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                  }}
\DoxyCodeLine{19320 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{19321 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{19322 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{19323 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{19324 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{19326 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)}}
\DoxyCodeLine{19327 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                 }}
\DoxyCodeLine{19328 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{19329 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{19330 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{19332 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)}}
\DoxyCodeLine{19333 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                  }}
\DoxyCodeLine{19334 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{19335 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)}}
\DoxyCodeLine{19336 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                  }}
\DoxyCodeLine{19337 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{19339 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{19340 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)}}
\DoxyCodeLine{19341 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                  }}
\DoxyCodeLine{19342 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{19343 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)}}
\DoxyCodeLine{19344 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                }}
\DoxyCodeLine{19345 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{19346 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)}}
\DoxyCodeLine{19347 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                }}
\DoxyCodeLine{19348 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{19349 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)}}
\DoxyCodeLine{19350 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                }}
\DoxyCodeLine{19351 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{19352 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)}}
\DoxyCodeLine{19353 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                }}
\DoxyCodeLine{19354 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{19355 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)}}
\DoxyCodeLine{19356 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                }}
\DoxyCodeLine{19357 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{19358 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)}}
\DoxyCodeLine{19359 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                  }}
\DoxyCodeLine{19360 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{19361 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)}}
\DoxyCodeLine{19362 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                  }}
\DoxyCodeLine{19363 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{19364 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)}}
\DoxyCodeLine{19365 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                  }}
\DoxyCodeLine{19366 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{19367 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)}}
\DoxyCodeLine{19368 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                }}
\DoxyCodeLine{19369 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{19370 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)}}
\DoxyCodeLine{19371 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                }}
\DoxyCodeLine{19372 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{19373 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)}}
\DoxyCodeLine{19374 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                }}
\DoxyCodeLine{19375 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{19376 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)}}
\DoxyCodeLine{19377 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                }}
\DoxyCodeLine{19378 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{19379 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)}}
\DoxyCodeLine{19380 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                }}
\DoxyCodeLine{19381 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{19382 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)}}
\DoxyCodeLine{19383 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                  }}
\DoxyCodeLine{19384 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{19386 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{19387 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)}}
\DoxyCodeLine{19388 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                    }}
\DoxyCodeLine{19389 \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{19390 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)}}
\DoxyCodeLine{19391 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                  }}
\DoxyCodeLine{19392 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{19393 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)}}
\DoxyCodeLine{19394 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                  }}
\DoxyCodeLine{19395 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{19396 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)}}
\DoxyCodeLine{19397 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                  }}
\DoxyCodeLine{19398 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{19399 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)}}
\DoxyCodeLine{19400 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                  }}
\DoxyCodeLine{19401 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{19402 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)}}
\DoxyCodeLine{19403 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                  }}
\DoxyCodeLine{19404 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{19405 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)}}
\DoxyCodeLine{19406 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                    }}
\DoxyCodeLine{19407 \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{19408 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)}}
\DoxyCodeLine{19409 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                    }}
\DoxyCodeLine{19410 \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{19411 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Pos           (8U)}}
\DoxyCodeLine{19412 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF\_Msk           (0x1UL << TIM\_SR\_B2IF\_Pos)                   }}
\DoxyCodeLine{19413 \textcolor{preprocessor}{\#define TIM\_SR\_B2IF               TIM\_SR\_B2IF\_Msk                              }}
\DoxyCodeLine{19414 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)}}
\DoxyCodeLine{19415 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                  }}
\DoxyCodeLine{19416 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{19417 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)}}
\DoxyCodeLine{19418 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                  }}
\DoxyCodeLine{19419 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{19420 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)}}
\DoxyCodeLine{19421 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                  }}
\DoxyCodeLine{19422 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{19423 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)}}
\DoxyCodeLine{19424 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                  }}
\DoxyCodeLine{19425 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{19426 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Pos          (16U)}}
\DoxyCodeLine{19427 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF\_Msk          (0x1UL << TIM\_SR\_CC5IF\_Pos)                  }}
\DoxyCodeLine{19428 \textcolor{preprocessor}{\#define TIM\_SR\_CC5IF              TIM\_SR\_CC5IF\_Msk                             }}
\DoxyCodeLine{19429 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Pos          (17U)}}
\DoxyCodeLine{19430 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF\_Msk          (0x1UL << TIM\_SR\_CC6IF\_Pos)                  }}
\DoxyCodeLine{19431 \textcolor{preprocessor}{\#define TIM\_SR\_CC6IF              TIM\_SR\_CC6IF\_Msk                             }}
\DoxyCodeLine{19432 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Pos           (13U)}}
\DoxyCodeLine{19433 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF\_Msk           (0x1UL << TIM\_SR\_SBIF\_Pos)                   }}
\DoxyCodeLine{19434 \textcolor{preprocessor}{\#define TIM\_SR\_SBIF               TIM\_SR\_SBIF\_Msk                              }}
\DoxyCodeLine{19436 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{19437 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)}}
\DoxyCodeLine{19438 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                    }}
\DoxyCodeLine{19439 \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{19440 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)}}
\DoxyCodeLine{19441 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                  }}
\DoxyCodeLine{19442 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{19443 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)}}
\DoxyCodeLine{19444 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                  }}
\DoxyCodeLine{19445 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{19446 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)}}
\DoxyCodeLine{19447 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                  }}
\DoxyCodeLine{19448 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{19449 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)}}
\DoxyCodeLine{19450 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                  }}
\DoxyCodeLine{19451 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{19452 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)}}
\DoxyCodeLine{19453 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                  }}
\DoxyCodeLine{19454 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{19455 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)}}
\DoxyCodeLine{19456 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                    }}
\DoxyCodeLine{19457 \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{19458 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)}}
\DoxyCodeLine{19459 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                    }}
\DoxyCodeLine{19460 \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{19461 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Pos           (8U)}}
\DoxyCodeLine{19462 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G\_Msk           (0x1UL << TIM\_EGR\_B2G\_Pos)                   }}
\DoxyCodeLine{19463 \textcolor{preprocessor}{\#define TIM\_EGR\_B2G               TIM\_EGR\_B2G\_Msk                              }}
\DoxyCodeLine{19466 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{19467 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)}}
\DoxyCodeLine{19468 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                }}
\DoxyCodeLine{19469 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{19470 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{19471 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{19473 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)}}
\DoxyCodeLine{19474 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)               }}
\DoxyCodeLine{19475 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{19476 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)}}
\DoxyCodeLine{19477 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)               }}
\DoxyCodeLine{19478 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{19480 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)}}
\DoxyCodeLine{19481 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x1007UL << TIM\_CCMR1\_OC1M\_Pos)             }}
\DoxyCodeLine{19482 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{19483 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x0001UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{19484 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x0002UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{19485 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x0004UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{19486 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_3          (0x1000UL << TIM\_CCMR1\_OC1M\_Pos)              }}
\DoxyCodeLine{19488 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)}}
\DoxyCodeLine{19489 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)               }}
\DoxyCodeLine{19490 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{19492 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)}}
\DoxyCodeLine{19493 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                }}
\DoxyCodeLine{19494 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{19495 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{19496 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{19498 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)}}
\DoxyCodeLine{19499 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)               }}
\DoxyCodeLine{19500 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{19501 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)}}
\DoxyCodeLine{19502 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)               }}
\DoxyCodeLine{19503 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{19505 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)}}
\DoxyCodeLine{19506 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x1007UL << TIM\_CCMR1\_OC2M\_Pos)             }}
\DoxyCodeLine{19507 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{19508 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x0001UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{19509 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x0002UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{19510 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x0004UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{19511 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_3          (0x1000UL << TIM\_CCMR1\_OC2M\_Pos)              }}
\DoxyCodeLine{19513 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)}}
\DoxyCodeLine{19514 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)               }}
\DoxyCodeLine{19515 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{19517 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19518 }
\DoxyCodeLine{19519 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)}}
\DoxyCodeLine{19520 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)              }}
\DoxyCodeLine{19521 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{19522 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{19523 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{19525 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)}}
\DoxyCodeLine{19526 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                }}
\DoxyCodeLine{19527 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{19528 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{19529 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{19530 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{19531 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{19533 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)}}
\DoxyCodeLine{19534 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)              }}
\DoxyCodeLine{19535 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{19536 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{19537 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{19539 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)}}
\DoxyCodeLine{19540 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                }}
\DoxyCodeLine{19541 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{19542 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{19543 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{19544 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{19545 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{19547 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{19548 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)}}
\DoxyCodeLine{19549 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                }}
\DoxyCodeLine{19550 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{19551 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{19552 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{19554 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)}}
\DoxyCodeLine{19555 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)               }}
\DoxyCodeLine{19556 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{19557 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)}}
\DoxyCodeLine{19558 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)               }}
\DoxyCodeLine{19559 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{19561 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)}}
\DoxyCodeLine{19562 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x1007UL << TIM\_CCMR2\_OC3M\_Pos)                }}
\DoxyCodeLine{19563 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{19564 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x1UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{19565 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x2UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{19566 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x4UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{19567 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_3          (0x1000UL << TIM\_CCMR2\_OC3M\_Pos)              }}
\DoxyCodeLine{19569 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)}}
\DoxyCodeLine{19570 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)               }}
\DoxyCodeLine{19571 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{19573 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)}}
\DoxyCodeLine{19574 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                }}
\DoxyCodeLine{19575 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{19576 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{19577 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{19579 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)}}
\DoxyCodeLine{19580 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)               }}
\DoxyCodeLine{19581 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{19582 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)}}
\DoxyCodeLine{19583 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)               }}
\DoxyCodeLine{19584 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{19586 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)}}
\DoxyCodeLine{19587 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x1007UL << TIM\_CCMR2\_OC4M\_Pos)                }}
\DoxyCodeLine{19588 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{19589 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x1UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{19590 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x2UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{19591 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x4UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{19592 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_3          (0x1000UL << TIM\_CCMR2\_OC4M\_Pos)              }}
\DoxyCodeLine{19594 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)}}
\DoxyCodeLine{19595 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)               }}
\DoxyCodeLine{19596 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{19598 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19599 }
\DoxyCodeLine{19600 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)}}
\DoxyCodeLine{19601 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)              }}
\DoxyCodeLine{19602 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{19603 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{19604 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{19606 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)}}
\DoxyCodeLine{19607 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                }}
\DoxyCodeLine{19608 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{19609 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{19610 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{19611 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{19612 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{19614 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)}}
\DoxyCodeLine{19615 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)              }}
\DoxyCodeLine{19616 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{19617 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{19618 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{19620 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)}}
\DoxyCodeLine{19621 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                }}
\DoxyCodeLine{19622 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{19623 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{19624 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{19625 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{19626 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{19628 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{19629 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)}}
\DoxyCodeLine{19630 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                 }}
\DoxyCodeLine{19631 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{19632 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)}}
\DoxyCodeLine{19633 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                 }}
\DoxyCodeLine{19634 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{19635 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)}}
\DoxyCodeLine{19636 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                }}
\DoxyCodeLine{19637 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{19638 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)}}
\DoxyCodeLine{19639 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                }}
\DoxyCodeLine{19640 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{19641 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)}}
\DoxyCodeLine{19642 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                 }}
\DoxyCodeLine{19643 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{19644 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)}}
\DoxyCodeLine{19645 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                 }}
\DoxyCodeLine{19646 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{19647 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)}}
\DoxyCodeLine{19648 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                }}
\DoxyCodeLine{19649 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{19650 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)}}
\DoxyCodeLine{19651 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                }}
\DoxyCodeLine{19652 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{19653 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)}}
\DoxyCodeLine{19654 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                 }}
\DoxyCodeLine{19655 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{19656 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)}}
\DoxyCodeLine{19657 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                 }}
\DoxyCodeLine{19658 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{19659 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)}}
\DoxyCodeLine{19660 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                }}
\DoxyCodeLine{19661 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{19662 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)}}
\DoxyCodeLine{19663 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                }}
\DoxyCodeLine{19664 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{19665 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)}}
\DoxyCodeLine{19666 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                 }}
\DoxyCodeLine{19667 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{19668 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)}}
\DoxyCodeLine{19669 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                 }}
\DoxyCodeLine{19670 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{19671 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)}}
\DoxyCodeLine{19672 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                }}
\DoxyCodeLine{19673 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{19674 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Pos         (16U)}}
\DoxyCodeLine{19675 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E\_Msk         (0x1UL << TIM\_CCER\_CC5E\_Pos)                 }}
\DoxyCodeLine{19676 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5E             TIM\_CCER\_CC5E\_Msk                            }}
\DoxyCodeLine{19677 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Pos         (17U)}}
\DoxyCodeLine{19678 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P\_Msk         (0x1UL << TIM\_CCER\_CC5P\_Pos)                 }}
\DoxyCodeLine{19679 \textcolor{preprocessor}{\#define TIM\_CCER\_CC5P             TIM\_CCER\_CC5P\_Msk                            }}
\DoxyCodeLine{19680 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Pos         (20U)}}
\DoxyCodeLine{19681 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E\_Msk         (0x1UL << TIM\_CCER\_CC6E\_Pos)                 }}
\DoxyCodeLine{19682 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6E             TIM\_CCER\_CC6E\_Msk                            }}
\DoxyCodeLine{19683 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Pos         (21U)}}
\DoxyCodeLine{19684 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P\_Msk         (0x1UL << TIM\_CCER\_CC6P\_Pos)                 }}
\DoxyCodeLine{19685 \textcolor{preprocessor}{\#define TIM\_CCER\_CC6P             TIM\_CCER\_CC6P\_Msk                            }}
\DoxyCodeLine{19686 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{19687 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{19688 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{19689 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                              }}
\DoxyCodeLine{19690 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Pos        (31U)}}
\DoxyCodeLine{19691 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY\_Msk        (0x1UL << TIM\_CNT\_UIFCPY\_Pos)                }}
\DoxyCodeLine{19692 \textcolor{preprocessor}{\#define TIM\_CNT\_UIFCPY            TIM\_CNT\_UIFCPY\_Msk                           }}
\DoxyCodeLine{19693 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{19694 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)}}
\DoxyCodeLine{19695 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                }}
\DoxyCodeLine{19696 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{19698 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{19699 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{19700 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{19701 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{19703 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{19704 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)}}
\DoxyCodeLine{19705 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFUL << TIM\_RCR\_REP\_Pos)                  }}
\DoxyCodeLine{19706 \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{19708 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{19709 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)}}
\DoxyCodeLine{19710 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)              }}
\DoxyCodeLine{19711 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{19713 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{19714 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)}}
\DoxyCodeLine{19715 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)              }}
\DoxyCodeLine{19716 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{19718 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{19719 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)}}
\DoxyCodeLine{19720 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)              }}
\DoxyCodeLine{19721 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{19723 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{19724 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)}}
\DoxyCodeLine{19725 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)              }}
\DoxyCodeLine{19726 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{19728 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR5 register  *******************/}}
\DoxyCodeLine{19729 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Pos         (0U)}}
\DoxyCodeLine{19730 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5\_Msk         (0xFFFFFFFFUL << TIM\_CCR5\_CCR5\_Pos)          }}
\DoxyCodeLine{19731 \textcolor{preprocessor}{\#define TIM\_CCR5\_CCR5             TIM\_CCR5\_CCR5\_Msk                            }}
\DoxyCodeLine{19732 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Pos        (29U)}}
\DoxyCodeLine{19733 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1\_Msk        (0x1UL << TIM\_CCR5\_GC5C1\_Pos)                }}
\DoxyCodeLine{19734 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C1            TIM\_CCR5\_GC5C1\_Msk                           }}
\DoxyCodeLine{19735 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Pos        (30U)}}
\DoxyCodeLine{19736 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2\_Msk        (0x1UL << TIM\_CCR5\_GC5C2\_Pos)                }}
\DoxyCodeLine{19737 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C2            TIM\_CCR5\_GC5C2\_Msk                           }}
\DoxyCodeLine{19738 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Pos        (31U)}}
\DoxyCodeLine{19739 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3\_Msk        (0x1UL << TIM\_CCR5\_GC5C3\_Pos)                }}
\DoxyCodeLine{19740 \textcolor{preprocessor}{\#define TIM\_CCR5\_GC5C3            TIM\_CCR5\_GC5C3\_Msk                           }}
\DoxyCodeLine{19742 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR6 register  *******************/}}
\DoxyCodeLine{19743 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Pos         (0U)}}
\DoxyCodeLine{19744 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6\_Msk         (0xFFFFUL << TIM\_CCR6\_CCR6\_Pos)              }}
\DoxyCodeLine{19745 \textcolor{preprocessor}{\#define TIM\_CCR6\_CCR6             TIM\_CCR6\_CCR6\_Msk                            }}
\DoxyCodeLine{19747 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{19748 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)}}
\DoxyCodeLine{19749 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                 }}
\DoxyCodeLine{19750 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{19751 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19752 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19753 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19754 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19755 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19756 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19757 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19758 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{19760 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)}}
\DoxyCodeLine{19761 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                 }}
\DoxyCodeLine{19762 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{19763 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{19764 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{19766 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)}}
\DoxyCodeLine{19767 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                 }}
\DoxyCodeLine{19768 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{19769 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)}}
\DoxyCodeLine{19770 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                 }}
\DoxyCodeLine{19771 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{19772 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)}}
\DoxyCodeLine{19773 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                  }}
\DoxyCodeLine{19774 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{19775 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)}}
\DoxyCodeLine{19776 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                  }}
\DoxyCodeLine{19777 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{19778 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)}}
\DoxyCodeLine{19779 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                  }}
\DoxyCodeLine{19780 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{19781 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)}}
\DoxyCodeLine{19782 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                  }}
\DoxyCodeLine{19783 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{19785 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Pos          (16U)}}
\DoxyCodeLine{19786 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF\_Msk          (0xFUL << TIM\_BDTR\_BKF\_Pos)                  }}
\DoxyCodeLine{19787 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKF              TIM\_BDTR\_BKF\_Msk                             }}
\DoxyCodeLine{19788 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Pos         (20U)}}
\DoxyCodeLine{19789 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F\_Msk         (0xFUL << TIM\_BDTR\_BK2F\_Pos)                 }}
\DoxyCodeLine{19790 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2F             TIM\_BDTR\_BK2F\_Msk                            }}
\DoxyCodeLine{19792 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Pos         (24U)}}
\DoxyCodeLine{19793 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E\_Msk         (0x1UL << TIM\_BDTR\_BK2E\_Pos)                 }}
\DoxyCodeLine{19794 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2E             TIM\_BDTR\_BK2E\_Msk                            }}
\DoxyCodeLine{19795 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Pos         (25U)}}
\DoxyCodeLine{19796 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P\_Msk         (0x1UL << TIM\_BDTR\_BK2P\_Pos)                 }}
\DoxyCodeLine{19797 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2P             TIM\_BDTR\_BK2P\_Msk                            }}
\DoxyCodeLine{19798 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Pos       (26U)}}
\DoxyCodeLine{19799 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM\_Msk       (0x1UL << TIM\_BDTR\_BKDSRM\_Pos)               }}
\DoxyCodeLine{19800 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKDSRM           TIM\_BDTR\_BKDSRM\_Msk                          }}
\DoxyCodeLine{19801 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Pos      (27U)}}
\DoxyCodeLine{19802 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM\_Msk      (0x1UL << TIM\_BDTR\_BK2DSRM\_Pos)              }}
\DoxyCodeLine{19803 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2DSRM          TIM\_BDTR\_BK2DSRM\_Msk                         }}
\DoxyCodeLine{19804 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Pos        (28U)}}
\DoxyCodeLine{19805 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID\_Msk        (0x1UL << TIM\_BDTR\_BKBID\_Pos)                }}
\DoxyCodeLine{19806 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKBID            TIM\_BDTR\_BKBID\_Msk                           }}
\DoxyCodeLine{19807 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Pos       (29U)}}
\DoxyCodeLine{19808 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID\_Msk       (0x1UL << TIM\_BDTR\_BK2BID\_Pos)               }}
\DoxyCodeLine{19809 \textcolor{preprocessor}{\#define TIM\_BDTR\_BK2BID           TIM\_BDTR\_BK2BID\_Msk                          }}
\DoxyCodeLine{19811 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{19812 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)}}
\DoxyCodeLine{19813 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                  }}
\DoxyCodeLine{19814 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{19815 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{19816 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{19817 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{19818 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{19819 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{19821 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)}}
\DoxyCodeLine{19822 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                  }}
\DoxyCodeLine{19823 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{19824 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{19825 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{19826 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{19827 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{19828 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{19830 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{19831 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)}}
\DoxyCodeLine{19832 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFUL << TIM\_DMAR\_DMAB\_Pos)              }}
\DoxyCodeLine{19833 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                            }}
\DoxyCodeLine{19835 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR3 register  *******************/}}
\DoxyCodeLine{19836 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Pos       (2U)}}
\DoxyCodeLine{19837 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE\_Msk       (0x1UL << TIM\_CCMR3\_OC5FE\_Pos)               }}
\DoxyCodeLine{19838 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5FE           TIM\_CCMR3\_OC5FE\_Msk                          }}
\DoxyCodeLine{19839 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Pos       (3U)}}
\DoxyCodeLine{19840 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE\_Msk       (0x1UL << TIM\_CCMR3\_OC5PE\_Pos)               }}
\DoxyCodeLine{19841 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5PE           TIM\_CCMR3\_OC5PE\_Msk                          }}
\DoxyCodeLine{19843 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Pos        (4U)}}
\DoxyCodeLine{19844 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_Msk        (0x1007UL << TIM\_CCMR3\_OC5M\_Pos)                }}
\DoxyCodeLine{19845 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M            TIM\_CCMR3\_OC5M\_Msk                           }}
\DoxyCodeLine{19846 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_0          (0x1UL << TIM\_CCMR3\_OC5M\_Pos)                 }}
\DoxyCodeLine{19847 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_1          (0x2UL << TIM\_CCMR3\_OC5M\_Pos)                 }}
\DoxyCodeLine{19848 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_2          (0x4UL << TIM\_CCMR3\_OC5M\_Pos)                 }}
\DoxyCodeLine{19849 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5M\_3          (0x1000UL << TIM\_CCMR3\_OC5M\_Pos)              }}
\DoxyCodeLine{19851 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Pos       (7U)}}
\DoxyCodeLine{19852 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE\_Msk       (0x1UL << TIM\_CCMR3\_OC5CE\_Pos)               }}
\DoxyCodeLine{19853 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC5CE           TIM\_CCMR3\_OC5CE\_Msk                          }}
\DoxyCodeLine{19855 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Pos       (10U)}}
\DoxyCodeLine{19856 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE\_Msk       (0x1UL << TIM\_CCMR3\_OC6FE\_Pos)               }}
\DoxyCodeLine{19857 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6FE           TIM\_CCMR3\_OC6FE\_Msk                          }}
\DoxyCodeLine{19858 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Pos       (11U)}}
\DoxyCodeLine{19859 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE\_Msk       (0x1UL << TIM\_CCMR3\_OC6PE\_Pos)               }}
\DoxyCodeLine{19860 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6PE           TIM\_CCMR3\_OC6PE\_Msk                          }}
\DoxyCodeLine{19862 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Pos        (12U)}}
\DoxyCodeLine{19863 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_Msk        (0x1007UL << TIM\_CCMR3\_OC6M\_Pos)                }}
\DoxyCodeLine{19864 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M            TIM\_CCMR3\_OC6M\_Msk                           }}
\DoxyCodeLine{19865 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_0          (0x1UL << TIM\_CCMR3\_OC6M\_Pos)                 }}
\DoxyCodeLine{19866 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_1          (0x2UL << TIM\_CCMR3\_OC6M\_Pos)                 }}
\DoxyCodeLine{19867 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_2          (0x4UL << TIM\_CCMR3\_OC6M\_Pos)                 }}
\DoxyCodeLine{19868 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6M\_3          (0x1000UL << TIM\_CCMR3\_OC6M\_Pos)              }}
\DoxyCodeLine{19870 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Pos       (15U)}}
\DoxyCodeLine{19871 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE\_Msk       (0x1UL << TIM\_CCMR3\_OC6CE\_Pos)               }}
\DoxyCodeLine{19872 \textcolor{preprocessor}{\#define TIM\_CCMR3\_OC6CE           TIM\_CCMR3\_OC6CE\_Msk                          }}
\DoxyCodeLine{19873 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF1 register  *********************/}}
\DoxyCodeLine{19874 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{19875 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE\_Msk        (0x1UL << TIM1\_AF1\_BKINE\_Pos)                }}
\DoxyCodeLine{19876 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINE            TIM1\_AF1\_BKINE\_Msk                           }}
\DoxyCodeLine{19877 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{19878 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1E\_Pos)              }}
\DoxyCodeLine{19879 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1E          TIM1\_AF1\_BKCMP1E\_Msk                         }}
\DoxyCodeLine{19880 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{19881 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2E\_Pos)              }}
\DoxyCodeLine{19882 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2E          TIM1\_AF1\_BKCMP2E\_Msk                         }}
\DoxyCodeLine{19883 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKDF1BK0E\_Pos    (8U)}}
\DoxyCodeLine{19884 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKDF1BK0E\_Msk    (0x1UL << TIM1\_AF1\_BKDF1BK0E\_Pos)            }}
\DoxyCodeLine{19885 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKDF1BK0E        TIM1\_AF1\_BKDF1BK0E\_Msk                       }}
\DoxyCodeLine{19886 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{19887 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP\_Msk        (0x1UL << TIM1\_AF1\_BKINP\_Pos)                }}
\DoxyCodeLine{19888 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKINP            TIM1\_AF1\_BKINP\_Msk                           }}
\DoxyCodeLine{19889 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{19890 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP1P\_Pos)              }}
\DoxyCodeLine{19891 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP1P          TIM1\_AF1\_BKCMP1P\_Msk                         }}
\DoxyCodeLine{19892 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{19893 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM1\_AF1\_BKCMP2P\_Pos)              }}
\DoxyCodeLine{19894 \textcolor{preprocessor}{\#define TIM1\_AF1\_BKCMP2P          TIM1\_AF1\_BKCMP2P\_Msk                         }}
\DoxyCodeLine{19896 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Pos       (14U)}}
\DoxyCodeLine{19897 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_Msk       (0xFUL << TIM1\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{19898 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL           TIM1\_AF1\_ETRSEL\_Msk                          }}
\DoxyCodeLine{19899 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_0         (0x1UL << TIM1\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19900 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_1         (0x2UL << TIM1\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19901 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_2         (0x4UL << TIM1\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19902 \textcolor{preprocessor}{\#define TIM1\_AF1\_ETRSEL\_3         (0x8UL << TIM1\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19904 \textcolor{comment}{/*******************  Bit definition for TIM1\_AF2 register  *********************/}}
\DoxyCodeLine{19905 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Pos       (0U)}}
\DoxyCodeLine{19906 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE\_Msk       (0x1UL << TIM1\_AF2\_BK2INE\_Pos)               }}
\DoxyCodeLine{19907 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INE           TIM1\_AF2\_BK2INE\_Msk                          }}
\DoxyCodeLine{19908 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Pos     (1U)}}
\DoxyCodeLine{19909 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E\_Msk     (0x1UL << TIM1\_AF2\_BK2CMP1E\_Pos)             }}
\DoxyCodeLine{19910 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1E         TIM1\_AF2\_BK2CMP1E\_Msk                        }}
\DoxyCodeLine{19911 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Pos     (2U)}}
\DoxyCodeLine{19912 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E\_Msk     (0x1UL << TIM1\_AF2\_BK2CMP2E\_Pos)             }}
\DoxyCodeLine{19913 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2E         TIM1\_AF2\_BK2CMP2E\_Msk                        }}
\DoxyCodeLine{19914 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2DFBK1E\_Pos    (8U)}}
\DoxyCodeLine{19915 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2DFBK1E\_Msk    (0x1UL << TIM1\_AF2\_BK2DFBK1E\_Pos)            }}
\DoxyCodeLine{19916 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2DFBK1E        TIM1\_AF2\_BK2DFBK1E\_Msk                       }}
\DoxyCodeLine{19917 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Pos       (9U)}}
\DoxyCodeLine{19918 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP\_Msk       (0x1UL << TIM1\_AF2\_BK2INP\_Pos)               }}
\DoxyCodeLine{19919 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2INP           TIM1\_AF2\_BK2INP\_Msk                          }}
\DoxyCodeLine{19920 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Pos     (10U)}}
\DoxyCodeLine{19921 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P\_Msk     (0x1UL << TIM1\_AF2\_BK2CMP1P\_Pos)             }}
\DoxyCodeLine{19922 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP1P         TIM1\_AF2\_BK2CMP1P\_Msk                        }}
\DoxyCodeLine{19923 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Pos     (11U)}}
\DoxyCodeLine{19924 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P\_Msk     (0x1UL << TIM1\_AF2\_BK2CMP2P\_Pos)             }}
\DoxyCodeLine{19925 \textcolor{preprocessor}{\#define TIM1\_AF2\_BK2CMP2P         TIM1\_AF2\_BK2CMP2P\_Msk                        }}
\DoxyCodeLine{19927 \textcolor{comment}{/*******************  Bit definition for TIM\_TISEL register  *********************/}}
\DoxyCodeLine{19928 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Pos      (0U)}}
\DoxyCodeLine{19929 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_Msk      (0xFUL << TIM\_TISEL\_TI1SEL\_Pos)              }}
\DoxyCodeLine{19930 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL          TIM\_TISEL\_TI1SEL\_Msk                         }}
\DoxyCodeLine{19931 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_0        (0x1UL << TIM\_TISEL\_TI1SEL\_Pos)               }}
\DoxyCodeLine{19932 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_1        (0x2UL << TIM\_TISEL\_TI1SEL\_Pos)               }}
\DoxyCodeLine{19933 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_2        (0x4UL << TIM\_TISEL\_TI1SEL\_Pos)               }}
\DoxyCodeLine{19934 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI1SEL\_3        (0x8UL << TIM\_TISEL\_TI1SEL\_Pos)               }}
\DoxyCodeLine{19936 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Pos      (8U)}}
\DoxyCodeLine{19937 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_Msk      (0xFUL << TIM\_TISEL\_TI2SEL\_Pos)              }}
\DoxyCodeLine{19938 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL          TIM\_TISEL\_TI2SEL\_Msk                         }}
\DoxyCodeLine{19939 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_0        (0x1UL << TIM\_TISEL\_TI2SEL\_Pos)               }}
\DoxyCodeLine{19940 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_1        (0x2UL << TIM\_TISEL\_TI2SEL\_Pos)               }}
\DoxyCodeLine{19941 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_2        (0x4UL << TIM\_TISEL\_TI2SEL\_Pos)               }}
\DoxyCodeLine{19942 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI2SEL\_3        (0x8UL << TIM\_TISEL\_TI2SEL\_Pos)               }}
\DoxyCodeLine{19944 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Pos      (16U)}}
\DoxyCodeLine{19945 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_Msk      (0xFUL << TIM\_TISEL\_TI3SEL\_Pos)              }}
\DoxyCodeLine{19946 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL          TIM\_TISEL\_TI3SEL\_Msk                         }}
\DoxyCodeLine{19947 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_0        (0x1UL << TIM\_TISEL\_TI3SEL\_Pos)               }}
\DoxyCodeLine{19948 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_1        (0x2UL << TIM\_TISEL\_TI3SEL\_Pos)               }}
\DoxyCodeLine{19949 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_2        (0x4UL << TIM\_TISEL\_TI3SEL\_Pos)               }}
\DoxyCodeLine{19950 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI3SEL\_3        (0x8UL << TIM\_TISEL\_TI3SEL\_Pos)               }}
\DoxyCodeLine{19952 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Pos      (24U)}}
\DoxyCodeLine{19953 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_Msk      (0xFUL << TIM\_TISEL\_TI4SEL\_Pos)              }}
\DoxyCodeLine{19954 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL          TIM\_TISEL\_TI4SEL\_Msk                         }}
\DoxyCodeLine{19955 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_0        (0x1UL << TIM\_TISEL\_TI4SEL\_Pos)               }}
\DoxyCodeLine{19956 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_1        (0x2UL << TIM\_TISEL\_TI4SEL\_Pos)               }}
\DoxyCodeLine{19957 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_2        (0x4UL << TIM\_TISEL\_TI4SEL\_Pos)               }}
\DoxyCodeLine{19958 \textcolor{preprocessor}{\#define TIM\_TISEL\_TI4SEL\_3        (0x8UL << TIM\_TISEL\_TI4SEL\_Pos)               }}
\DoxyCodeLine{19960 \textcolor{comment}{/*******************  Bit definition for TIM8\_AF1 register  *********************/}}
\DoxyCodeLine{19961 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{19962 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINE\_Msk        (0x1UL << TIM8\_AF1\_BKINE\_Pos)                }}
\DoxyCodeLine{19963 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINE            TIM8\_AF1\_BKINE\_Msk                           }}
\DoxyCodeLine{19964 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{19965 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM8\_AF1\_BKCMP1E\_Pos)              }}
\DoxyCodeLine{19966 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1E          TIM8\_AF1\_BKCMP1E\_Msk                         }}
\DoxyCodeLine{19967 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{19968 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM8\_AF1\_BKCMP2E\_Pos)              }}
\DoxyCodeLine{19969 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2E          TIM8\_AF1\_BKCMP2E\_Msk                         }}
\DoxyCodeLine{19970 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKDFBK2E\_Pos     (8U)}}
\DoxyCodeLine{19971 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKDFBK2E\_Msk     (0x1UL << TIM8\_AF1\_BKDFBK2E\_Pos)             }}
\DoxyCodeLine{19972 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKDFBK2E         TIM8\_AF1\_BKDFBK2E\_Msk                        }}
\DoxyCodeLine{19973 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{19974 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINP\_Msk        (0x1UL << TIM8\_AF1\_BKINP\_Pos)                }}
\DoxyCodeLine{19975 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKINP            TIM8\_AF1\_BKINP\_Msk                           }}
\DoxyCodeLine{19976 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{19977 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM8\_AF1\_BKCMP1P\_Pos)              }}
\DoxyCodeLine{19978 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP1P          TIM8\_AF1\_BKCMP1P\_Msk                         }}
\DoxyCodeLine{19979 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{19980 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM8\_AF1\_BKCMP2P\_Pos)              }}
\DoxyCodeLine{19981 \textcolor{preprocessor}{\#define TIM8\_AF1\_BKCMP2P          TIM8\_AF1\_BKCMP2P\_Msk                         }}
\DoxyCodeLine{19983 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_Pos       (14U)}}
\DoxyCodeLine{19984 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_Msk       (0xFUL << TIM8\_AF1\_ETRSEL\_Pos)               }}
\DoxyCodeLine{19985 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL           TIM8\_AF1\_ETRSEL\_Msk                          }}
\DoxyCodeLine{19986 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_0         (0x1UL << TIM8\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19987 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_1         (0x2UL << TIM8\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19988 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_2         (0x4UL << TIM8\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19989 \textcolor{preprocessor}{\#define TIM8\_AF1\_ETRSEL\_3         (0x8UL << TIM8\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{19990 \textcolor{comment}{/*******************  Bit definition for TIM8\_AF2 register  *********************/}}
\DoxyCodeLine{19991 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INE\_Pos       (0U)}}
\DoxyCodeLine{19992 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INE\_Msk       (0x1UL << TIM8\_AF2\_BK2INE\_Pos)               }}
\DoxyCodeLine{19993 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INE           TIM8\_AF2\_BK2INE\_Msk                          }}
\DoxyCodeLine{19994 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1E\_Pos     (1U)}}
\DoxyCodeLine{19995 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1E\_Msk     (0x1UL << TIM8\_AF2\_BK2CMP1E\_Pos)             }}
\DoxyCodeLine{19996 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1E         TIM8\_AF2\_BK2CMP1E\_Msk                        }}
\DoxyCodeLine{19997 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2E\_Pos     (2U)}}
\DoxyCodeLine{19998 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2E\_Msk     (0x1UL << TIM8\_AF2\_BK2CMP2E\_Pos)             }}
\DoxyCodeLine{19999 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2E         TIM8\_AF2\_BK2CMP2E\_Msk                        }}
\DoxyCodeLine{20000 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2DFBK3E\_Pos    (8U)}}
\DoxyCodeLine{20001 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2DFBK3E\_Msk    (0x1UL << TIM8\_AF2\_BK2DFBK3E\_Pos)            }}
\DoxyCodeLine{20002 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2DFBK3E        TIM8\_AF2\_BK2DFBK3E\_Msk                       }}
\DoxyCodeLine{20003 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INP\_Pos       (9U)}}
\DoxyCodeLine{20004 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INP\_Msk       (0x1UL << TIM8\_AF2\_BK2INP\_Pos)               }}
\DoxyCodeLine{20005 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2INP           TIM8\_AF2\_BK2INP\_Msk                          }}
\DoxyCodeLine{20006 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1P\_Pos     (10U)}}
\DoxyCodeLine{20007 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1P\_Msk     (0x1UL << TIM8\_AF2\_BK2CMP1P\_Pos)             }}
\DoxyCodeLine{20008 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP1P         TIM8\_AF2\_BK2CMP1P\_Msk                        }}
\DoxyCodeLine{20009 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2P\_Pos     (11U)}}
\DoxyCodeLine{20010 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2P\_Msk     (0x1UL << TIM8\_AF2\_BK2CMP2P\_Pos)             }}
\DoxyCodeLine{20011 \textcolor{preprocessor}{\#define TIM8\_AF2\_BK2CMP2P         TIM8\_AF2\_BK2CMP2P\_Msk                        }}
\DoxyCodeLine{20013 \textcolor{comment}{/*******************  Bit definition for TIM2\_AF1 register  *********************/}}
\DoxyCodeLine{20014 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_Pos      (14U)}}
\DoxyCodeLine{20015 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_Msk      (0xFUL << TIM2\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{20016 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL          TIM2\_AF1\_ETRSEL\_Msk                           }}
\DoxyCodeLine{20017 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_0        (0x1UL << TIM2\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20018 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_1        (0x2UL << TIM2\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20019 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_2        (0x4UL << TIM2\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20020 \textcolor{preprocessor}{\#define TIM2\_AF1\_ETRSEL\_3        (0x8UL << TIM2\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20022 \textcolor{comment}{/*******************  Bit definition for TIM3\_AF1 register  *********************/}}
\DoxyCodeLine{20023 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_Pos      (14U)}}
\DoxyCodeLine{20024 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_Msk      (0xFUL << TIM3\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{20025 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL          TIM3\_AF1\_ETRSEL\_Msk                           }}
\DoxyCodeLine{20026 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_0        (0x1UL << TIM3\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20027 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_1        (0x2UL << TIM3\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20028 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_2        (0x4UL << TIM3\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20029 \textcolor{preprocessor}{\#define TIM3\_AF1\_ETRSEL\_3        (0x8UL << TIM3\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20031 \textcolor{comment}{/*******************  Bit definition for TIM5\_AF1 register  *********************/}}
\DoxyCodeLine{20032 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_Pos      (14U)}}
\DoxyCodeLine{20033 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_Msk      (0xFUL << TIM5\_AF1\_ETRSEL\_Pos)                }}
\DoxyCodeLine{20034 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL          TIM5\_AF1\_ETRSEL\_Msk                           }}
\DoxyCodeLine{20035 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_0        (0x1UL << TIM5\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20036 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_1        (0x2UL << TIM5\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20037 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_2        (0x4UL << TIM5\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20038 \textcolor{preprocessor}{\#define TIM5\_AF1\_ETRSEL\_3        (0x8UL << TIM5\_AF1\_ETRSEL\_Pos)                 }}
\DoxyCodeLine{20040 \textcolor{comment}{/*******************  Bit definition for TIM15\_AF1 register  *********************/}}
\DoxyCodeLine{20041 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{20042 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINE\_Msk        (0x1UL << TIM15\_AF1\_BKINE\_Pos)              }}
\DoxyCodeLine{20043 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINE            TIM15\_AF1\_BKINE\_Msk                         }}
\DoxyCodeLine{20044 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{20045 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM15\_AF1\_BKCMP1E\_Pos)            }}
\DoxyCodeLine{20046 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1E          TIM15\_AF1\_BKCMP1E\_Msk                       }}
\DoxyCodeLine{20047 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{20048 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM15\_AF1\_BKCMP2E\_Pos)            }}
\DoxyCodeLine{20049 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2E          TIM15\_AF1\_BKCMP2E\_Msk                       }}
\DoxyCodeLine{20050 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKDF1BK2E\_Pos    (8U)}}
\DoxyCodeLine{20051 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKDF1BK2E\_Msk    (0x1UL << TIM15\_AF1\_BKDF1BK2E\_Pos)          }}
\DoxyCodeLine{20052 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKDF1BK2E        TIM15\_AF1\_BKDF1BK2E\_Msk                     }}
\DoxyCodeLine{20053 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{20054 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINP\_Msk        (0x1UL << TIM15\_AF1\_BKINP\_Pos)              }}
\DoxyCodeLine{20055 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKINP            TIM15\_AF1\_BKINP\_Msk                         }}
\DoxyCodeLine{20056 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{20057 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM15\_AF1\_BKCMP1P\_Pos)            }}
\DoxyCodeLine{20058 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP1P          TIM15\_AF1\_BKCMP1P\_Msk                       }}
\DoxyCodeLine{20059 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{20060 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM15\_AF1\_BKCMP2P\_Pos)            }}
\DoxyCodeLine{20061 \textcolor{preprocessor}{\#define TIM15\_AF1\_BKCMP2P          TIM15\_AF1\_BKCMP2P\_Msk                       }}
\DoxyCodeLine{20063 \textcolor{comment}{/*******************  Bit definition for TIM16\_ register  *********************/}}
\DoxyCodeLine{20064 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{20065 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINE\_Msk        (0x1UL << TIM16\_AF1\_BKINE\_Pos)              }}
\DoxyCodeLine{20066 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINE            TIM16\_AF1\_BKINE\_Msk                         }}
\DoxyCodeLine{20067 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{20068 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM16\_AF1\_BKCMP1E\_Pos)            }}
\DoxyCodeLine{20069 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1E          TIM16\_AF1\_BKCMP1E\_Msk                       }}
\DoxyCodeLine{20070 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{20071 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM16\_AF1\_BKCMP2E\_Pos)            }}
\DoxyCodeLine{20072 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2E          TIM16\_AF1\_BKCMP2E\_Msk                       }}
\DoxyCodeLine{20073 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKDF1BK2E\_Pos    (8U)}}
\DoxyCodeLine{20074 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKDF1BK2E\_Msk    (0x1UL << TIM16\_AF1\_BKDF1BK2E\_Pos)          }}
\DoxyCodeLine{20075 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKDF1BK2E        TIM16\_AF1\_BKDF1BK2E\_Msk                     }}
\DoxyCodeLine{20076 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{20077 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINP\_Msk        (0x1UL << TIM16\_AF1\_BKINP\_Pos)              }}
\DoxyCodeLine{20078 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKINP            TIM16\_AF1\_BKINP\_Msk                         }}
\DoxyCodeLine{20079 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{20080 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM16\_AF1\_BKCMP1P\_Pos)            }}
\DoxyCodeLine{20081 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP1P          TIM16\_AF1\_BKCMP1P\_Msk                       }}
\DoxyCodeLine{20082 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{20083 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM16\_AF1\_BKCMP2P\_Pos)            }}
\DoxyCodeLine{20084 \textcolor{preprocessor}{\#define TIM16\_AF1\_BKCMP2P          TIM16\_AF1\_BKCMP2P\_Msk                       }}
\DoxyCodeLine{20086 \textcolor{comment}{/*******************  Bit definition for TIM17\_AF1 register  *********************/}}
\DoxyCodeLine{20087 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINE\_Pos        (0U)}}
\DoxyCodeLine{20088 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINE\_Msk        (0x1UL << TIM17\_AF1\_BKINE\_Pos)              }}
\DoxyCodeLine{20089 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINE            TIM17\_AF1\_BKINE\_Msk                         }}
\DoxyCodeLine{20090 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1E\_Pos      (1U)}}
\DoxyCodeLine{20091 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1E\_Msk      (0x1UL << TIM17\_AF1\_BKCMP1E\_Pos)            }}
\DoxyCodeLine{20092 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1E          TIM17\_AF1\_BKCMP1E\_Msk                       }}
\DoxyCodeLine{20093 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2E\_Pos      (2U)}}
\DoxyCodeLine{20094 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2E\_Msk      (0x1UL << TIM17\_AF1\_BKCMP2E\_Pos)            }}
\DoxyCodeLine{20095 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2E          TIM17\_AF1\_BKCMP2E\_Msk                       }}
\DoxyCodeLine{20096 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKDF1BK2E\_Pos    (8U)}}
\DoxyCodeLine{20097 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKDF1BK2E\_Msk    (0x1UL << TIM17\_AF1\_BKDF1BK2E\_Pos)          }}
\DoxyCodeLine{20098 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKDF1BK2E        TIM17\_AF1\_BKDF1BK2E\_Msk                     }}
\DoxyCodeLine{20099 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINP\_Pos        (9U)}}
\DoxyCodeLine{20100 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINP\_Msk        (0x1UL << TIM17\_AF1\_BKINP\_Pos)              }}
\DoxyCodeLine{20101 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKINP            TIM17\_AF1\_BKINP\_Msk                         }}
\DoxyCodeLine{20102 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1P\_Pos      (10U)}}
\DoxyCodeLine{20103 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1P\_Msk      (0x1UL << TIM17\_AF1\_BKCMP1P\_Pos)            }}
\DoxyCodeLine{20104 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP1P          TIM17\_AF1\_BKCMP1P\_Msk                       }}
\DoxyCodeLine{20105 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2P\_Pos      (11U)}}
\DoxyCodeLine{20106 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2P\_Msk      (0x1UL << TIM17\_AF1\_BKCMP2P\_Pos)            }}
\DoxyCodeLine{20107 \textcolor{preprocessor}{\#define TIM17\_AF1\_BKCMP2P          TIM17\_AF1\_BKCMP2P\_Msk                       }}
\DoxyCodeLine{20109 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20110 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20111 \textcolor{comment}{/*                         Low Power Timer (LPTTIM)                           */}}
\DoxyCodeLine{20112 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20113 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20114 \textcolor{comment}{/******************  Bit definition for LPTIM\_ISR register  *******************/}}
\DoxyCodeLine{20115 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Pos          (0U)}}
\DoxyCodeLine{20116 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM\_Msk          (0x1UL << LPTIM\_ISR\_CMPM\_Pos)              }}
\DoxyCodeLine{20117 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPM              LPTIM\_ISR\_CMPM\_Msk                         }}
\DoxyCodeLine{20118 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Pos          (1U)}}
\DoxyCodeLine{20119 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM\_Msk          (0x1UL << LPTIM\_ISR\_ARRM\_Pos)              }}
\DoxyCodeLine{20120 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARRM              LPTIM\_ISR\_ARRM\_Msk                         }}
\DoxyCodeLine{20121 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Pos       (2U)}}
\DoxyCodeLine{20122 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG\_Msk       (0x1UL << LPTIM\_ISR\_EXTTRIG\_Pos)           }}
\DoxyCodeLine{20123 \textcolor{preprocessor}{\#define LPTIM\_ISR\_EXTTRIG           LPTIM\_ISR\_EXTTRIG\_Msk                      }}
\DoxyCodeLine{20124 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Pos         (3U)}}
\DoxyCodeLine{20125 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK\_Msk         (0x1UL << LPTIM\_ISR\_CMPOK\_Pos)             }}
\DoxyCodeLine{20126 \textcolor{preprocessor}{\#define LPTIM\_ISR\_CMPOK             LPTIM\_ISR\_CMPOK\_Msk                        }}
\DoxyCodeLine{20127 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Pos         (4U)}}
\DoxyCodeLine{20128 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK\_Msk         (0x1UL << LPTIM\_ISR\_ARROK\_Pos)             }}
\DoxyCodeLine{20129 \textcolor{preprocessor}{\#define LPTIM\_ISR\_ARROK             LPTIM\_ISR\_ARROK\_Msk                        }}
\DoxyCodeLine{20130 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Pos            (5U)}}
\DoxyCodeLine{20131 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP\_Msk            (0x1UL << LPTIM\_ISR\_UP\_Pos)                }}
\DoxyCodeLine{20132 \textcolor{preprocessor}{\#define LPTIM\_ISR\_UP                LPTIM\_ISR\_UP\_Msk                           }}
\DoxyCodeLine{20133 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Pos          (6U)}}
\DoxyCodeLine{20134 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN\_Msk          (0x1UL << LPTIM\_ISR\_DOWN\_Pos)              }}
\DoxyCodeLine{20135 \textcolor{preprocessor}{\#define LPTIM\_ISR\_DOWN              LPTIM\_ISR\_DOWN\_Msk                         }}
\DoxyCodeLine{20137 \textcolor{comment}{/******************  Bit definition for LPTIM\_ICR register  *******************/}}
\DoxyCodeLine{20138 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Pos        (0U)}}
\DoxyCodeLine{20139 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF\_Msk        (0x1UL << LPTIM\_ICR\_CMPMCF\_Pos)            }}
\DoxyCodeLine{20140 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPMCF            LPTIM\_ICR\_CMPMCF\_Msk                       }}
\DoxyCodeLine{20141 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Pos        (1U)}}
\DoxyCodeLine{20142 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF\_Msk        (0x1UL << LPTIM\_ICR\_ARRMCF\_Pos)            }}
\DoxyCodeLine{20143 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARRMCF            LPTIM\_ICR\_ARRMCF\_Msk                       }}
\DoxyCodeLine{20144 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Pos     (2U)}}
\DoxyCodeLine{20145 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF\_Msk     (0x1UL << LPTIM\_ICR\_EXTTRIGCF\_Pos)         }}
\DoxyCodeLine{20146 \textcolor{preprocessor}{\#define LPTIM\_ICR\_EXTTRIGCF         LPTIM\_ICR\_EXTTRIGCF\_Msk                    }}
\DoxyCodeLine{20147 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Pos       (3U)}}
\DoxyCodeLine{20148 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF\_Msk       (0x1UL << LPTIM\_ICR\_CMPOKCF\_Pos)           }}
\DoxyCodeLine{20149 \textcolor{preprocessor}{\#define LPTIM\_ICR\_CMPOKCF           LPTIM\_ICR\_CMPOKCF\_Msk                      }}
\DoxyCodeLine{20150 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Pos       (4U)}}
\DoxyCodeLine{20151 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF\_Msk       (0x1UL << LPTIM\_ICR\_ARROKCF\_Pos)           }}
\DoxyCodeLine{20152 \textcolor{preprocessor}{\#define LPTIM\_ICR\_ARROKCF           LPTIM\_ICR\_ARROKCF\_Msk                      }}
\DoxyCodeLine{20153 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Pos          (5U)}}
\DoxyCodeLine{20154 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF\_Msk          (0x1UL << LPTIM\_ICR\_UPCF\_Pos)              }}
\DoxyCodeLine{20155 \textcolor{preprocessor}{\#define LPTIM\_ICR\_UPCF              LPTIM\_ICR\_UPCF\_Msk                         }}
\DoxyCodeLine{20156 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Pos        (6U)}}
\DoxyCodeLine{20157 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF\_Msk        (0x1UL << LPTIM\_ICR\_DOWNCF\_Pos)            }}
\DoxyCodeLine{20158 \textcolor{preprocessor}{\#define LPTIM\_ICR\_DOWNCF            LPTIM\_ICR\_DOWNCF\_Msk                       }}
\DoxyCodeLine{20160 \textcolor{comment}{/******************  Bit definition for LPTIM\_IER register ********************/}}
\DoxyCodeLine{20161 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Pos        (0U)}}
\DoxyCodeLine{20162 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE\_Msk        (0x1UL << LPTIM\_IER\_CMPMIE\_Pos)            }}
\DoxyCodeLine{20163 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPMIE            LPTIM\_IER\_CMPMIE\_Msk                       }}
\DoxyCodeLine{20164 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Pos        (1U)}}
\DoxyCodeLine{20165 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE\_Msk        (0x1UL << LPTIM\_IER\_ARRMIE\_Pos)            }}
\DoxyCodeLine{20166 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARRMIE            LPTIM\_IER\_ARRMIE\_Msk                       }}
\DoxyCodeLine{20167 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Pos     (2U)}}
\DoxyCodeLine{20168 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE\_Msk     (0x1UL << LPTIM\_IER\_EXTTRIGIE\_Pos)         }}
\DoxyCodeLine{20169 \textcolor{preprocessor}{\#define LPTIM\_IER\_EXTTRIGIE         LPTIM\_IER\_EXTTRIGIE\_Msk                    }}
\DoxyCodeLine{20170 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Pos       (3U)}}
\DoxyCodeLine{20171 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE\_Msk       (0x1UL << LPTIM\_IER\_CMPOKIE\_Pos)           }}
\DoxyCodeLine{20172 \textcolor{preprocessor}{\#define LPTIM\_IER\_CMPOKIE           LPTIM\_IER\_CMPOKIE\_Msk                      }}
\DoxyCodeLine{20173 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Pos       (4U)}}
\DoxyCodeLine{20174 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE\_Msk       (0x1UL << LPTIM\_IER\_ARROKIE\_Pos)           }}
\DoxyCodeLine{20175 \textcolor{preprocessor}{\#define LPTIM\_IER\_ARROKIE           LPTIM\_IER\_ARROKIE\_Msk                      }}
\DoxyCodeLine{20176 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Pos          (5U)}}
\DoxyCodeLine{20177 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE\_Msk          (0x1UL << LPTIM\_IER\_UPIE\_Pos)              }}
\DoxyCodeLine{20178 \textcolor{preprocessor}{\#define LPTIM\_IER\_UPIE              LPTIM\_IER\_UPIE\_Msk                         }}
\DoxyCodeLine{20179 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Pos        (6U)}}
\DoxyCodeLine{20180 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE\_Msk        (0x1UL << LPTIM\_IER\_DOWNIE\_Pos)            }}
\DoxyCodeLine{20181 \textcolor{preprocessor}{\#define LPTIM\_IER\_DOWNIE            LPTIM\_IER\_DOWNIE\_Msk                       }}
\DoxyCodeLine{20183 \textcolor{comment}{/******************  Bit definition for LPTIM\_CFGR register *******************/}}
\DoxyCodeLine{20184 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Pos        (0U)}}
\DoxyCodeLine{20185 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL\_Msk        (0x1UL << LPTIM\_CFGR\_CKSEL\_Pos)            }}
\DoxyCodeLine{20186 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKSEL            LPTIM\_CFGR\_CKSEL\_Msk                       }}
\DoxyCodeLine{20188 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Pos        (1U)}}
\DoxyCodeLine{20189 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_Msk        (0x3UL << LPTIM\_CFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{20190 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL            LPTIM\_CFGR\_CKPOL\_Msk                       }}
\DoxyCodeLine{20191 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_0          (0x1UL << LPTIM\_CFGR\_CKPOL\_Pos)             }}
\DoxyCodeLine{20192 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKPOL\_1          (0x2UL << LPTIM\_CFGR\_CKPOL\_Pos)             }}
\DoxyCodeLine{20194 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Pos        (3U)}}
\DoxyCodeLine{20195 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_Msk        (0x3UL << LPTIM\_CFGR\_CKFLT\_Pos)            }}
\DoxyCodeLine{20196 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT            LPTIM\_CFGR\_CKFLT\_Msk                       }}
\DoxyCodeLine{20197 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_0          (0x1UL << LPTIM\_CFGR\_CKFLT\_Pos)             }}
\DoxyCodeLine{20198 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_CKFLT\_1          (0x2UL << LPTIM\_CFGR\_CKFLT\_Pos)             }}
\DoxyCodeLine{20200 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Pos       (6U)}}
\DoxyCodeLine{20201 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_Msk       (0x3UL << LPTIM\_CFGR\_TRGFLT\_Pos)           }}
\DoxyCodeLine{20202 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT           LPTIM\_CFGR\_TRGFLT\_Msk                      }}
\DoxyCodeLine{20203 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_0         (0x1UL << LPTIM\_CFGR\_TRGFLT\_Pos)            }}
\DoxyCodeLine{20204 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRGFLT\_1         (0x2UL << LPTIM\_CFGR\_TRGFLT\_Pos)            }}
\DoxyCodeLine{20206 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Pos        (9U)}}
\DoxyCodeLine{20207 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_Msk        (0x7UL << LPTIM\_CFGR\_PRESC\_Pos)            }}
\DoxyCodeLine{20208 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC            LPTIM\_CFGR\_PRESC\_Msk                       }}
\DoxyCodeLine{20209 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_0          (0x1UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{20210 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_1          (0x2UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{20211 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRESC\_2          (0x4UL << LPTIM\_CFGR\_PRESC\_Pos)             }}
\DoxyCodeLine{20213 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Pos      (13U)}}
\DoxyCodeLine{20214 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_Msk      (0x7UL << LPTIM\_CFGR\_TRIGSEL\_Pos)          }}
\DoxyCodeLine{20215 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL          LPTIM\_CFGR\_TRIGSEL\_Msk                     }}
\DoxyCodeLine{20216 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_0        (0x1UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{20217 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_1        (0x2UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{20218 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGSEL\_2        (0x4UL << LPTIM\_CFGR\_TRIGSEL\_Pos)           }}
\DoxyCodeLine{20220 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Pos       (17U)}}
\DoxyCodeLine{20221 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_Msk       (0x3UL << LPTIM\_CFGR\_TRIGEN\_Pos)           }}
\DoxyCodeLine{20222 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN           LPTIM\_CFGR\_TRIGEN\_Msk                      }}
\DoxyCodeLine{20223 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_0         (0x1UL << LPTIM\_CFGR\_TRIGEN\_Pos)            }}
\DoxyCodeLine{20224 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TRIGEN\_1         (0x2UL << LPTIM\_CFGR\_TRIGEN\_Pos)            }}
\DoxyCodeLine{20226 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Pos       (19U)}}
\DoxyCodeLine{20227 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT\_Msk       (0x1UL << LPTIM\_CFGR\_TIMOUT\_Pos)           }}
\DoxyCodeLine{20228 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_TIMOUT           LPTIM\_CFGR\_TIMOUT\_Msk                      }}
\DoxyCodeLine{20229 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Pos         (20U)}}
\DoxyCodeLine{20230 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE\_Msk         (0x1UL << LPTIM\_CFGR\_WAVE\_Pos)             }}
\DoxyCodeLine{20231 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVE             LPTIM\_CFGR\_WAVE\_Msk                        }}
\DoxyCodeLine{20232 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Pos       (21U)}}
\DoxyCodeLine{20233 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL\_Msk       (0x1UL << LPTIM\_CFGR\_WAVPOL\_Pos)           }}
\DoxyCodeLine{20234 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_WAVPOL           LPTIM\_CFGR\_WAVPOL\_Msk                      }}
\DoxyCodeLine{20235 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Pos      (22U)}}
\DoxyCodeLine{20236 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD\_Msk      (0x1UL << LPTIM\_CFGR\_PRELOAD\_Pos)          }}
\DoxyCodeLine{20237 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_PRELOAD          LPTIM\_CFGR\_PRELOAD\_Msk                     }}
\DoxyCodeLine{20238 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Pos    (23U)}}
\DoxyCodeLine{20239 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE\_Msk    (0x1UL << LPTIM\_CFGR\_COUNTMODE\_Pos)        }}
\DoxyCodeLine{20240 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_COUNTMODE        LPTIM\_CFGR\_COUNTMODE\_Msk                   }}
\DoxyCodeLine{20241 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Pos          (24U)}}
\DoxyCodeLine{20242 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC\_Msk          (0x1UL << LPTIM\_CFGR\_ENC\_Pos)              }}
\DoxyCodeLine{20243 \textcolor{preprocessor}{\#define LPTIM\_CFGR\_ENC              LPTIM\_CFGR\_ENC\_Msk                         }}
\DoxyCodeLine{20245 \textcolor{comment}{/******************  Bit definition for LPTIM\_CR register  ********************/}}
\DoxyCodeLine{20246 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Pos         (0U)}}
\DoxyCodeLine{20247 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE\_Msk         (0x1UL << LPTIM\_CR\_ENABLE\_Pos)             }}
\DoxyCodeLine{20248 \textcolor{preprocessor}{\#define LPTIM\_CR\_ENABLE             LPTIM\_CR\_ENABLE\_Msk                        }}
\DoxyCodeLine{20249 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Pos        (1U)}}
\DoxyCodeLine{20250 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT\_Msk        (0x40001UL << LPTIM\_CR\_SNGSTRT\_Pos)        }}
\DoxyCodeLine{20251 \textcolor{preprocessor}{\#define LPTIM\_CR\_SNGSTRT            LPTIM\_CR\_SNGSTRT\_Msk                       }}
\DoxyCodeLine{20252 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Pos        (2U)}}
\DoxyCodeLine{20253 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT\_Msk        (0x1UL << LPTIM\_CR\_CNTSTRT\_Pos)            }}
\DoxyCodeLine{20254 \textcolor{preprocessor}{\#define LPTIM\_CR\_CNTSTRT            LPTIM\_CR\_CNTSTRT\_Msk                       }}
\DoxyCodeLine{20255 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Pos       (3U)}}
\DoxyCodeLine{20256 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST\_Msk       (0x1UL << LPTIM\_CR\_COUNTRST\_Pos)           }}
\DoxyCodeLine{20257 \textcolor{preprocessor}{\#define LPTIM\_CR\_COUNTRST           LPTIM\_CR\_COUNTRST\_Msk                      }}
\DoxyCodeLine{20258 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Pos         (4U)}}
\DoxyCodeLine{20259 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE\_Msk         (0x1UL << LPTIM\_CR\_RSTARE\_Pos)             }}
\DoxyCodeLine{20260 \textcolor{preprocessor}{\#define LPTIM\_CR\_RSTARE             LPTIM\_CR\_RSTARE\_Msk                        }}
\DoxyCodeLine{20263 \textcolor{comment}{/******************  Bit definition for LPTIM\_CMP register  *******************/}}
\DoxyCodeLine{20264 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Pos           (0U)}}
\DoxyCodeLine{20265 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP\_Msk           (0xFFFFUL << LPTIM\_CMP\_CMP\_Pos)            }}
\DoxyCodeLine{20266 \textcolor{preprocessor}{\#define LPTIM\_CMP\_CMP               LPTIM\_CMP\_CMP\_Msk                          }}
\DoxyCodeLine{20268 \textcolor{comment}{/******************  Bit definition for LPTIM\_ARR register  *******************/}}
\DoxyCodeLine{20269 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Pos           (0U)}}
\DoxyCodeLine{20270 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR\_Msk           (0xFFFFUL << LPTIM\_ARR\_ARR\_Pos)            }}
\DoxyCodeLine{20271 \textcolor{preprocessor}{\#define LPTIM\_ARR\_ARR               LPTIM\_ARR\_ARR\_Msk                          }}
\DoxyCodeLine{20273 \textcolor{comment}{/******************  Bit definition for LPTIM\_CNT register  *******************/}}
\DoxyCodeLine{20274 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Pos           (0U)}}
\DoxyCodeLine{20275 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT\_Msk           (0xFFFFUL << LPTIM\_CNT\_CNT\_Pos)            }}
\DoxyCodeLine{20276 \textcolor{preprocessor}{\#define LPTIM\_CNT\_CNT               LPTIM\_CNT\_CNT\_Msk                          }}
\DoxyCodeLine{20278 \textcolor{comment}{/******************  Bit definition for LPTIM\_CFGR2 register  *****************/}}
\DoxyCodeLine{20279 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN1SEL\_Pos      (0U)}}
\DoxyCodeLine{20280 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN1SEL\_Msk      (0x3UL << LPTIM\_CFGR2\_IN1SEL\_Pos)          }}
\DoxyCodeLine{20281 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN1SEL          LPTIM\_CFGR2\_IN1SEL\_Msk                     }}
\DoxyCodeLine{20282 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN1SEL\_0        (0x1UL << LPTIM\_CFGR2\_IN1SEL\_Pos)           }}
\DoxyCodeLine{20283 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN1SEL\_1        (0x2UL << LPTIM\_CFGR2\_IN1SEL\_Pos)           }}
\DoxyCodeLine{20284 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN2SEL\_Pos      (4U)}}
\DoxyCodeLine{20285 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN2SEL\_Msk      (0x3UL << LPTIM\_CFGR2\_IN2SEL\_Pos)          }}
\DoxyCodeLine{20286 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN2SEL          LPTIM\_CFGR2\_IN2SEL\_Msk                     }}
\DoxyCodeLine{20287 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN2SEL\_0        (0x1UL << LPTIM\_CFGR2\_IN2SEL\_Pos)           }}
\DoxyCodeLine{20288 \textcolor{preprocessor}{\#define LPTIM\_CFGR2\_IN2SEL\_1        (0x2UL << LPTIM\_CFGR2\_IN2SEL\_Pos)           }}
\DoxyCodeLine{20290 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20291 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20292 \textcolor{comment}{/*                                    OCTOSPI                                 */}}
\DoxyCodeLine{20293 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20294 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20295 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_CR register  *******************/}}
\DoxyCodeLine{20296 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_EN\_Pos              (0U)}}
\DoxyCodeLine{20297 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_EN\_Msk              (0x1UL << OCTOSPI\_CR\_EN\_Pos)             }}
\DoxyCodeLine{20298 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_EN                  OCTOSPI\_CR\_EN\_Msk                       }}
\DoxyCodeLine{20299 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_ABORT\_Pos           (1U)}}
\DoxyCodeLine{20300 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_ABORT\_Msk           (0x1UL << OCTOSPI\_CR\_ABORT\_Pos)          }}
\DoxyCodeLine{20301 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_ABORT               OCTOSPI\_CR\_ABORT\_Msk                    }}
\DoxyCodeLine{20302 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DMAEN\_Pos           (2U)}}
\DoxyCodeLine{20303 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DMAEN\_Msk           (0x1UL << OCTOSPI\_CR\_DMAEN\_Pos)          }}
\DoxyCodeLine{20304 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DMAEN               OCTOSPI\_CR\_DMAEN\_Msk                    }}
\DoxyCodeLine{20305 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCEN\_Pos            (3U)}}
\DoxyCodeLine{20306 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCEN\_Msk            (0x1UL << OCTOSPI\_CR\_TCEN\_Pos)           }}
\DoxyCodeLine{20307 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCEN                OCTOSPI\_CR\_TCEN\_Msk                     }}
\DoxyCodeLine{20308 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DQM\_Pos             (6U)}}
\DoxyCodeLine{20309 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DQM\_Msk             (0x1UL << OCTOSPI\_CR\_DQM\_Pos)            }}
\DoxyCodeLine{20310 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_DQM                 OCTOSPI\_CR\_DQM\_Msk                      }}
\DoxyCodeLine{20311 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FSEL\_Pos            (7U)}}
\DoxyCodeLine{20312 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FSEL\_Msk            (0x1UL << OCTOSPI\_CR\_FSEL\_Pos)           }}
\DoxyCodeLine{20313 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FSEL                OCTOSPI\_CR\_FSEL\_Msk                     }}
\DoxyCodeLine{20314 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTHRES\_Pos          (8U)}}
\DoxyCodeLine{20315 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTHRES\_Msk          (0x1FUL << OCTOSPI\_CR\_FTHRES\_Pos)        }}
\DoxyCodeLine{20316 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTHRES              OCTOSPI\_CR\_FTHRES\_Msk                   }}
\DoxyCodeLine{20317 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TEIE\_Pos            (16U)}}
\DoxyCodeLine{20318 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TEIE\_Msk            (0x1UL << OCTOSPI\_CR\_TEIE\_Pos)           }}
\DoxyCodeLine{20319 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TEIE                OCTOSPI\_CR\_TEIE\_Msk                     }}
\DoxyCodeLine{20320 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCIE\_Pos            (17U)}}
\DoxyCodeLine{20321 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCIE\_Msk            (0x1UL << OCTOSPI\_CR\_TCIE\_Pos)           }}
\DoxyCodeLine{20322 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TCIE                OCTOSPI\_CR\_TCIE\_Msk                     }}
\DoxyCodeLine{20323 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTIE\_Pos            (18U)}}
\DoxyCodeLine{20324 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTIE\_Msk            (0x1UL << OCTOSPI\_CR\_FTIE\_Pos)           }}
\DoxyCodeLine{20325 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FTIE                OCTOSPI\_CR\_FTIE\_Msk                     }}
\DoxyCodeLine{20326 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_SMIE\_Pos            (19U)}}
\DoxyCodeLine{20327 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_SMIE\_Msk            (0x1UL << OCTOSPI\_CR\_SMIE\_Pos)           }}
\DoxyCodeLine{20328 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_SMIE                OCTOSPI\_CR\_SMIE\_Msk                     }}
\DoxyCodeLine{20329 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TOIE\_Pos            (20U)}}
\DoxyCodeLine{20330 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TOIE\_Msk            (0x1UL << OCTOSPI\_CR\_TOIE\_Pos)           }}
\DoxyCodeLine{20331 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_TOIE                OCTOSPI\_CR\_TOIE\_Msk                     }}
\DoxyCodeLine{20332 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_APMS\_Pos            (22U)}}
\DoxyCodeLine{20333 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_APMS\_Msk            (0x1UL << OCTOSPI\_CR\_APMS\_Pos)           }}
\DoxyCodeLine{20334 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_APMS                OCTOSPI\_CR\_APMS\_Msk                     }}
\DoxyCodeLine{20335 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_PMM\_Pos             (23U)}}
\DoxyCodeLine{20336 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_PMM\_Msk             (0x1UL << OCTOSPI\_CR\_PMM\_Pos)            }}
\DoxyCodeLine{20337 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_PMM                 OCTOSPI\_CR\_PMM\_Msk                      }}
\DoxyCodeLine{20338 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FMODE\_Pos           (28U)}}
\DoxyCodeLine{20339 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FMODE\_Msk           (0x3UL << OCTOSPI\_CR\_FMODE\_Pos)          }}
\DoxyCodeLine{20340 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FMODE               OCTOSPI\_CR\_FMODE\_Msk                    }}
\DoxyCodeLine{20341 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FMODE\_0             (0x1UL << OCTOSPI\_CR\_FMODE\_Pos)          }}
\DoxyCodeLine{20342 \textcolor{preprocessor}{\#define OCTOSPI\_CR\_FMODE\_1             (0x2UL << OCTOSPI\_CR\_FMODE\_Pos)          }}
\DoxyCodeLine{20344 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_DCR1 register  ******************/}}
\DoxyCodeLine{20345 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKMODE\_Pos        (0U)}}
\DoxyCodeLine{20346 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKMODE\_Msk        (0x1UL << OCTOSPI\_DCR1\_CKMODE\_Pos)       }}
\DoxyCodeLine{20347 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKMODE            OCTOSPI\_DCR1\_CKMODE\_Msk                 }}
\DoxyCodeLine{20348 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_FRCK\_Pos          (1U)}}
\DoxyCodeLine{20349 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_FRCK\_Msk          (0x1UL << OCTOSPI\_DCR1\_FRCK\_Pos)         }}
\DoxyCodeLine{20350 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_FRCK              OCTOSPI\_DCR1\_FRCK\_Msk                   }}
\DoxyCodeLine{20351 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DLYBYP\_Pos        (3U)}}
\DoxyCodeLine{20352 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DLYBYP\_Msk        (0x1UL << OCTOSPI\_DCR1\_DLYBYP\_Pos)       }}
\DoxyCodeLine{20353 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DLYBYP            OCTOSPI\_DCR1\_DLYBYP\_Msk                 }}
\DoxyCodeLine{20354 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CSHT\_Pos          (8U)}}
\DoxyCodeLine{20355 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CSHT\_Msk          (0x7UL << OCTOSPI\_DCR1\_CSHT\_Pos)         }}
\DoxyCodeLine{20356 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CSHT              OCTOSPI\_DCR1\_CSHT\_Msk                   }}
\DoxyCodeLine{20357 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DEVSIZE\_Pos       (16U)}}
\DoxyCodeLine{20358 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DEVSIZE\_Msk       (0x1FUL << OCTOSPI\_DCR1\_DEVSIZE\_Pos)     }}
\DoxyCodeLine{20359 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_DEVSIZE           OCTOSPI\_DCR1\_DEVSIZE\_Msk                }}
\DoxyCodeLine{20360 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP\_Pos          (24U)}}
\DoxyCodeLine{20361 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP\_Msk          (0x7UL << OCTOSPI\_DCR1\_MTYP\_Pos)         }}
\DoxyCodeLine{20362 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP              OCTOSPI\_DCR1\_MTYP\_Msk                   }}
\DoxyCodeLine{20363 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP\_0            (0x1UL << OCTOSPI\_DCR1\_MTYP\_Pos)         }}
\DoxyCodeLine{20364 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP\_1            (0x2UL << OCTOSPI\_DCR1\_MTYP\_Pos)         }}
\DoxyCodeLine{20365 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_MTYP\_2            (0x4UL << OCTOSPI\_DCR1\_MTYP\_Pos)         }}
\DoxyCodeLine{20367 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{20368 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKCSHT\_Pos        (4U)}}
\DoxyCodeLine{20369 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKCSHT\_Msk        (0x7UL << OCTOSPI\_DCR1\_CKCSHT\_Pos)       }}
\DoxyCodeLine{20370 \textcolor{preprocessor}{\#define OCTOSPI\_DCR1\_CKCSHT            OCTOSPI\_DCR1\_CKCSHT\_Msk                 }}
\DoxyCodeLine{20372 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_DCR2 register  ******************/}}
\DoxyCodeLine{20373 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_PRESCALER\_Pos     (0U)}}
\DoxyCodeLine{20374 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_PRESCALER\_Msk     (0xFFUL << OCTOSPI\_DCR2\_PRESCALER\_Pos)   }}
\DoxyCodeLine{20375 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_PRESCALER         OCTOSPI\_DCR2\_PRESCALER\_Msk              }}
\DoxyCodeLine{20376 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE\_Pos      (16U)}}
\DoxyCodeLine{20377 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE\_Msk      (0x7UL << OCTOSPI\_DCR2\_WRAPSIZE\_Pos)     }}
\DoxyCodeLine{20378 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE          OCTOSPI\_DCR2\_WRAPSIZE\_Msk               }}
\DoxyCodeLine{20379 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE\_0        (0x1UL << OCTOSPI\_DCR2\_WRAPSIZE\_Pos)     }}
\DoxyCodeLine{20380 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE\_1        (0x2UL << OCTOSPI\_DCR2\_WRAPSIZE\_Pos)     }}
\DoxyCodeLine{20381 \textcolor{preprocessor}{\#define OCTOSPI\_DCR2\_WRAPSIZE\_2        (0x4UL << OCTOSPI\_DCR2\_WRAPSIZE\_Pos)     }}
\DoxyCodeLine{20383 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_DCR3 register  ******************/}}
\DoxyCodeLine{20384 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_MAXTRAN\_Pos       (0U)}}
\DoxyCodeLine{20385 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_MAXTRAN\_Msk       (0xFFUL << OCTOSPI\_DCR3\_MAXTRAN\_Pos)     }}
\DoxyCodeLine{20386 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_MAXTRAN           OCTOSPI\_DCR3\_MAXTRAN\_Msk                }}
\DoxyCodeLine{20387 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_CSBOUND\_Pos       (16U)}}
\DoxyCodeLine{20388 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_CSBOUND\_Msk       (0x1FUL << OCTOSPI\_DCR3\_CSBOUND\_Pos)     }}
\DoxyCodeLine{20389 \textcolor{preprocessor}{\#define OCTOSPI\_DCR3\_CSBOUND           OCTOSPI\_DCR3\_CSBOUND\_Msk                }}
\DoxyCodeLine{20391 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_DCR4 register  ******************/}}
\DoxyCodeLine{20392 \textcolor{preprocessor}{\#define OCTOSPI\_DCR4\_REFRESH\_Pos       (0U)}}
\DoxyCodeLine{20393 \textcolor{preprocessor}{\#define OCTOSPI\_DCR4\_REFRESH\_Msk       (0xFFFFFFFFUL << OCTOSPI\_DCR4\_REFRESH\_Pos) }}
\DoxyCodeLine{20394 \textcolor{preprocessor}{\#define OCTOSPI\_DCR4\_REFRESH           OCTOSPI\_DCR4\_REFRESH\_Msk                }}
\DoxyCodeLine{20396 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_SR register  *******************/}}
\DoxyCodeLine{20397 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TEF\_Pos             (0U)}}
\DoxyCodeLine{20398 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TEF\_Msk             (0x1UL << OCTOSPI\_SR\_TEF\_Pos)            }}
\DoxyCodeLine{20399 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TEF                 OCTOSPI\_SR\_TEF\_Msk                      }}
\DoxyCodeLine{20400 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TCF\_Pos             (1U)}}
\DoxyCodeLine{20401 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TCF\_Msk             (0x1UL << OCTOSPI\_SR\_TCF\_Pos)            }}
\DoxyCodeLine{20402 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TCF                 OCTOSPI\_SR\_TCF\_Msk                      }}
\DoxyCodeLine{20403 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FTF\_Pos             (2U)}}
\DoxyCodeLine{20404 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FTF\_Msk             (0x1UL << OCTOSPI\_SR\_FTF\_Pos)            }}
\DoxyCodeLine{20405 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FTF                 OCTOSPI\_SR\_FTF\_Msk                      }}
\DoxyCodeLine{20406 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_SMF\_Pos             (3U)}}
\DoxyCodeLine{20407 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_SMF\_Msk             (0x1UL << OCTOSPI\_SR\_SMF\_Pos)            }}
\DoxyCodeLine{20408 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_SMF                 OCTOSPI\_SR\_SMF\_Msk                      }}
\DoxyCodeLine{20409 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TOF\_Pos             (4U)}}
\DoxyCodeLine{20410 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TOF\_Msk             (0x1UL << OCTOSPI\_SR\_TOF\_Pos)            }}
\DoxyCodeLine{20411 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_TOF                 OCTOSPI\_SR\_TOF\_Msk                      }}
\DoxyCodeLine{20412 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_BUSY\_Pos            (5U)}}
\DoxyCodeLine{20413 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_BUSY\_Msk            (0x1UL << OCTOSPI\_SR\_BUSY\_Pos)           }}
\DoxyCodeLine{20414 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_BUSY                OCTOSPI\_SR\_BUSY\_Msk                     }}
\DoxyCodeLine{20415 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FLEVEL\_Pos          (8U)}}
\DoxyCodeLine{20416 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FLEVEL\_Msk          (0x3FUL << OCTOSPI\_SR\_FLEVEL\_Pos)        }}
\DoxyCodeLine{20417 \textcolor{preprocessor}{\#define OCTOSPI\_SR\_FLEVEL              OCTOSPI\_SR\_FLEVEL\_Msk                   }}
\DoxyCodeLine{20419 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_FCR register  *******************/}}
\DoxyCodeLine{20420 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTEF\_Pos           (0U)}}
\DoxyCodeLine{20421 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTEF\_Msk           (0x1UL << OCTOSPI\_FCR\_CTEF\_Pos)          }}
\DoxyCodeLine{20422 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTEF               OCTOSPI\_FCR\_CTEF\_Msk                    }}
\DoxyCodeLine{20423 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTCF\_Pos           (1U)}}
\DoxyCodeLine{20424 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTCF\_Msk           (0x1UL << OCTOSPI\_FCR\_CTCF\_Pos)          }}
\DoxyCodeLine{20425 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTCF               OCTOSPI\_FCR\_CTCF\_Msk                    }}
\DoxyCodeLine{20426 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CSMF\_Pos           (3U)}}
\DoxyCodeLine{20427 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CSMF\_Msk           (0x1UL << OCTOSPI\_FCR\_CSMF\_Pos)          }}
\DoxyCodeLine{20428 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CSMF               OCTOSPI\_FCR\_CSMF\_Msk                    }}
\DoxyCodeLine{20429 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTOF\_Pos           (4U)}}
\DoxyCodeLine{20430 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTOF\_Msk           (0x1UL << OCTOSPI\_FCR\_CTOF\_Pos)          }}
\DoxyCodeLine{20431 \textcolor{preprocessor}{\#define OCTOSPI\_FCR\_CTOF               OCTOSPI\_FCR\_CTOF\_Msk                    }}
\DoxyCodeLine{20433 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_DLR register  *******************/}}
\DoxyCodeLine{20434 \textcolor{preprocessor}{\#define OCTOSPI\_DLR\_DL\_Pos             (0U)}}
\DoxyCodeLine{20435 \textcolor{preprocessor}{\#define OCTOSPI\_DLR\_DL\_Msk             (0xFFFFFFFFUL << OCTOSPI\_DLR\_DL\_Pos)     }}
\DoxyCodeLine{20436 \textcolor{preprocessor}{\#define OCTOSPI\_DLR\_DL                 OCTOSPI\_DLR\_DL\_Msk                      }}
\DoxyCodeLine{20438 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_AR register  *******************/}}
\DoxyCodeLine{20439 \textcolor{preprocessor}{\#define OCTOSPI\_AR\_ADDRESS\_Pos         (0U)}}
\DoxyCodeLine{20440 \textcolor{preprocessor}{\#define OCTOSPI\_AR\_ADDRESS\_Msk         (0xFFFFFFFFUL << OCTOSPI\_AR\_ADDRESS\_Pos) }}
\DoxyCodeLine{20441 \textcolor{preprocessor}{\#define OCTOSPI\_AR\_ADDRESS             OCTOSPI\_AR\_ADDRESS\_Msk                  }}
\DoxyCodeLine{20443 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_DR register  *******************/}}
\DoxyCodeLine{20444 \textcolor{preprocessor}{\#define OCTOSPI\_DR\_DATA\_Pos            (0U)}}
\DoxyCodeLine{20445 \textcolor{preprocessor}{\#define OCTOSPI\_DR\_DATA\_Msk            (0xFFFFFFFFUL << OCTOSPI\_DR\_DATA\_Pos)    }}
\DoxyCodeLine{20446 \textcolor{preprocessor}{\#define OCTOSPI\_DR\_DATA                OCTOSPI\_DR\_DATA\_Msk                     }}
\DoxyCodeLine{20448 \textcolor{comment}{/***************  Bit definition for OCTOSPI\_PSMKR register  ******************/}}
\DoxyCodeLine{20449 \textcolor{preprocessor}{\#define OCTOSPI\_PSMKR\_MASK\_Pos         (0U)}}
\DoxyCodeLine{20450 \textcolor{preprocessor}{\#define OCTOSPI\_PSMKR\_MASK\_Msk         (0xFFFFFFFFUL << OCTOSPI\_PSMKR\_MASK\_Pos) }}
\DoxyCodeLine{20451 \textcolor{preprocessor}{\#define OCTOSPI\_PSMKR\_MASK             OCTOSPI\_PSMKR\_MASK\_Msk                  }}
\DoxyCodeLine{20453 \textcolor{comment}{/***************  Bit definition for OCTOSPI\_PSMAR register  ******************/}}
\DoxyCodeLine{20454 \textcolor{preprocessor}{\#define OCTOSPI\_PSMAR\_MATCH\_Pos        (0U)}}
\DoxyCodeLine{20455 \textcolor{preprocessor}{\#define OCTOSPI\_PSMAR\_MATCH\_Msk        (0xFFFFFFFFUL << OCTOSPI\_PSMAR\_MATCH\_Pos) }}
\DoxyCodeLine{20456 \textcolor{preprocessor}{\#define OCTOSPI\_PSMAR\_MATCH            OCTOSPI\_PSMAR\_MATCH\_Msk                 }}
\DoxyCodeLine{20458 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_PIR register  *******************/}}
\DoxyCodeLine{20459 \textcolor{preprocessor}{\#define OCTOSPI\_PIR\_INTERVAL\_Pos       (0U)}}
\DoxyCodeLine{20460 \textcolor{preprocessor}{\#define OCTOSPI\_PIR\_INTERVAL\_Msk       (0xFFFFUL << OCTOSPI\_PIR\_INTERVAL\_Pos)   }}
\DoxyCodeLine{20461 \textcolor{preprocessor}{\#define OCTOSPI\_PIR\_INTERVAL           OCTOSPI\_PIR\_INTERVAL\_Msk                }}
\DoxyCodeLine{20463 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_CCR register  *******************/}}
\DoxyCodeLine{20464 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE\_Pos          (0U)}}
\DoxyCodeLine{20465 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE\_Msk          (0x7UL << OCTOSPI\_CCR\_IMODE\_Pos)         }}
\DoxyCodeLine{20466 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE              OCTOSPI\_CCR\_IMODE\_Msk                   }}
\DoxyCodeLine{20467 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE\_0            (0x1UL << OCTOSPI\_CCR\_IMODE\_Pos)         }}
\DoxyCodeLine{20468 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE\_1            (0x2UL << OCTOSPI\_CCR\_IMODE\_Pos)         }}
\DoxyCodeLine{20469 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IMODE\_2            (0x4UL << OCTOSPI\_CCR\_IMODE\_Pos)         }}
\DoxyCodeLine{20470 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IDTR\_Pos           (3U)}}
\DoxyCodeLine{20471 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IDTR\_Msk           (0x1UL << OCTOSPI\_CCR\_IDTR\_Pos)          }}
\DoxyCodeLine{20472 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_IDTR               OCTOSPI\_CCR\_IDTR\_Msk                    }}
\DoxyCodeLine{20473 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ISIZE\_Pos          (4U)}}
\DoxyCodeLine{20474 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ISIZE\_Msk          (0x3UL << OCTOSPI\_CCR\_ISIZE\_Pos)         }}
\DoxyCodeLine{20475 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ISIZE              OCTOSPI\_CCR\_ISIZE\_Msk                   }}
\DoxyCodeLine{20476 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ISIZE\_0            (0x1UL << OCTOSPI\_CCR\_ISIZE\_Pos)         }}
\DoxyCodeLine{20477 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ISIZE\_1            (0x2UL << OCTOSPI\_CCR\_ISIZE\_Pos)         }}
\DoxyCodeLine{20478 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE\_Pos         (8U)}}
\DoxyCodeLine{20479 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE\_Msk         (0x7UL << OCTOSPI\_CCR\_ADMODE\_Pos)        }}
\DoxyCodeLine{20480 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE             OCTOSPI\_CCR\_ADMODE\_Msk                  }}
\DoxyCodeLine{20481 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE\_0           (0x1UL << OCTOSPI\_CCR\_ADMODE\_Pos)        }}
\DoxyCodeLine{20482 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE\_1           (0x2UL << OCTOSPI\_CCR\_ADMODE\_Pos)        }}
\DoxyCodeLine{20483 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADMODE\_2           (0x4UL << OCTOSPI\_CCR\_ADMODE\_Pos)        }}
\DoxyCodeLine{20484 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADDTR\_Pos          (11U)}}
\DoxyCodeLine{20485 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADDTR\_Msk          (0x1UL << OCTOSPI\_CCR\_ADDTR\_Pos)         }}
\DoxyCodeLine{20486 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADDTR              OCTOSPI\_CCR\_ADDTR\_Msk                   }}
\DoxyCodeLine{20487 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADSIZE\_Pos         (12U)}}
\DoxyCodeLine{20488 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADSIZE\_Msk         (0x3UL << OCTOSPI\_CCR\_ADSIZE\_Pos)        }}
\DoxyCodeLine{20489 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADSIZE             OCTOSPI\_CCR\_ADSIZE\_Msk                  }}
\DoxyCodeLine{20490 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADSIZE\_0           (0x1UL << OCTOSPI\_CCR\_ADSIZE\_Pos)        }}
\DoxyCodeLine{20491 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ADSIZE\_1           (0x2UL << OCTOSPI\_CCR\_ADSIZE\_Pos)        }}
\DoxyCodeLine{20492 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE\_Pos         (16U)}}
\DoxyCodeLine{20493 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE\_Msk         (0x7UL << OCTOSPI\_CCR\_ABMODE\_Pos)        }}
\DoxyCodeLine{20494 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE             OCTOSPI\_CCR\_ABMODE\_Msk                  }}
\DoxyCodeLine{20495 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE\_0           (0x1UL << OCTOSPI\_CCR\_ABMODE\_Pos)        }}
\DoxyCodeLine{20496 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE\_1           (0x2UL << OCTOSPI\_CCR\_ABMODE\_Pos)        }}
\DoxyCodeLine{20497 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABMODE\_2           (0x4UL << OCTOSPI\_CCR\_ABMODE\_Pos)        }}
\DoxyCodeLine{20498 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABDTR\_Pos          (19U)}}
\DoxyCodeLine{20499 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABDTR\_Msk          (0x1UL << OCTOSPI\_CCR\_ABDTR\_Pos)         }}
\DoxyCodeLine{20500 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABDTR              OCTOSPI\_CCR\_ABDTR\_Msk                   }}
\DoxyCodeLine{20501 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABSIZE\_Pos         (20U)}}
\DoxyCodeLine{20502 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABSIZE\_Msk         (0x3UL << OCTOSPI\_CCR\_ABSIZE\_Pos)        }}
\DoxyCodeLine{20503 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABSIZE             OCTOSPI\_CCR\_ABSIZE\_Msk                  }}
\DoxyCodeLine{20504 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABSIZE\_0           (0x1UL << OCTOSPI\_CCR\_ABSIZE\_Pos)        }}
\DoxyCodeLine{20505 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_ABSIZE\_1           (0x2UL << OCTOSPI\_CCR\_ABSIZE\_Pos)        }}
\DoxyCodeLine{20506 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE\_Pos          (24U)}}
\DoxyCodeLine{20507 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE\_Msk          (0x7UL << OCTOSPI\_CCR\_DMODE\_Pos)         }}
\DoxyCodeLine{20508 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE              OCTOSPI\_CCR\_DMODE\_Msk                   }}
\DoxyCodeLine{20509 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE\_0            (0x1UL << OCTOSPI\_CCR\_DMODE\_Pos)         }}
\DoxyCodeLine{20510 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE\_1            (0x2UL << OCTOSPI\_CCR\_DMODE\_Pos)         }}
\DoxyCodeLine{20511 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DMODE\_2            (0x4UL << OCTOSPI\_CCR\_DMODE\_Pos)         }}
\DoxyCodeLine{20512 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DDTR\_Pos           (27U)}}
\DoxyCodeLine{20513 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DDTR\_Msk           (0x1UL << OCTOSPI\_CCR\_DDTR\_Pos)          }}
\DoxyCodeLine{20514 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DDTR               OCTOSPI\_CCR\_DDTR\_Msk                    }}
\DoxyCodeLine{20515 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DQSE\_Pos           (29U)}}
\DoxyCodeLine{20516 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DQSE\_Msk           (0x1UL << OCTOSPI\_CCR\_DQSE\_Pos)          }}
\DoxyCodeLine{20517 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_DQSE               OCTOSPI\_CCR\_DQSE\_Msk                    }}
\DoxyCodeLine{20518 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_SIOO\_Pos           (31U)}}
\DoxyCodeLine{20519 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_SIOO\_Msk           (0x1UL << OCTOSPI\_CCR\_SIOO\_Pos)          }}
\DoxyCodeLine{20520 \textcolor{preprocessor}{\#define OCTOSPI\_CCR\_SIOO               OCTOSPI\_CCR\_SIOO\_Msk                    }}
\DoxyCodeLine{20522 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_TCR register  *******************/}}
\DoxyCodeLine{20523 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DCYC\_Pos           (0U)}}
\DoxyCodeLine{20524 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DCYC\_Msk           (0x1FUL << OCTOSPI\_TCR\_DCYC\_Pos)         }}
\DoxyCodeLine{20525 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DCYC               OCTOSPI\_TCR\_DCYC\_Msk                    }}
\DoxyCodeLine{20526 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DHQC\_Pos           (28U)}}
\DoxyCodeLine{20527 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DHQC\_Msk           (0x1UL << OCTOSPI\_TCR\_DHQC\_Pos)          }}
\DoxyCodeLine{20528 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_DHQC               OCTOSPI\_TCR\_DHQC\_Msk                    }}
\DoxyCodeLine{20529 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_SSHIFT\_Pos         (30U)}}
\DoxyCodeLine{20530 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_SSHIFT\_Msk         (0x1UL << OCTOSPI\_TCR\_SSHIFT\_Pos)        }}
\DoxyCodeLine{20531 \textcolor{preprocessor}{\#define OCTOSPI\_TCR\_SSHIFT             OCTOSPI\_TCR\_SSHIFT\_Msk                  }}
\DoxyCodeLine{20533 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_IR register  *******************/}}
\DoxyCodeLine{20534 \textcolor{preprocessor}{\#define OCTOSPI\_IR\_INSTRUCTION\_Pos     (0U)}}
\DoxyCodeLine{20535 \textcolor{preprocessor}{\#define OCTOSPI\_IR\_INSTRUCTION\_Msk     (0xFFFFFFFFUL << OCTOSPI\_IR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{20536 \textcolor{preprocessor}{\#define OCTOSPI\_IR\_INSTRUCTION         OCTOSPI\_IR\_INSTRUCTION\_Msk              }}
\DoxyCodeLine{20538 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_ABR register  *******************/}}
\DoxyCodeLine{20539 \textcolor{preprocessor}{\#define OCTOSPI\_ABR\_ALTERNATE\_Pos      (0U)}}
\DoxyCodeLine{20540 \textcolor{preprocessor}{\#define OCTOSPI\_ABR\_ALTERNATE\_Msk      (0xFFFFFFFFUL << OCTOSPI\_ABR\_ALTERNATE\_Pos) }}
\DoxyCodeLine{20541 \textcolor{preprocessor}{\#define OCTOSPI\_ABR\_ALTERNATE          OCTOSPI\_ABR\_ALTERNATE\_Msk               }}
\DoxyCodeLine{20543 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_LPTR register  ******************/}}
\DoxyCodeLine{20544 \textcolor{preprocessor}{\#define OCTOSPI\_LPTR\_TIMEOUT\_Pos       (0U)}}
\DoxyCodeLine{20545 \textcolor{preprocessor}{\#define OCTOSPI\_LPTR\_TIMEOUT\_Msk       (0xFFFFUL << OCTOSPI\_LPTR\_TIMEOUT\_Pos)   }}
\DoxyCodeLine{20546 \textcolor{preprocessor}{\#define OCTOSPI\_LPTR\_TIMEOUT           OCTOSPI\_LPTR\_TIMEOUT\_Msk                }}
\DoxyCodeLine{20548 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WPCCR register  *******************/}}
\DoxyCodeLine{20549 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE\_Pos        (0U)}}
\DoxyCodeLine{20550 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE\_Msk        (0x7UL << OCTOSPI\_WPCCR\_IMODE\_Pos)       }}
\DoxyCodeLine{20551 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE            OCTOSPI\_WPCCR\_IMODE\_Msk                 }}
\DoxyCodeLine{20552 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE\_0          (0x1UL << OCTOSPI\_WPCCR\_IMODE\_Pos)       }}
\DoxyCodeLine{20553 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE\_1          (0x2UL << OCTOSPI\_WPCCR\_IMODE\_Pos)       }}
\DoxyCodeLine{20554 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IMODE\_2          (0x4UL << OCTOSPI\_WPCCR\_IMODE\_Pos)       }}
\DoxyCodeLine{20555 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IDTR\_Pos         (3U)}}
\DoxyCodeLine{20556 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IDTR\_Msk         (0x1UL << OCTOSPI\_WPCCR\_IDTR\_Pos)        }}
\DoxyCodeLine{20557 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_IDTR             OCTOSPI\_WPCCR\_IDTR\_Msk                  }}
\DoxyCodeLine{20558 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ISIZE\_Pos        (4U)}}
\DoxyCodeLine{20559 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ISIZE\_Msk        (0x3UL << OCTOSPI\_WPCCR\_ISIZE\_Pos)       }}
\DoxyCodeLine{20560 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ISIZE            OCTOSPI\_WPCCR\_ISIZE\_Msk                 }}
\DoxyCodeLine{20561 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ISIZE\_0          (0x1UL << OCTOSPI\_WPCCR\_ISIZE\_Pos)       }}
\DoxyCodeLine{20562 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ISIZE\_1          (0x2UL << OCTOSPI\_WPCCR\_ISIZE\_Pos)       }}
\DoxyCodeLine{20563 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE\_Pos       (8U)}}
\DoxyCodeLine{20564 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE\_Msk       (0x7UL << OCTOSPI\_WPCCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{20565 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE           OCTOSPI\_WPCCR\_ADMODE\_Msk                }}
\DoxyCodeLine{20566 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE\_0         (0x1UL << OCTOSPI\_WPCCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{20567 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE\_1         (0x2UL << OCTOSPI\_WPCCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{20568 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADMODE\_2         (0x4UL << OCTOSPI\_WPCCR\_ADMODE\_Pos)      }}
\DoxyCodeLine{20569 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADDTR\_Pos        (11U)}}
\DoxyCodeLine{20570 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADDTR\_Msk        (0x1UL << OCTOSPI\_WPCCR\_ADDTR\_Pos)       }}
\DoxyCodeLine{20571 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADDTR            OCTOSPI\_WPCCR\_ADDTR\_Msk                 }}
\DoxyCodeLine{20572 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADSIZE\_Pos       (12U)}}
\DoxyCodeLine{20573 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADSIZE\_Msk       (0x3UL << OCTOSPI\_WPCCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{20574 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADSIZE           OCTOSPI\_WPCCR\_ADSIZE\_Msk                }}
\DoxyCodeLine{20575 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADSIZE\_0         (0x1UL << OCTOSPI\_WPCCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{20576 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ADSIZE\_1         (0x2UL << OCTOSPI\_WPCCR\_ADSIZE\_Pos)      }}
\DoxyCodeLine{20577 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE\_Pos       (16U)}}
\DoxyCodeLine{20578 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE\_Msk       (0x7UL << OCTOSPI\_WPCCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{20579 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE           OCTOSPI\_WPCCR\_ABMODE\_Msk                }}
\DoxyCodeLine{20580 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE\_0         (0x1UL << OCTOSPI\_WPCCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{20581 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE\_1         (0x2UL << OCTOSPI\_WPCCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{20582 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABMODE\_2         (0x4UL << OCTOSPI\_WPCCR\_ABMODE\_Pos)      }}
\DoxyCodeLine{20583 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABDTR\_Pos        (19U)}}
\DoxyCodeLine{20584 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABDTR\_Msk        (0x1UL << OCTOSPI\_WPCCR\_ABDTR\_Pos)       }}
\DoxyCodeLine{20585 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABDTR            OCTOSPI\_WPCCR\_ABDTR\_Msk                 }}
\DoxyCodeLine{20586 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABSIZE\_Pos       (20U)}}
\DoxyCodeLine{20587 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABSIZE\_Msk       (0x3UL << OCTOSPI\_WPCCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{20588 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABSIZE           OCTOSPI\_WPCCR\_ABSIZE\_Msk                }}
\DoxyCodeLine{20589 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABSIZE\_0         (0x1UL << OCTOSPI\_WPCCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{20590 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_ABSIZE\_1         (0x2UL << OCTOSPI\_WPCCR\_ABSIZE\_Pos)      }}
\DoxyCodeLine{20591 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE\_Pos        (24U)}}
\DoxyCodeLine{20592 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE\_Msk        (0x7UL << OCTOSPI\_WPCCR\_DMODE\_Pos)       }}
\DoxyCodeLine{20593 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE            OCTOSPI\_WPCCR\_DMODE\_Msk                 }}
\DoxyCodeLine{20594 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE\_0          (0x1UL << OCTOSPI\_WPCCR\_DMODE\_Pos)       }}
\DoxyCodeLine{20595 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE\_1          (0x2UL << OCTOSPI\_WPCCR\_DMODE\_Pos)       }}
\DoxyCodeLine{20596 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DMODE\_2          (0x4UL << OCTOSPI\_WPCCR\_DMODE\_Pos)       }}
\DoxyCodeLine{20597 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DDTR\_Pos         (27U)}}
\DoxyCodeLine{20598 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DDTR\_Msk         (0x1UL << OCTOSPI\_WPCCR\_DDTR\_Pos)        }}
\DoxyCodeLine{20599 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DDTR             OCTOSPI\_WPCCR\_DDTR\_Msk                  }}
\DoxyCodeLine{20600 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DQSE\_Pos         (29U)}}
\DoxyCodeLine{20601 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DQSE\_Msk         (0x1UL << OCTOSPI\_WPCCR\_DQSE\_Pos)        }}
\DoxyCodeLine{20602 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_DQSE             OCTOSPI\_WPCCR\_DQSE\_Msk                  }}
\DoxyCodeLine{20603 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_SIOO\_Pos         (31U)}}
\DoxyCodeLine{20604 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_SIOO\_Msk         (0x1UL << OCTOSPI\_WPCCR\_SIOO\_Pos)        }}
\DoxyCodeLine{20605 \textcolor{preprocessor}{\#define OCTOSPI\_WPCCR\_SIOO             OCTOSPI\_WPCCR\_SIOO\_Msk                  }}
\DoxyCodeLine{20607 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WPTCR register  *******************/}}
\DoxyCodeLine{20608 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DCYC\_Pos         (0U)}}
\DoxyCodeLine{20609 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DCYC\_Msk         (0x1FUL << OCTOSPI\_WPTCR\_DCYC\_Pos)       }}
\DoxyCodeLine{20610 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DCYC             OCTOSPI\_WPTCR\_DCYC\_Msk                  }}
\DoxyCodeLine{20611 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DHQC\_Pos         (28U)}}
\DoxyCodeLine{20612 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DHQC\_Msk         (0x1UL << OCTOSPI\_WPTCR\_DHQC\_Pos)        }}
\DoxyCodeLine{20613 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_DHQC             OCTOSPI\_WPTCR\_DHQC\_Msk                  }}
\DoxyCodeLine{20614 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_SSHIFT\_Pos       (30U)}}
\DoxyCodeLine{20615 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_SSHIFT\_Msk       (0x1UL << OCTOSPI\_WPTCR\_SSHIFT\_Pos)      }}
\DoxyCodeLine{20616 \textcolor{preprocessor}{\#define OCTOSPI\_WPTCR\_SSHIFT           OCTOSPI\_WPTCR\_SSHIFT\_Msk                }}
\DoxyCodeLine{20618 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_WPIR register  *******************/}}
\DoxyCodeLine{20619 \textcolor{preprocessor}{\#define OCTOSPI\_WPIR\_INSTRUCTION\_Pos   (0U)}}
\DoxyCodeLine{20620 \textcolor{preprocessor}{\#define OCTOSPI\_WPIR\_INSTRUCTION\_Msk   (0xFFFFFFFFUL << OCTOSPI\_WPIR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{20621 \textcolor{preprocessor}{\#define OCTOSPI\_WPIR\_INSTRUCTION       OCTOSPI\_WPIR\_INSTRUCTION\_Msk            }}
\DoxyCodeLine{20623 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WPABR register  *******************/}}
\DoxyCodeLine{20624 \textcolor{preprocessor}{\#define OCTOSPI\_WPABR\_ALTERNATE\_Pos    (0U)}}
\DoxyCodeLine{20625 \textcolor{preprocessor}{\#define OCTOSPI\_WPABR\_ALTERNATE\_Msk    (0xFFFFFFFFUL << OCTOSPI\_WPABR\_ALTERNATE\_Pos) }}
\DoxyCodeLine{20626 \textcolor{preprocessor}{\#define OCTOSPI\_WPABR\_ALTERNATE        OCTOSPI\_WPABR\_ALTERNATE\_Msk             }}
\DoxyCodeLine{20628 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WCCR register  ******************/}}
\DoxyCodeLine{20629 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE\_Pos         (0U)}}
\DoxyCodeLine{20630 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE\_Msk         (0x7UL << OCTOSPI\_WCCR\_IMODE\_Pos)        }}
\DoxyCodeLine{20631 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE             OCTOSPI\_WCCR\_IMODE\_Msk                  }}
\DoxyCodeLine{20632 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE\_0           (0x1UL << OCTOSPI\_WCCR\_IMODE\_Pos)        }}
\DoxyCodeLine{20633 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE\_1           (0x2UL << OCTOSPI\_WCCR\_IMODE\_Pos)        }}
\DoxyCodeLine{20634 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IMODE\_2           (0x4UL << OCTOSPI\_WCCR\_IMODE\_Pos)        }}
\DoxyCodeLine{20635 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IDTR\_Pos          (3U)}}
\DoxyCodeLine{20636 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IDTR\_Msk          (0x1UL << OCTOSPI\_WCCR\_IDTR\_Pos)         }}
\DoxyCodeLine{20637 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_IDTR              OCTOSPI\_WCCR\_IDTR\_Msk                   }}
\DoxyCodeLine{20638 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ISIZE\_Pos         (4U)}}
\DoxyCodeLine{20639 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ISIZE\_Msk         (0x3UL << OCTOSPI\_WCCR\_ISIZE\_Pos)        }}
\DoxyCodeLine{20640 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ISIZE             OCTOSPI\_WCCR\_ISIZE\_Msk                  }}
\DoxyCodeLine{20641 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ISIZE\_0           (0x1UL << OCTOSPI\_WCCR\_ISIZE\_Pos)        }}
\DoxyCodeLine{20642 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ISIZE\_1           (0x2UL << OCTOSPI\_WCCR\_ISIZE\_Pos)        }}
\DoxyCodeLine{20643 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE\_Pos        (8U)}}
\DoxyCodeLine{20644 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE\_Msk        (0x7UL << OCTOSPI\_WCCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{20645 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE            OCTOSPI\_WCCR\_ADMODE\_Msk                 }}
\DoxyCodeLine{20646 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE\_0          (0x1UL << OCTOSPI\_WCCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{20647 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE\_1          (0x2UL << OCTOSPI\_WCCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{20648 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADMODE\_2          (0x4UL << OCTOSPI\_WCCR\_ADMODE\_Pos)       }}
\DoxyCodeLine{20649 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADDTR\_Pos         (11U)}}
\DoxyCodeLine{20650 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADDTR\_Msk         (0x1UL << OCTOSPI\_WCCR\_ADDTR\_Pos)        }}
\DoxyCodeLine{20651 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADDTR             OCTOSPI\_WCCR\_ADDTR\_Msk                  }}
\DoxyCodeLine{20652 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADSIZE\_Pos        (12U)}}
\DoxyCodeLine{20653 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADSIZE\_Msk        (0x3UL << OCTOSPI\_WCCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{20654 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADSIZE            OCTOSPI\_WCCR\_ADSIZE\_Msk                 }}
\DoxyCodeLine{20655 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADSIZE\_0          (0x1UL << OCTOSPI\_WCCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{20656 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ADSIZE\_1          (0x2UL << OCTOSPI\_WCCR\_ADSIZE\_Pos)       }}
\DoxyCodeLine{20657 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE\_Pos        (16U)}}
\DoxyCodeLine{20658 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE\_Msk        (0x7UL << OCTOSPI\_WCCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{20659 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE            OCTOSPI\_WCCR\_ABMODE\_Msk                 }}
\DoxyCodeLine{20660 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE\_0          (0x1UL << OCTOSPI\_WCCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{20661 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE\_1          (0x2UL << OCTOSPI\_WCCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{20662 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABMODE\_2          (0x4UL << OCTOSPI\_WCCR\_ABMODE\_Pos)       }}
\DoxyCodeLine{20663 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABDTR\_Pos         (19U)}}
\DoxyCodeLine{20664 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABDTR\_Msk         (0x1UL << OCTOSPI\_WCCR\_ABDTR\_Pos)        }}
\DoxyCodeLine{20665 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABDTR             OCTOSPI\_WCCR\_ABDTR\_Msk                  }}
\DoxyCodeLine{20666 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABSIZE\_Pos        (20U)}}
\DoxyCodeLine{20667 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABSIZE\_Msk        (0x3UL << OCTOSPI\_WCCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{20668 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABSIZE            OCTOSPI\_WCCR\_ABSIZE\_Msk                 }}
\DoxyCodeLine{20669 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABSIZE\_0          (0x1UL << OCTOSPI\_WCCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{20670 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_ABSIZE\_1          (0x2UL << OCTOSPI\_WCCR\_ABSIZE\_Pos)       }}
\DoxyCodeLine{20671 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE\_Pos         (24U)}}
\DoxyCodeLine{20672 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE\_Msk         (0x7UL << OCTOSPI\_WCCR\_DMODE\_Pos)        }}
\DoxyCodeLine{20673 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE             OCTOSPI\_WCCR\_DMODE\_Msk                  }}
\DoxyCodeLine{20674 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE\_0           (0x1UL << OCTOSPI\_WCCR\_DMODE\_Pos)        }}
\DoxyCodeLine{20675 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE\_1           (0x2UL << OCTOSPI\_WCCR\_DMODE\_Pos)        }}
\DoxyCodeLine{20676 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DMODE\_2           (0x4UL << OCTOSPI\_WCCR\_DMODE\_Pos)        }}
\DoxyCodeLine{20677 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DDTR\_Pos          (27U)}}
\DoxyCodeLine{20678 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DDTR\_Msk          (0x1UL << OCTOSPI\_WCCR\_DDTR\_Pos)         }}
\DoxyCodeLine{20679 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DDTR              OCTOSPI\_WCCR\_DDTR\_Msk                   }}
\DoxyCodeLine{20680 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DQSE\_Pos          (29U)}}
\DoxyCodeLine{20681 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DQSE\_Msk          (0x1UL << OCTOSPI\_WCCR\_DQSE\_Pos)         }}
\DoxyCodeLine{20682 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_DQSE              OCTOSPI\_WCCR\_DQSE\_Msk                   }}
\DoxyCodeLine{20683 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_SIOO\_Pos          (31U)}}
\DoxyCodeLine{20684 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_SIOO\_Msk          (0x1UL << OCTOSPI\_WCCR\_SIOO\_Pos)         }}
\DoxyCodeLine{20685 \textcolor{preprocessor}{\#define OCTOSPI\_WCCR\_SIOO              OCTOSPI\_WCCR\_SIOO\_Msk                   }}
\DoxyCodeLine{20687 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WTCR register  ******************/}}
\DoxyCodeLine{20688 \textcolor{preprocessor}{\#define OCTOSPI\_WTCR\_DCYC\_Pos          (0U)}}
\DoxyCodeLine{20689 \textcolor{preprocessor}{\#define OCTOSPI\_WTCR\_DCYC\_Msk          (0x1FUL << OCTOSPI\_WTCR\_DCYC\_Pos)        }}
\DoxyCodeLine{20690 \textcolor{preprocessor}{\#define OCTOSPI\_WTCR\_DCYC              OCTOSPI\_WTCR\_DCYC\_Msk                   }}
\DoxyCodeLine{20692 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WIR register  *******************/}}
\DoxyCodeLine{20693 \textcolor{preprocessor}{\#define OCTOSPI\_WIR\_INSTRUCTION\_Pos    (0U)}}
\DoxyCodeLine{20694 \textcolor{preprocessor}{\#define OCTOSPI\_WIR\_INSTRUCTION\_Msk    (0xFFFFFFFFUL << OCTOSPI\_WIR\_INSTRUCTION\_Pos) }}
\DoxyCodeLine{20695 \textcolor{preprocessor}{\#define OCTOSPI\_WIR\_INSTRUCTION        OCTOSPI\_WIR\_INSTRUCTION\_Msk             }}
\DoxyCodeLine{20697 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_WABR register  ******************/}}
\DoxyCodeLine{20698 \textcolor{preprocessor}{\#define OCTOSPI\_WABR\_ALTERNATE\_Pos     (0U)}}
\DoxyCodeLine{20699 \textcolor{preprocessor}{\#define OCTOSPI\_WABR\_ALTERNATE\_Msk     (0xFFFFFFFFUL << OCTOSPI\_WABR\_ALTERNATE\_Pos) }}
\DoxyCodeLine{20700 \textcolor{preprocessor}{\#define OCTOSPI\_WABR\_ALTERNATE         OCTOSPI\_WABR\_ALTERNATE\_Msk              }}
\DoxyCodeLine{20702 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_HLCR register  ******************/}}
\DoxyCodeLine{20703 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_LM\_Pos            (0U)}}
\DoxyCodeLine{20704 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_LM\_Msk            (0x1UL << OCTOSPI\_HLCR\_LM\_Pos)           }}
\DoxyCodeLine{20705 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_LM                OCTOSPI\_HLCR\_LM\_Msk                     }}
\DoxyCodeLine{20706 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_WZL\_Pos           (1U)}}
\DoxyCodeLine{20707 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_WZL\_Msk           (0x1UL << OCTOSPI\_HLCR\_WZL\_Pos)          }}
\DoxyCodeLine{20708 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_WZL               OCTOSPI\_HLCR\_WZL\_Msk                    }}
\DoxyCodeLine{20709 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TACC\_Pos          (8U)}}
\DoxyCodeLine{20710 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TACC\_Msk          (0xFFUL << OCTOSPI\_HLCR\_TACC\_Pos)        }}
\DoxyCodeLine{20711 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TACC              OCTOSPI\_HLCR\_TACC\_Msk                   }}
\DoxyCodeLine{20712 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TRWR\_Pos          (16U)}}
\DoxyCodeLine{20713 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TRWR\_Msk          (0xFFUL << OCTOSPI\_HLCR\_TRWR\_Pos)        }}
\DoxyCodeLine{20714 \textcolor{preprocessor}{\#define OCTOSPI\_HLCR\_TRWR              OCTOSPI\_HLCR\_TRWR\_Msk                   }}
\DoxyCodeLine{20716 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_VER register  *******************/}}
\DoxyCodeLine{20717 \textcolor{preprocessor}{\#define OCTOSPI\_VER\_VER\_Pos            (0U)}}
\DoxyCodeLine{20718 \textcolor{preprocessor}{\#define OCTOSPI\_VER\_VER\_Msk            (0xFFUL << OCTOSPI\_VER\_VER\_Pos)          }}
\DoxyCodeLine{20719 \textcolor{preprocessor}{\#define OCTOSPI\_VER\_VER                OCTOSPI\_VER\_VER\_Msk                     }}
\DoxyCodeLine{20721 \textcolor{comment}{/*****************  Bit definition for OCTOSPI\_ID register  *******************/}}
\DoxyCodeLine{20722 \textcolor{preprocessor}{\#define OCTOSPI\_ID\_ID\_Pos              (0U)}}
\DoxyCodeLine{20723 \textcolor{preprocessor}{\#define OCTOSPI\_ID\_ID\_Msk              (0xFFFFFFFFUL << OCTOSPI\_ID\_ID\_Pos)      }}
\DoxyCodeLine{20724 \textcolor{preprocessor}{\#define OCTOSPI\_ID\_ID                  OCTOSPI\_ID\_ID\_Msk                       }}
\DoxyCodeLine{20726 \textcolor{comment}{/****************  Bit definition for OCTOSPI\_MID register  *******************/}}
\DoxyCodeLine{20727 \textcolor{preprocessor}{\#define OCTOSPI\_MID\_MID\_Pos            (0U)}}
\DoxyCodeLine{20728 \textcolor{preprocessor}{\#define OCTOSPI\_MID\_MID\_Msk            (0xFFFFFFFFUL << OCTOSPI\_MID\_MID\_Pos)    }}
\DoxyCodeLine{20729 \textcolor{preprocessor}{\#define OCTOSPI\_MID\_MID                OCTOSPI\_MID\_MID\_Msk                     }}
\DoxyCodeLine{20731 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20732 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20733 \textcolor{comment}{/*                                  OCTOSPIM                                  */}}
\DoxyCodeLine{20734 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20735 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20736 }
\DoxyCodeLine{20737 \textcolor{comment}{/***************  Bit definition for OCTOSPIM\_CR register  ********************/}}
\DoxyCodeLine{20738 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_MUXEN\_Pos          (0U)}}
\DoxyCodeLine{20739 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_MUXEN\_Msk          (0x1UL << OCTOSPIM\_CR\_MUXEN\_Pos)        }}
\DoxyCodeLine{20740 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_MUXEN              OCTOSPIM\_CR\_MUXEN\_Msk                   }}
\DoxyCodeLine{20741 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_REQ2ACK\_TIME\_Pos   (16U)}}
\DoxyCodeLine{20742 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_REQ2ACK\_TIME\_Msk   (0xFFUL << OCTOSPIM\_CR\_REQ2ACK\_TIME\_Pos)}}
\DoxyCodeLine{20743 \textcolor{preprocessor}{\#define OCTOSPIM\_CR\_REQ2ACK\_TIME       OCTOSPIM\_CR\_REQ2ACK\_TIME\_Msk            }}
\DoxyCodeLine{20745 \textcolor{comment}{/***************  Bit definition for OCTOSPIM\_PCR register  *******************/}}
\DoxyCodeLine{20746 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKEN\_Pos         (0U)}}
\DoxyCodeLine{20747 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKEN\_Msk         (0x1UL << OCTOSPIM\_PCR\_CLKEN\_Pos)        }}
\DoxyCodeLine{20748 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKEN             OCTOSPIM\_PCR\_CLKEN\_Msk                   }}
\DoxyCodeLine{20749 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKSRC\_Pos        (1U)}}
\DoxyCodeLine{20750 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKSRC\_Msk        (0x1UL << OCTOSPIM\_PCR\_CLKSRC\_Pos)       }}
\DoxyCodeLine{20751 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_CLKSRC            OCTOSPIM\_PCR\_CLKSRC\_Msk                  }}
\DoxyCodeLine{20752 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSEN\_Pos         (4U)}}
\DoxyCodeLine{20753 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSEN\_Msk         (0x1UL << OCTOSPIM\_PCR\_DQSEN\_Pos)        }}
\DoxyCodeLine{20754 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSEN             OCTOSPIM\_PCR\_DQSEN\_Msk                   }}
\DoxyCodeLine{20755 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSSRC\_Pos        (5U)}}
\DoxyCodeLine{20756 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSSRC\_Msk        (0x1UL << OCTOSPIM\_PCR\_DQSSRC\_Pos)       }}
\DoxyCodeLine{20757 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_DQSSRC            OCTOSPIM\_PCR\_DQSSRC\_Msk                  }}
\DoxyCodeLine{20758 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSEN\_Pos         (8U)}}
\DoxyCodeLine{20759 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSEN\_Msk         (0x1UL << OCTOSPIM\_PCR\_NCSEN\_Pos)        }}
\DoxyCodeLine{20760 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSEN             OCTOSPIM\_PCR\_NCSEN\_Msk                   }}
\DoxyCodeLine{20761 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSSRC\_Pos        (9U)}}
\DoxyCodeLine{20762 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSSRC\_Msk        (0x1UL << OCTOSPIM\_PCR\_NCSSRC\_Pos)       }}
\DoxyCodeLine{20763 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_NCSSRC            OCTOSPIM\_PCR\_NCSSRC\_Msk                  }}
\DoxyCodeLine{20764 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLEN\_Pos         (16U)}}
\DoxyCodeLine{20765 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLEN\_Msk         (0x1UL << OCTOSPIM\_PCR\_IOLEN\_Pos)        }}
\DoxyCodeLine{20766 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLEN             OCTOSPIM\_PCR\_IOLEN\_Msk                   }}
\DoxyCodeLine{20767 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLSRC\_Pos        (17U)}}
\DoxyCodeLine{20768 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLSRC\_Msk        (0x3UL << OCTOSPIM\_PCR\_IOLSRC\_Pos)       }}
\DoxyCodeLine{20769 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLSRC            OCTOSPIM\_PCR\_IOLSRC\_Msk                  }}
\DoxyCodeLine{20770 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLSRC\_0          (0x1UL << OCTOSPIM\_PCR\_IOLSRC\_Pos)       }}
\DoxyCodeLine{20771 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOLSRC\_1          (0x2UL << OCTOSPIM\_PCR\_IOLSRC\_Pos)       }}
\DoxyCodeLine{20772 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHEN\_Pos         (24U)}}
\DoxyCodeLine{20773 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHEN\_Msk         (0x1UL << OCTOSPIM\_PCR\_IOHEN\_Pos)        }}
\DoxyCodeLine{20774 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHEN             OCTOSPIM\_PCR\_IOHEN\_Msk                   }}
\DoxyCodeLine{20775 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHSRC\_Pos        (25U)}}
\DoxyCodeLine{20776 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHSRC\_Msk        (0x3UL << OCTOSPIM\_PCR\_IOHSRC\_Pos)       }}
\DoxyCodeLine{20777 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHSRC            OCTOSPIM\_PCR\_IOHSRC\_Msk                  }}
\DoxyCodeLine{20778 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHSRC\_0          (0x1UL << OCTOSPIM\_PCR\_IOHSRC\_Pos)       }}
\DoxyCodeLine{20779 \textcolor{preprocessor}{\#define OCTOSPIM\_PCR\_IOHSRC\_1          (0x2UL << OCTOSPIM\_PCR\_IOHSRC\_Pos)       }}
\DoxyCodeLine{20780 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20781 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20782 \textcolor{comment}{/*                      Analog Comparators (COMP)                             */}}
\DoxyCodeLine{20783 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20784 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20785 }
\DoxyCodeLine{20786 \textcolor{comment}{/*******************  Bit definition for COMP\_SR register  ********************/}}
\DoxyCodeLine{20787 \textcolor{preprocessor}{\#define COMP\_SR\_C1VAL\_Pos            (0U)}}
\DoxyCodeLine{20788 \textcolor{preprocessor}{\#define COMP\_SR\_C1VAL\_Msk            (0x1UL << COMP\_SR\_C1VAL\_Pos)              }}
\DoxyCodeLine{20789 \textcolor{preprocessor}{\#define COMP\_SR\_C1VAL                COMP\_SR\_C1VAL\_Msk}}
\DoxyCodeLine{20790 \textcolor{preprocessor}{\#define COMP\_SR\_C2VAL\_Pos            (1U)}}
\DoxyCodeLine{20791 \textcolor{preprocessor}{\#define COMP\_SR\_C2VAL\_Msk            (0x1UL << COMP\_SR\_C2VAL\_Pos)              }}
\DoxyCodeLine{20792 \textcolor{preprocessor}{\#define COMP\_SR\_C2VAL                COMP\_SR\_C2VAL\_Msk}}
\DoxyCodeLine{20793 \textcolor{preprocessor}{\#define COMP\_SR\_C1IF\_Pos             (16U)}}
\DoxyCodeLine{20794 \textcolor{preprocessor}{\#define COMP\_SR\_C1IF\_Msk             (0x1UL << COMP\_SR\_C1IF\_Pos)               }}
\DoxyCodeLine{20795 \textcolor{preprocessor}{\#define COMP\_SR\_C1IF                 COMP\_SR\_C1IF\_Msk}}
\DoxyCodeLine{20796 \textcolor{preprocessor}{\#define COMP\_SR\_C2IF\_Pos             (17U)}}
\DoxyCodeLine{20797 \textcolor{preprocessor}{\#define COMP\_SR\_C2IF\_Msk             (0x1UL << COMP\_SR\_C2IF\_Pos)               }}
\DoxyCodeLine{20798 \textcolor{preprocessor}{\#define COMP\_SR\_C2IF                 COMP\_SR\_C2IF\_Msk}}
\DoxyCodeLine{20799 \textcolor{comment}{/*******************  Bit definition for COMP\_ICFR register  ********************/}}
\DoxyCodeLine{20800 \textcolor{preprocessor}{\#define COMP\_ICFR\_C1IF\_Pos           (16U)}}
\DoxyCodeLine{20801 \textcolor{preprocessor}{\#define COMP\_ICFR\_C1IF\_Msk           (0x1UL << COMP\_ICFR\_C1IF\_Pos)             }}
\DoxyCodeLine{20802 \textcolor{preprocessor}{\#define COMP\_ICFR\_C1IF               COMP\_ICFR\_C1IF\_Msk}}
\DoxyCodeLine{20803 \textcolor{preprocessor}{\#define COMP\_ICFR\_C2IF\_Pos           (17U)}}
\DoxyCodeLine{20804 \textcolor{preprocessor}{\#define COMP\_ICFR\_C2IF\_Msk           (0x1UL << COMP\_ICFR\_C2IF\_Pos)             }}
\DoxyCodeLine{20805 \textcolor{preprocessor}{\#define COMP\_ICFR\_C2IF               COMP\_ICFR\_C2IF\_Msk}}
\DoxyCodeLine{20806 \textcolor{comment}{/*******************  Bit definition for COMP\_OR register  ********************/}}
\DoxyCodeLine{20807 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA6\_Pos           (0U)}}
\DoxyCodeLine{20808 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA6\_Msk           (0x1UL << COMP\_OR\_AFOPA6\_Pos)             }}
\DoxyCodeLine{20809 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA6               COMP\_OR\_AFOPA6\_Msk}}
\DoxyCodeLine{20810 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA8\_Pos           (1U)}}
\DoxyCodeLine{20811 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA8\_Msk           (0x1UL << COMP\_OR\_AFOPA8\_Pos)             }}
\DoxyCodeLine{20812 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPA8               COMP\_OR\_AFOPA8\_Msk}}
\DoxyCodeLine{20813 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPB12\_Pos          (2U)}}
\DoxyCodeLine{20814 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPB12\_Msk          (0x1UL << COMP\_OR\_AFOPB12\_Pos)            }}
\DoxyCodeLine{20815 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPB12              COMP\_OR\_AFOPB12\_Msk}}
\DoxyCodeLine{20816 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE6\_Pos           (3U)}}
\DoxyCodeLine{20817 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE6\_Msk           (0x1UL << COMP\_OR\_AFOPE6\_Pos)             }}
\DoxyCodeLine{20818 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE6               COMP\_OR\_AFOPE6\_Msk}}
\DoxyCodeLine{20819 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE15\_Pos          (4U)}}
\DoxyCodeLine{20820 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE15\_Msk          (0x1UL << COMP\_OR\_AFOPE15\_Pos)            }}
\DoxyCodeLine{20821 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPE15              COMP\_OR\_AFOPE15\_Msk}}
\DoxyCodeLine{20822 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG2\_Pos           (5U)}}
\DoxyCodeLine{20823 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG2\_Msk           (0x1UL << COMP\_OR\_AFOPG2\_Pos)             }}
\DoxyCodeLine{20824 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG2               COMP\_OR\_AFOPG2\_Msk}}
\DoxyCodeLine{20825 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG3\_Pos           (6U)}}
\DoxyCodeLine{20826 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG3\_Msk           (0x1UL << COMP\_OR\_AFOPG3\_Pos)             }}
\DoxyCodeLine{20827 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG3               COMP\_OR\_AFOPG3\_Msk}}
\DoxyCodeLine{20828 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG4\_Pos           (7U)}}
\DoxyCodeLine{20829 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG4\_Msk           (0x1UL << COMP\_OR\_AFOPG4\_Pos)             }}
\DoxyCodeLine{20830 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPG4               COMP\_OR\_AFOPG4\_Msk}}
\DoxyCodeLine{20831 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI1\_Pos           (8U)}}
\DoxyCodeLine{20832 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI1\_Msk           (0x1UL << COMP\_OR\_AFOPI1\_Pos)             }}
\DoxyCodeLine{20833 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI1               COMP\_OR\_AFOPI1\_Msk}}
\DoxyCodeLine{20834 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI4\_Pos           (9U)}}
\DoxyCodeLine{20835 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI4\_Msk           (0x1UL << COMP\_OR\_AFOPI4\_Pos)             }}
\DoxyCodeLine{20836 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPI4               COMP\_OR\_AFOPI4\_Msk}}
\DoxyCodeLine{20837 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPK2\_Pos           (10U)}}
\DoxyCodeLine{20838 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPK2\_Msk           (0x1UL << COMP\_OR\_AFOPK2\_Pos)             }}
\DoxyCodeLine{20839 \textcolor{preprocessor}{\#define COMP\_OR\_AFOPK2               COMP\_OR\_AFOPK2\_Msk}}
\DoxyCodeLine{20840 }
\DoxyCodeLine{20842 \textcolor{preprocessor}{\#define COMP\_CFGRx\_EN\_Pos            (0U)}}
\DoxyCodeLine{20843 \textcolor{preprocessor}{\#define COMP\_CFGRx\_EN\_Msk            (0x1UL << COMP\_CFGRx\_EN\_Pos)              }}
\DoxyCodeLine{20844 \textcolor{preprocessor}{\#define COMP\_CFGRx\_EN                COMP\_CFGRx\_EN\_Msk                         }}
\DoxyCodeLine{20845 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BRGEN\_Pos         (1U)}}
\DoxyCodeLine{20846 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BRGEN\_Msk         (0x1UL << COMP\_CFGRx\_BRGEN\_Pos)           }}
\DoxyCodeLine{20847 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BRGEN             COMP\_CFGRx\_BRGEN\_Msk                      }}
\DoxyCodeLine{20848 \textcolor{preprocessor}{\#define COMP\_CFGRx\_SCALEN\_Pos        (2U)}}
\DoxyCodeLine{20849 \textcolor{preprocessor}{\#define COMP\_CFGRx\_SCALEN\_Msk        (0x1UL << COMP\_CFGRx\_SCALEN\_Pos)          }}
\DoxyCodeLine{20850 \textcolor{preprocessor}{\#define COMP\_CFGRx\_SCALEN            COMP\_CFGRx\_SCALEN\_Msk                     }}
\DoxyCodeLine{20851 \textcolor{preprocessor}{\#define COMP\_CFGRx\_POLARITY\_Pos      (3U)}}
\DoxyCodeLine{20852 \textcolor{preprocessor}{\#define COMP\_CFGRx\_POLARITY\_Msk      (0x1UL << COMP\_CFGRx\_POLARITY\_Pos)        }}
\DoxyCodeLine{20853 \textcolor{preprocessor}{\#define COMP\_CFGRx\_POLARITY          COMP\_CFGRx\_POLARITY\_Msk                   }}
\DoxyCodeLine{20854 \textcolor{preprocessor}{\#define COMP\_CFGRx\_WINMODE\_Pos       (4U)}}
\DoxyCodeLine{20855 \textcolor{preprocessor}{\#define COMP\_CFGRx\_WINMODE\_Msk       (0x1UL << COMP\_CFGRx\_WINMODE\_Pos)         }}
\DoxyCodeLine{20856 \textcolor{preprocessor}{\#define COMP\_CFGRx\_WINMODE           COMP\_CFGRx\_WINMODE\_Msk                    }}
\DoxyCodeLine{20857 \textcolor{preprocessor}{\#define COMP\_CFGRx\_ITEN\_Pos          (6U)}}
\DoxyCodeLine{20858 \textcolor{preprocessor}{\#define COMP\_CFGRx\_ITEN\_Msk          (0x1UL << COMP\_CFGRx\_ITEN\_Pos)            }}
\DoxyCodeLine{20859 \textcolor{preprocessor}{\#define COMP\_CFGRx\_ITEN              COMP\_CFGRx\_ITEN\_Msk                       }}
\DoxyCodeLine{20860 \textcolor{preprocessor}{\#define COMP\_CFGRx\_HYST\_Pos          (8U)}}
\DoxyCodeLine{20861 \textcolor{preprocessor}{\#define COMP\_CFGRx\_HYST\_Msk          (0x3UL << COMP\_CFGRx\_HYST\_Pos)            }}
\DoxyCodeLine{20862 \textcolor{preprocessor}{\#define COMP\_CFGRx\_HYST              COMP\_CFGRx\_HYST\_Msk                       }}
\DoxyCodeLine{20863 \textcolor{preprocessor}{\#define COMP\_CFGRx\_HYST\_0            (0x1UL << COMP\_CFGRx\_HYST\_Pos)             }}
\DoxyCodeLine{20864 \textcolor{preprocessor}{\#define COMP\_CFGRx\_HYST\_1            (0x2UL << COMP\_CFGRx\_HYST\_Pos)             }}
\DoxyCodeLine{20865 \textcolor{preprocessor}{\#define COMP\_CFGRx\_PWRMODE\_Pos       (12U)}}
\DoxyCodeLine{20866 \textcolor{preprocessor}{\#define COMP\_CFGRx\_PWRMODE\_Msk       (0x3UL << COMP\_CFGRx\_PWRMODE\_Pos)         }}
\DoxyCodeLine{20867 \textcolor{preprocessor}{\#define COMP\_CFGRx\_PWRMODE           COMP\_CFGRx\_PWRMODE\_Msk                    }}
\DoxyCodeLine{20868 \textcolor{preprocessor}{\#define COMP\_CFGRx\_PWRMODE\_0         (0x1UL << COMP\_CFGRx\_PWRMODE\_Pos)          }}
\DoxyCodeLine{20869 \textcolor{preprocessor}{\#define COMP\_CFGRx\_PWRMODE\_1         (0x2UL << COMP\_CFGRx\_PWRMODE\_Pos)          }}
\DoxyCodeLine{20870 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL\_Pos        (16U)}}
\DoxyCodeLine{20871 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL\_Msk        (0x7UL << COMP\_CFGRx\_INMSEL\_Pos)          }}
\DoxyCodeLine{20872 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL            COMP\_CFGRx\_INMSEL\_Msk                     }}
\DoxyCodeLine{20873 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL\_0          (0x1UL << COMP\_CFGRx\_INMSEL\_Pos)           }}
\DoxyCodeLine{20874 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL\_1          (0x2UL << COMP\_CFGRx\_INMSEL\_Pos)           }}
\DoxyCodeLine{20875 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INMSEL\_2          (0x4UL << COMP\_CFGRx\_INMSEL\_Pos)           }}
\DoxyCodeLine{20876 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INPSEL\_Pos        (20U)}}
\DoxyCodeLine{20877 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INPSEL\_Msk        (0x1UL << COMP\_CFGRx\_INPSEL\_Pos)          }}
\DoxyCodeLine{20878 \textcolor{preprocessor}{\#define COMP\_CFGRx\_INPSEL            COMP\_CFGRx\_INPSEL\_Msk                     }}
\DoxyCodeLine{20879 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING\_Pos      (24U)}}
\DoxyCodeLine{20880 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING\_Msk      (0xFUL << COMP\_CFGRx\_BLANKING\_Pos)        }}
\DoxyCodeLine{20881 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING          COMP\_CFGRx\_BLANKING\_Msk                   }}
\DoxyCodeLine{20882 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING\_0        (0x1UL << COMP\_CFGRx\_BLANKING\_Pos)         }}
\DoxyCodeLine{20883 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING\_1        (0x2UL << COMP\_CFGRx\_BLANKING\_Pos)         }}
\DoxyCodeLine{20884 \textcolor{preprocessor}{\#define COMP\_CFGRx\_BLANKING\_2        (0x4UL << COMP\_CFGRx\_BLANKING\_Pos)         }}
\DoxyCodeLine{20885 \textcolor{preprocessor}{\#define COMP\_CFGRx\_LOCK\_Pos          (31U)}}
\DoxyCodeLine{20886 \textcolor{preprocessor}{\#define COMP\_CFGRx\_LOCK\_Msk          (0x1UL << COMP\_CFGRx\_LOCK\_Pos)            }}
\DoxyCodeLine{20887 \textcolor{preprocessor}{\#define COMP\_CFGRx\_LOCK              COMP\_CFGRx\_LOCK\_Msk                       }}
\DoxyCodeLine{20890 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20891 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20892 \textcolor{comment}{/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */}}
\DoxyCodeLine{20893 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{20894 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{20895 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{20896 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos                (0U)}}
\DoxyCodeLine{20897 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk                (0x1UL << USART\_CR1\_UE\_Pos)            }}
\DoxyCodeLine{20898 \textcolor{preprocessor}{\#define USART\_CR1\_UE                    USART\_CR1\_UE\_Msk                       }}
\DoxyCodeLine{20899 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Pos              (1U)}}
\DoxyCodeLine{20900 \textcolor{preprocessor}{\#define USART\_CR1\_UESM\_Msk              (0x1UL << USART\_CR1\_UESM\_Pos)          }}
\DoxyCodeLine{20901 \textcolor{preprocessor}{\#define USART\_CR1\_UESM                  USART\_CR1\_UESM\_Msk                     }}
\DoxyCodeLine{20902 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos                (2U)}}
\DoxyCodeLine{20903 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk                (0x1UL << USART\_CR1\_RE\_Pos)            }}
\DoxyCodeLine{20904 \textcolor{preprocessor}{\#define USART\_CR1\_RE                    USART\_CR1\_RE\_Msk                       }}
\DoxyCodeLine{20905 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos                (3U)}}
\DoxyCodeLine{20906 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk                (0x1UL << USART\_CR1\_TE\_Pos)            }}
\DoxyCodeLine{20907 \textcolor{preprocessor}{\#define USART\_CR1\_TE                    USART\_CR1\_TE\_Msk                       }}
\DoxyCodeLine{20908 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos            (4U)}}
\DoxyCodeLine{20909 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk            (0x1UL << USART\_CR1\_IDLEIE\_Pos)        }}
\DoxyCodeLine{20910 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE                USART\_CR1\_IDLEIE\_Msk                   }}
\DoxyCodeLine{20911 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Pos    (5U)}}
\DoxyCodeLine{20912 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE\_Msk    (0x1UL << USART\_CR1\_RXNEIE\_RXFNEIE\_Pos) }}
\DoxyCodeLine{20913 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_RXFNEIE        USART\_CR1\_RXNEIE\_RXFNEIE\_Msk           }}
\DoxyCodeLine{20914 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos              (6U)}}
\DoxyCodeLine{20915 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk              (0x1UL << USART\_CR1\_TCIE\_Pos)          }}
\DoxyCodeLine{20916 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE                  USART\_CR1\_TCIE\_Msk                     }}
\DoxyCodeLine{20917 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Pos     (7U)}}
\DoxyCodeLine{20918 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE\_Msk     (0x1UL << USART\_CR1\_TXEIE\_TXFNFIE\_Pos) }}
\DoxyCodeLine{20919 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_TXFNFIE         USART\_CR1\_TXEIE\_TXFNFIE\_Msk            }}
\DoxyCodeLine{20920 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos              (8U)}}
\DoxyCodeLine{20921 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk              (0x1UL << USART\_CR1\_PEIE\_Pos)          }}
\DoxyCodeLine{20922 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE                  USART\_CR1\_PEIE\_Msk                     }}
\DoxyCodeLine{20923 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos                (9U)}}
\DoxyCodeLine{20924 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk                (0x1UL << USART\_CR1\_PS\_Pos)            }}
\DoxyCodeLine{20925 \textcolor{preprocessor}{\#define USART\_CR1\_PS                    USART\_CR1\_PS\_Msk                       }}
\DoxyCodeLine{20926 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos               (10U)}}
\DoxyCodeLine{20927 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk               (0x1UL << USART\_CR1\_PCE\_Pos)           }}
\DoxyCodeLine{20928 \textcolor{preprocessor}{\#define USART\_CR1\_PCE                   USART\_CR1\_PCE\_Msk                      }}
\DoxyCodeLine{20929 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos              (11U)}}
\DoxyCodeLine{20930 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk              (0x1UL << USART\_CR1\_WAKE\_Pos)          }}
\DoxyCodeLine{20931 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE                  USART\_CR1\_WAKE\_Msk                     }}
\DoxyCodeLine{20932 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos                 (12U)}}
\DoxyCodeLine{20933 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk                 (0x10001UL << USART\_CR1\_M\_Pos)         }}
\DoxyCodeLine{20934 \textcolor{preprocessor}{\#define USART\_CR1\_M                     USART\_CR1\_M\_Msk                        }}
\DoxyCodeLine{20935 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Pos                (12U)}}
\DoxyCodeLine{20936 \textcolor{preprocessor}{\#define USART\_CR1\_M0\_Msk                (0x1UL << USART\_CR1\_M0\_Pos)            }}
\DoxyCodeLine{20937 \textcolor{preprocessor}{\#define USART\_CR1\_M0                    USART\_CR1\_M0\_Msk                       }}
\DoxyCodeLine{20938 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Pos               (13U)}}
\DoxyCodeLine{20939 \textcolor{preprocessor}{\#define USART\_CR1\_MME\_Msk               (0x1UL << USART\_CR1\_MME\_Pos)           }}
\DoxyCodeLine{20940 \textcolor{preprocessor}{\#define USART\_CR1\_MME                   USART\_CR1\_MME\_Msk                      }}
\DoxyCodeLine{20941 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Pos              (14U)}}
\DoxyCodeLine{20942 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE\_Msk              (0x1UL << USART\_CR1\_CMIE\_Pos)          }}
\DoxyCodeLine{20943 \textcolor{preprocessor}{\#define USART\_CR1\_CMIE                  USART\_CR1\_CMIE\_Msk                     }}
\DoxyCodeLine{20944 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos             (15U)}}
\DoxyCodeLine{20945 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk             (0x1UL << USART\_CR1\_OVER8\_Pos)         }}
\DoxyCodeLine{20946 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8                 USART\_CR1\_OVER8\_Msk                    }}
\DoxyCodeLine{20947 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Pos              (16U)}}
\DoxyCodeLine{20948 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_Msk              (0x1FUL << USART\_CR1\_DEDT\_Pos)         }}
\DoxyCodeLine{20949 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT                  USART\_CR1\_DEDT\_Msk                     }}
\DoxyCodeLine{20950 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_0                (0x01UL << USART\_CR1\_DEDT\_Pos)          }}
\DoxyCodeLine{20951 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_1                (0x02UL << USART\_CR1\_DEDT\_Pos)          }}
\DoxyCodeLine{20952 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_2                (0x04UL << USART\_CR1\_DEDT\_Pos)          }}
\DoxyCodeLine{20953 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_3                (0x08UL << USART\_CR1\_DEDT\_Pos)          }}
\DoxyCodeLine{20954 \textcolor{preprocessor}{\#define USART\_CR1\_DEDT\_4                (0x10UL << USART\_CR1\_DEDT\_Pos)          }}
\DoxyCodeLine{20955 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Pos              (21U)}}
\DoxyCodeLine{20956 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_Msk              (0x1FUL << USART\_CR1\_DEAT\_Pos)         }}
\DoxyCodeLine{20957 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT                  USART\_CR1\_DEAT\_Msk                     }}
\DoxyCodeLine{20958 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_0                (0x01UL << USART\_CR1\_DEAT\_Pos)          }}
\DoxyCodeLine{20959 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_1                (0x02UL << USART\_CR1\_DEAT\_Pos)          }}
\DoxyCodeLine{20960 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_2                (0x04UL << USART\_CR1\_DEAT\_Pos)          }}
\DoxyCodeLine{20961 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_3                (0x08UL << USART\_CR1\_DEAT\_Pos)          }}
\DoxyCodeLine{20962 \textcolor{preprocessor}{\#define USART\_CR1\_DEAT\_4                (0x10UL << USART\_CR1\_DEAT\_Pos)          }}
\DoxyCodeLine{20963 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Pos             (26U)}}
\DoxyCodeLine{20964 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE\_Msk             (0x1UL << USART\_CR1\_RTOIE\_Pos)         }}
\DoxyCodeLine{20965 \textcolor{preprocessor}{\#define USART\_CR1\_RTOIE                 USART\_CR1\_RTOIE\_Msk                    }}
\DoxyCodeLine{20966 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Pos             (27U)}}
\DoxyCodeLine{20967 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE\_Msk             (0x1UL << USART\_CR1\_EOBIE\_Pos)         }}
\DoxyCodeLine{20968 \textcolor{preprocessor}{\#define USART\_CR1\_EOBIE                 USART\_CR1\_EOBIE\_Msk                    }}
\DoxyCodeLine{20969 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Pos                (28U)}}
\DoxyCodeLine{20970 \textcolor{preprocessor}{\#define USART\_CR1\_M1\_Msk                (0x1UL << USART\_CR1\_M1\_Pos)            }}
\DoxyCodeLine{20971 \textcolor{preprocessor}{\#define USART\_CR1\_M1                    USART\_CR1\_M1\_Msk                       }}
\DoxyCodeLine{20972 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Pos            (29U)}}
\DoxyCodeLine{20973 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN\_Msk            (0x1UL << USART\_CR1\_FIFOEN\_Pos)        }}
\DoxyCodeLine{20974 \textcolor{preprocessor}{\#define USART\_CR1\_FIFOEN                USART\_CR1\_FIFOEN\_Msk                   }}
\DoxyCodeLine{20975 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Pos            (30U)}}
\DoxyCodeLine{20976 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE\_Msk            (0x1UL << USART\_CR1\_TXFEIE\_Pos)        }}
\DoxyCodeLine{20977 \textcolor{preprocessor}{\#define USART\_CR1\_TXFEIE                USART\_CR1\_TXFEIE\_Msk                   }}
\DoxyCodeLine{20978 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Pos            (31U)}}
\DoxyCodeLine{20979 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE\_Msk            (0x1UL << USART\_CR1\_RXFFIE\_Pos)        }}
\DoxyCodeLine{20980 \textcolor{preprocessor}{\#define USART\_CR1\_RXFFIE                USART\_CR1\_RXFFIE\_Msk                   }}
\DoxyCodeLine{20982 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{20983 \textcolor{preprocessor}{\#define  USART\_CR1\_RXNEIE  USART\_CR1\_RXNEIE\_RXFNEIE}}
\DoxyCodeLine{20984 \textcolor{preprocessor}{\#define  USART\_CR1\_TXEIE   USART\_CR1\_TXEIE\_TXFNFIE}}
\DoxyCodeLine{20985 }
\DoxyCodeLine{20986 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{20987 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Pos             (0U)}}
\DoxyCodeLine{20988 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN\_Msk             (0x1UL << USART\_CR2\_SLVEN\_Pos)         }}
\DoxyCodeLine{20989 \textcolor{preprocessor}{\#define USART\_CR2\_SLVEN                 USART\_CR2\_SLVEN\_Msk                    }}
\DoxyCodeLine{20990 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Pos           (3U)}}
\DoxyCodeLine{20991 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS\_Msk           (0x1UL << USART\_CR2\_DIS\_NSS\_Pos)       }}
\DoxyCodeLine{20992 \textcolor{preprocessor}{\#define USART\_CR2\_DIS\_NSS               USART\_CR2\_DIS\_NSS\_Msk                  }}
\DoxyCodeLine{20993 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Pos             (4U)}}
\DoxyCodeLine{20994 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7\_Msk             (0x1UL << USART\_CR2\_ADDM7\_Pos)         }}
\DoxyCodeLine{20995 \textcolor{preprocessor}{\#define USART\_CR2\_ADDM7                 USART\_CR2\_ADDM7\_Msk                    }}
\DoxyCodeLine{20996 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos              (5U)}}
\DoxyCodeLine{20997 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk              (0x1UL << USART\_CR2\_LBDL\_Pos)          }}
\DoxyCodeLine{20998 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL                  USART\_CR2\_LBDL\_Msk                     }}
\DoxyCodeLine{20999 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos             (6U)}}
\DoxyCodeLine{21000 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk             (0x1UL << USART\_CR2\_LBDIE\_Pos)         }}
\DoxyCodeLine{21001 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE                 USART\_CR2\_LBDIE\_Msk                    }}
\DoxyCodeLine{21002 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos              (8U)}}
\DoxyCodeLine{21003 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk              (0x1UL << USART\_CR2\_LBCL\_Pos)          }}
\DoxyCodeLine{21004 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL                  USART\_CR2\_LBCL\_Msk                     }}
\DoxyCodeLine{21005 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos              (9U)}}
\DoxyCodeLine{21006 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk              (0x1UL << USART\_CR2\_CPHA\_Pos)          }}
\DoxyCodeLine{21007 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA                  USART\_CR2\_CPHA\_Msk                     }}
\DoxyCodeLine{21008 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos              (10U)}}
\DoxyCodeLine{21009 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk              (0x1UL << USART\_CR2\_CPOL\_Pos)          }}
\DoxyCodeLine{21010 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL                  USART\_CR2\_CPOL\_Msk                     }}
\DoxyCodeLine{21011 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos             (11U)}}
\DoxyCodeLine{21012 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk             (0x1UL << USART\_CR2\_CLKEN\_Pos)         }}
\DoxyCodeLine{21013 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN                 USART\_CR2\_CLKEN\_Msk                    }}
\DoxyCodeLine{21014 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos              (12U)}}
\DoxyCodeLine{21015 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk              (0x3UL << USART\_CR2\_STOP\_Pos)          }}
\DoxyCodeLine{21016 \textcolor{preprocessor}{\#define USART\_CR2\_STOP                  USART\_CR2\_STOP\_Msk                     }}
\DoxyCodeLine{21017 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0                (0x1UL << USART\_CR2\_STOP\_Pos)           }}
\DoxyCodeLine{21018 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1                (0x2UL << USART\_CR2\_STOP\_Pos)           }}
\DoxyCodeLine{21019 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos             (14U)}}
\DoxyCodeLine{21020 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk             (0x1UL << USART\_CR2\_LINEN\_Pos)         }}
\DoxyCodeLine{21021 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN                 USART\_CR2\_LINEN\_Msk                    }}
\DoxyCodeLine{21022 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Pos              (15U)}}
\DoxyCodeLine{21023 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP\_Msk              (0x1UL << USART\_CR2\_SWAP\_Pos)          }}
\DoxyCodeLine{21024 \textcolor{preprocessor}{\#define USART\_CR2\_SWAP                  USART\_CR2\_SWAP\_Msk                     }}
\DoxyCodeLine{21025 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Pos             (16U)}}
\DoxyCodeLine{21026 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV\_Msk             (0x1UL << USART\_CR2\_RXINV\_Pos)         }}
\DoxyCodeLine{21027 \textcolor{preprocessor}{\#define USART\_CR2\_RXINV                 USART\_CR2\_RXINV\_Msk                    }}
\DoxyCodeLine{21028 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Pos             (17U)}}
\DoxyCodeLine{21029 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV\_Msk             (0x1UL << USART\_CR2\_TXINV\_Pos)         }}
\DoxyCodeLine{21030 \textcolor{preprocessor}{\#define USART\_CR2\_TXINV                 USART\_CR2\_TXINV\_Msk                    }}
\DoxyCodeLine{21031 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Pos           (18U)}}
\DoxyCodeLine{21032 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV\_Msk           (0x1UL << USART\_CR2\_DATAINV\_Pos)       }}
\DoxyCodeLine{21033 \textcolor{preprocessor}{\#define USART\_CR2\_DATAINV               USART\_CR2\_DATAINV\_Msk                  }}
\DoxyCodeLine{21034 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Pos          (19U)}}
\DoxyCodeLine{21035 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST\_Msk          (0x1UL << USART\_CR2\_MSBFIRST\_Pos)      }}
\DoxyCodeLine{21036 \textcolor{preprocessor}{\#define USART\_CR2\_MSBFIRST              USART\_CR2\_MSBFIRST\_Msk                 }}
\DoxyCodeLine{21037 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Pos             (20U)}}
\DoxyCodeLine{21038 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN\_Msk             (0x1UL << USART\_CR2\_ABREN\_Pos)         }}
\DoxyCodeLine{21039 \textcolor{preprocessor}{\#define USART\_CR2\_ABREN                 USART\_CR2\_ABREN\_Msk                    }}
\DoxyCodeLine{21040 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Pos           (21U)}}
\DoxyCodeLine{21041 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_Msk           (0x3UL << USART\_CR2\_ABRMODE\_Pos)       }}
\DoxyCodeLine{21042 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE               USART\_CR2\_ABRMODE\_Msk                  }}
\DoxyCodeLine{21043 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_0             (0x1UL << USART\_CR2\_ABRMODE\_Pos)        }}
\DoxyCodeLine{21044 \textcolor{preprocessor}{\#define USART\_CR2\_ABRMODE\_1             (0x2UL << USART\_CR2\_ABRMODE\_Pos)        }}
\DoxyCodeLine{21045 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Pos             (23U)}}
\DoxyCodeLine{21046 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN\_Msk             (0x1UL << USART\_CR2\_RTOEN\_Pos)         }}
\DoxyCodeLine{21047 \textcolor{preprocessor}{\#define USART\_CR2\_RTOEN                 USART\_CR2\_RTOEN\_Msk                    }}
\DoxyCodeLine{21048 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos               (24U)}}
\DoxyCodeLine{21049 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk               (0xFFUL << USART\_CR2\_ADD\_Pos)          }}
\DoxyCodeLine{21050 \textcolor{preprocessor}{\#define USART\_CR2\_ADD                   USART\_CR2\_ADD\_Msk                      }}
\DoxyCodeLine{21052 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{21053 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos               (0U)}}
\DoxyCodeLine{21054 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk               (0x1UL << USART\_CR3\_EIE\_Pos)           }}
\DoxyCodeLine{21055 \textcolor{preprocessor}{\#define USART\_CR3\_EIE                   USART\_CR3\_EIE\_Msk                      }}
\DoxyCodeLine{21056 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos              (1U)}}
\DoxyCodeLine{21057 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk              (0x1UL << USART\_CR3\_IREN\_Pos)          }}
\DoxyCodeLine{21058 \textcolor{preprocessor}{\#define USART\_CR3\_IREN                  USART\_CR3\_IREN\_Msk                     }}
\DoxyCodeLine{21059 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos              (2U)}}
\DoxyCodeLine{21060 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk              (0x1UL << USART\_CR3\_IRLP\_Pos)          }}
\DoxyCodeLine{21061 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP                  USART\_CR3\_IRLP\_Msk                     }}
\DoxyCodeLine{21062 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos             (3U)}}
\DoxyCodeLine{21063 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk             (0x1UL << USART\_CR3\_HDSEL\_Pos)         }}
\DoxyCodeLine{21064 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL                 USART\_CR3\_HDSEL\_Msk                    }}
\DoxyCodeLine{21065 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos              (4U)}}
\DoxyCodeLine{21066 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk              (0x1UL << USART\_CR3\_NACK\_Pos)          }}
\DoxyCodeLine{21067 \textcolor{preprocessor}{\#define USART\_CR3\_NACK                  USART\_CR3\_NACK\_Msk                     }}
\DoxyCodeLine{21068 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos              (5U)}}
\DoxyCodeLine{21069 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk              (0x1UL << USART\_CR3\_SCEN\_Pos)          }}
\DoxyCodeLine{21070 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN                  USART\_CR3\_SCEN\_Msk                     }}
\DoxyCodeLine{21071 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos              (6U)}}
\DoxyCodeLine{21072 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk              (0x1UL << USART\_CR3\_DMAR\_Pos)          }}
\DoxyCodeLine{21073 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR                  USART\_CR3\_DMAR\_Msk                     }}
\DoxyCodeLine{21074 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos              (7U)}}
\DoxyCodeLine{21075 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk              (0x1UL << USART\_CR3\_DMAT\_Pos)          }}
\DoxyCodeLine{21076 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT                  USART\_CR3\_DMAT\_Msk                     }}
\DoxyCodeLine{21077 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos              (8U)}}
\DoxyCodeLine{21078 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk              (0x1UL << USART\_CR3\_RTSE\_Pos)          }}
\DoxyCodeLine{21079 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE                  USART\_CR3\_RTSE\_Msk                     }}
\DoxyCodeLine{21080 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos              (9U)}}
\DoxyCodeLine{21081 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk              (0x1UL << USART\_CR3\_CTSE\_Pos)          }}
\DoxyCodeLine{21082 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE                  USART\_CR3\_CTSE\_Msk                     }}
\DoxyCodeLine{21083 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos             (10U)}}
\DoxyCodeLine{21084 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk             (0x1UL << USART\_CR3\_CTSIE\_Pos)         }}
\DoxyCodeLine{21085 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE                 USART\_CR3\_CTSIE\_Msk                    }}
\DoxyCodeLine{21086 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos            (11U)}}
\DoxyCodeLine{21087 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk            (0x1UL << USART\_CR3\_ONEBIT\_Pos)        }}
\DoxyCodeLine{21088 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT                USART\_CR3\_ONEBIT\_Msk                   }}
\DoxyCodeLine{21089 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Pos            (12U)}}
\DoxyCodeLine{21090 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS\_Msk            (0x1UL << USART\_CR3\_OVRDIS\_Pos)        }}
\DoxyCodeLine{21091 \textcolor{preprocessor}{\#define USART\_CR3\_OVRDIS                USART\_CR3\_OVRDIS\_Msk                   }}
\DoxyCodeLine{21092 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Pos              (13U)}}
\DoxyCodeLine{21093 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE\_Msk              (0x1UL << USART\_CR3\_DDRE\_Pos)          }}
\DoxyCodeLine{21094 \textcolor{preprocessor}{\#define USART\_CR3\_DDRE                  USART\_CR3\_DDRE\_Msk                     }}
\DoxyCodeLine{21095 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Pos               (14U)}}
\DoxyCodeLine{21096 \textcolor{preprocessor}{\#define USART\_CR3\_DEM\_Msk               (0x1UL << USART\_CR3\_DEM\_Pos)           }}
\DoxyCodeLine{21097 \textcolor{preprocessor}{\#define USART\_CR3\_DEM                   USART\_CR3\_DEM\_Msk                      }}
\DoxyCodeLine{21098 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Pos               (15U)}}
\DoxyCodeLine{21099 \textcolor{preprocessor}{\#define USART\_CR3\_DEP\_Msk               (0x1UL << USART\_CR3\_DEP\_Pos)           }}
\DoxyCodeLine{21100 \textcolor{preprocessor}{\#define USART\_CR3\_DEP                   USART\_CR3\_DEP\_Msk                      }}
\DoxyCodeLine{21101 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Pos           (17U)}}
\DoxyCodeLine{21102 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_Msk           (0x7UL << USART\_CR3\_SCARCNT\_Pos)       }}
\DoxyCodeLine{21103 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT               USART\_CR3\_SCARCNT\_Msk                  }}
\DoxyCodeLine{21104 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_0             (0x1UL << USART\_CR3\_SCARCNT\_Pos)        }}
\DoxyCodeLine{21105 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_1             (0x2UL << USART\_CR3\_SCARCNT\_Pos)        }}
\DoxyCodeLine{21106 \textcolor{preprocessor}{\#define USART\_CR3\_SCARCNT\_2             (0x4UL << USART\_CR3\_SCARCNT\_Pos)        }}
\DoxyCodeLine{21107 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Pos               (20U)}}
\DoxyCodeLine{21108 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_Msk               (0x3UL << USART\_CR3\_WUS\_Pos)           }}
\DoxyCodeLine{21109 \textcolor{preprocessor}{\#define USART\_CR3\_WUS                   USART\_CR3\_WUS\_Msk                      }}
\DoxyCodeLine{21110 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_0                 (0x1UL << USART\_CR3\_WUS\_Pos)            }}
\DoxyCodeLine{21111 \textcolor{preprocessor}{\#define USART\_CR3\_WUS\_1                 (0x2UL << USART\_CR3\_WUS\_Pos)            }}
\DoxyCodeLine{21112 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Pos             (22U)}}
\DoxyCodeLine{21113 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE\_Msk             (0x1UL << USART\_CR3\_WUFIE\_Pos)         }}
\DoxyCodeLine{21114 \textcolor{preprocessor}{\#define USART\_CR3\_WUFIE                 USART\_CR3\_WUFIE\_Msk                    }}
\DoxyCodeLine{21115 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Pos            (23U)}}
\DoxyCodeLine{21116 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE\_Msk            (0x1UL << USART\_CR3\_TXFTIE\_Pos)        }}
\DoxyCodeLine{21117 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTIE                USART\_CR3\_TXFTIE\_Msk                   }}
\DoxyCodeLine{21118 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Pos           (24U)}}
\DoxyCodeLine{21119 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE\_Msk           (0x1UL << USART\_CR3\_TCBGTIE\_Pos)       }}
\DoxyCodeLine{21120 \textcolor{preprocessor}{\#define USART\_CR3\_TCBGTIE               USART\_CR3\_TCBGTIE\_Msk                  }}
\DoxyCodeLine{21121 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Pos           (25U)}}
\DoxyCodeLine{21122 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_Msk           (0x7UL << USART\_CR3\_RXFTCFG\_Pos)       }}
\DoxyCodeLine{21123 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG               USART\_CR3\_RXFTCFG\_Msk                  }}
\DoxyCodeLine{21124 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_0             (0x1UL << USART\_CR3\_RXFTCFG\_Pos)        }}
\DoxyCodeLine{21125 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_1             (0x2UL << USART\_CR3\_RXFTCFG\_Pos)        }}
\DoxyCodeLine{21126 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTCFG\_2             (0x4UL << USART\_CR3\_RXFTCFG\_Pos)        }}
\DoxyCodeLine{21127 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Pos            (28U)}}
\DoxyCodeLine{21128 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE\_Msk            (0x1UL << USART\_CR3\_RXFTIE\_Pos)        }}
\DoxyCodeLine{21129 \textcolor{preprocessor}{\#define USART\_CR3\_RXFTIE                USART\_CR3\_RXFTIE\_Msk                   }}
\DoxyCodeLine{21130 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Pos           (29U)}}
\DoxyCodeLine{21131 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_Msk           (0x7UL << USART\_CR3\_TXFTCFG\_Pos)       }}
\DoxyCodeLine{21132 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG               USART\_CR3\_TXFTCFG\_Msk                  }}
\DoxyCodeLine{21133 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_0             (0x1UL << USART\_CR3\_TXFTCFG\_Pos)        }}
\DoxyCodeLine{21134 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_1             (0x2UL << USART\_CR3\_TXFTCFG\_Pos)        }}
\DoxyCodeLine{21135 \textcolor{preprocessor}{\#define USART\_CR3\_TXFTCFG\_2             (0x4UL << USART\_CR3\_TXFTCFG\_Pos)        }}
\DoxyCodeLine{21137 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{21138 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION\_Pos      (0U)}}
\DoxyCodeLine{21139 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION\_Msk      (0xFUL << USART\_BRR\_DIV\_FRACTION\_Pos)  }}
\DoxyCodeLine{21140 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_FRACTION          USART\_BRR\_DIV\_FRACTION\_Msk             }}
\DoxyCodeLine{21141 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA\_Pos      (4U)}}
\DoxyCodeLine{21142 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA\_Msk      (0xFFFUL << USART\_BRR\_DIV\_MANTISSA\_Pos) }}
\DoxyCodeLine{21143 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_MANTISSA          USART\_BRR\_DIV\_MANTISSA\_Msk             }}
\DoxyCodeLine{21145 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{21146 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos              (0U)}}
\DoxyCodeLine{21147 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk              (0xFFUL << USART\_GTPR\_PSC\_Pos)         }}
\DoxyCodeLine{21148 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC                  USART\_GTPR\_PSC\_Msk                     }}
\DoxyCodeLine{21149 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos               (8U)}}
\DoxyCodeLine{21150 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk               (0xFFUL << USART\_GTPR\_GT\_Pos)          }}
\DoxyCodeLine{21151 \textcolor{preprocessor}{\#define USART\_GTPR\_GT                   USART\_GTPR\_GT\_Msk                      }}
\DoxyCodeLine{21153 \textcolor{comment}{/*******************  Bit definition for USART\_RTOR register  *****************/}}
\DoxyCodeLine{21154 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Pos              (0U)}}
\DoxyCodeLine{21155 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO\_Msk              (0xFFFFFFUL << USART\_RTOR\_RTO\_Pos)     }}
\DoxyCodeLine{21156 \textcolor{preprocessor}{\#define USART\_RTOR\_RTO                  USART\_RTOR\_RTO\_Msk                     }}
\DoxyCodeLine{21157 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Pos             (24U)}}
\DoxyCodeLine{21158 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN\_Msk             (0xFFUL << USART\_RTOR\_BLEN\_Pos)        }}
\DoxyCodeLine{21159 \textcolor{preprocessor}{\#define USART\_RTOR\_BLEN                 USART\_RTOR\_BLEN\_Msk                    }}
\DoxyCodeLine{21161 \textcolor{comment}{/*******************  Bit definition for USART\_RQR register  ******************/}}
\DoxyCodeLine{21162 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Pos             (0U)}}
\DoxyCodeLine{21163 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ\_Msk             (0x1UL << USART\_RQR\_ABRRQ\_Pos)         }}
\DoxyCodeLine{21164 \textcolor{preprocessor}{\#define USART\_RQR\_ABRRQ                 USART\_RQR\_ABRRQ\_Msk                    }}
\DoxyCodeLine{21165 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Pos             (1U)}}
\DoxyCodeLine{21166 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ\_Msk             (0x1UL << USART\_RQR\_SBKRQ\_Pos)         }}
\DoxyCodeLine{21167 \textcolor{preprocessor}{\#define USART\_RQR\_SBKRQ                 USART\_RQR\_SBKRQ\_Msk                    }}
\DoxyCodeLine{21168 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Pos              (2U)}}
\DoxyCodeLine{21169 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ\_Msk              (0x1UL << USART\_RQR\_MMRQ\_Pos)          }}
\DoxyCodeLine{21170 \textcolor{preprocessor}{\#define USART\_RQR\_MMRQ                  USART\_RQR\_MMRQ\_Msk                     }}
\DoxyCodeLine{21171 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Pos             (3U)}}
\DoxyCodeLine{21172 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ\_Msk             (0x1UL << USART\_RQR\_RXFRQ\_Pos)         }}
\DoxyCodeLine{21173 \textcolor{preprocessor}{\#define USART\_RQR\_RXFRQ                 USART\_RQR\_RXFRQ\_Msk                    }}
\DoxyCodeLine{21174 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Pos             (4U)}}
\DoxyCodeLine{21175 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ\_Msk             (0x1UL << USART\_RQR\_TXFRQ\_Pos)         }}
\DoxyCodeLine{21176 \textcolor{preprocessor}{\#define USART\_RQR\_TXFRQ                 USART\_RQR\_TXFRQ\_Msk                    }}
\DoxyCodeLine{21178 \textcolor{comment}{/*******************  Bit definition for USART\_ISR register  ******************/}}
\DoxyCodeLine{21179 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Pos                (0U)}}
\DoxyCodeLine{21180 \textcolor{preprocessor}{\#define USART\_ISR\_PE\_Msk                (0x1UL << USART\_ISR\_PE\_Pos)            }}
\DoxyCodeLine{21181 \textcolor{preprocessor}{\#define USART\_ISR\_PE                    USART\_ISR\_PE\_Msk                       }}
\DoxyCodeLine{21182 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Pos                (1U)}}
\DoxyCodeLine{21183 \textcolor{preprocessor}{\#define USART\_ISR\_FE\_Msk                (0x1UL << USART\_ISR\_FE\_Pos)            }}
\DoxyCodeLine{21184 \textcolor{preprocessor}{\#define USART\_ISR\_FE                    USART\_ISR\_FE\_Msk                       }}
\DoxyCodeLine{21185 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Pos                (2U)}}
\DoxyCodeLine{21186 \textcolor{preprocessor}{\#define USART\_ISR\_NE\_Msk                (0x1UL << USART\_ISR\_NE\_Pos)            }}
\DoxyCodeLine{21187 \textcolor{preprocessor}{\#define USART\_ISR\_NE                    USART\_ISR\_NE\_Msk                       }}
\DoxyCodeLine{21188 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Pos               (3U)}}
\DoxyCodeLine{21189 \textcolor{preprocessor}{\#define USART\_ISR\_ORE\_Msk               (0x1UL << USART\_ISR\_ORE\_Pos)           }}
\DoxyCodeLine{21190 \textcolor{preprocessor}{\#define USART\_ISR\_ORE                   USART\_ISR\_ORE\_Msk                      }}
\DoxyCodeLine{21191 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Pos              (4U)}}
\DoxyCodeLine{21192 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE\_Msk              (0x1UL << USART\_ISR\_IDLE\_Pos)          }}
\DoxyCodeLine{21193 \textcolor{preprocessor}{\#define USART\_ISR\_IDLE                  USART\_ISR\_IDLE\_Msk                     }}
\DoxyCodeLine{21194 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Pos        (5U)}}
\DoxyCodeLine{21195 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE\_Msk        (0x1UL << USART\_ISR\_RXNE\_RXFNE\_Pos)    }}
\DoxyCodeLine{21196 \textcolor{preprocessor}{\#define USART\_ISR\_RXNE\_RXFNE            USART\_ISR\_RXNE\_RXFNE\_Msk               }}
\DoxyCodeLine{21197 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Pos                (6U)}}
\DoxyCodeLine{21198 \textcolor{preprocessor}{\#define USART\_ISR\_TC\_Msk                (0x1UL << USART\_ISR\_TC\_Pos)            }}
\DoxyCodeLine{21199 \textcolor{preprocessor}{\#define USART\_ISR\_TC                    USART\_ISR\_TC\_Msk                       }}
\DoxyCodeLine{21200 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Pos         (7U)}}
\DoxyCodeLine{21201 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF\_Msk         (0x1UL << USART\_ISR\_TXE\_TXFNF\_Pos)     }}
\DoxyCodeLine{21202 \textcolor{preprocessor}{\#define USART\_ISR\_TXE\_TXFNF             USART\_ISR\_TXE\_TXFNF\_Msk                }}
\DoxyCodeLine{21203 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Pos              (8U)}}
\DoxyCodeLine{21204 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF\_Msk              (0x1UL << USART\_ISR\_LBDF\_Pos)          }}
\DoxyCodeLine{21205 \textcolor{preprocessor}{\#define USART\_ISR\_LBDF                  USART\_ISR\_LBDF\_Msk                     }}
\DoxyCodeLine{21206 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Pos             (9U)}}
\DoxyCodeLine{21207 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF\_Msk             (0x1UL << USART\_ISR\_CTSIF\_Pos)         }}
\DoxyCodeLine{21208 \textcolor{preprocessor}{\#define USART\_ISR\_CTSIF                 USART\_ISR\_CTSIF\_Msk                    }}
\DoxyCodeLine{21209 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Pos               (10U)}}
\DoxyCodeLine{21210 \textcolor{preprocessor}{\#define USART\_ISR\_CTS\_Msk               (0x1UL << USART\_ISR\_CTS\_Pos)           }}
\DoxyCodeLine{21211 \textcolor{preprocessor}{\#define USART\_ISR\_CTS                   USART\_ISR\_CTS\_Msk                      }}
\DoxyCodeLine{21212 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Pos              (11U)}}
\DoxyCodeLine{21213 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF\_Msk              (0x1UL << USART\_ISR\_RTOF\_Pos)          }}
\DoxyCodeLine{21214 \textcolor{preprocessor}{\#define USART\_ISR\_RTOF                  USART\_ISR\_RTOF\_Msk                     }}
\DoxyCodeLine{21215 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Pos              (12U)}}
\DoxyCodeLine{21216 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF\_Msk              (0x1UL << USART\_ISR\_EOBF\_Pos)          }}
\DoxyCodeLine{21217 \textcolor{preprocessor}{\#define USART\_ISR\_EOBF                  USART\_ISR\_EOBF\_Msk                     }}
\DoxyCodeLine{21218 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Pos               (13U)}}
\DoxyCodeLine{21219 \textcolor{preprocessor}{\#define USART\_ISR\_UDR\_Msk               (0x1UL << USART\_ISR\_UDR\_Pos)           }}
\DoxyCodeLine{21220 \textcolor{preprocessor}{\#define USART\_ISR\_UDR                   USART\_ISR\_UDR\_Msk                      }}
\DoxyCodeLine{21221 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Pos              (14U)}}
\DoxyCodeLine{21222 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE\_Msk              (0x1UL << USART\_ISR\_ABRE\_Pos)          }}
\DoxyCodeLine{21223 \textcolor{preprocessor}{\#define USART\_ISR\_ABRE                  USART\_ISR\_ABRE\_Msk                     }}
\DoxyCodeLine{21224 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Pos              (15U)}}
\DoxyCodeLine{21225 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF\_Msk              (0x1UL << USART\_ISR\_ABRF\_Pos)          }}
\DoxyCodeLine{21226 \textcolor{preprocessor}{\#define USART\_ISR\_ABRF                  USART\_ISR\_ABRF\_Msk                     }}
\DoxyCodeLine{21227 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Pos              (16U)}}
\DoxyCodeLine{21228 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY\_Msk              (0x1UL << USART\_ISR\_BUSY\_Pos)          }}
\DoxyCodeLine{21229 \textcolor{preprocessor}{\#define USART\_ISR\_BUSY                  USART\_ISR\_BUSY\_Msk                     }}
\DoxyCodeLine{21230 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Pos               (17U)}}
\DoxyCodeLine{21231 \textcolor{preprocessor}{\#define USART\_ISR\_CMF\_Msk               (0x1UL << USART\_ISR\_CMF\_Pos)           }}
\DoxyCodeLine{21232 \textcolor{preprocessor}{\#define USART\_ISR\_CMF                   USART\_ISR\_CMF\_Msk                      }}
\DoxyCodeLine{21233 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Pos              (18U)}}
\DoxyCodeLine{21234 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF\_Msk              (0x1UL << USART\_ISR\_SBKF\_Pos)          }}
\DoxyCodeLine{21235 \textcolor{preprocessor}{\#define USART\_ISR\_SBKF                  USART\_ISR\_SBKF\_Msk                     }}
\DoxyCodeLine{21236 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Pos               (19U)}}
\DoxyCodeLine{21237 \textcolor{preprocessor}{\#define USART\_ISR\_RWU\_Msk               (0x1UL << USART\_ISR\_RWU\_Pos)           }}
\DoxyCodeLine{21238 \textcolor{preprocessor}{\#define USART\_ISR\_RWU                   USART\_ISR\_RWU\_Msk                      }}
\DoxyCodeLine{21239 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Pos               (20U)}}
\DoxyCodeLine{21240 \textcolor{preprocessor}{\#define USART\_ISR\_WUF\_Msk               (0x1UL << USART\_ISR\_WUF\_Pos)           }}
\DoxyCodeLine{21241 \textcolor{preprocessor}{\#define USART\_ISR\_WUF                   USART\_ISR\_WUF\_Msk                      }}
\DoxyCodeLine{21242 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Pos             (21U)}}
\DoxyCodeLine{21243 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK\_Msk             (0x1UL << USART\_ISR\_TEACK\_Pos)         }}
\DoxyCodeLine{21244 \textcolor{preprocessor}{\#define USART\_ISR\_TEACK                 USART\_ISR\_TEACK\_Msk                    }}
\DoxyCodeLine{21245 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Pos             (22U)}}
\DoxyCodeLine{21246 \textcolor{preprocessor}{\#define USART\_ISR\_REACK\_Msk             (0x1UL << USART\_ISR\_REACK\_Pos)         }}
\DoxyCodeLine{21247 \textcolor{preprocessor}{\#define USART\_ISR\_REACK                 USART\_ISR\_REACK\_Msk                    }}
\DoxyCodeLine{21248 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Pos              (23U)}}
\DoxyCodeLine{21249 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE\_Msk              (0x1UL << USART\_ISR\_TXFE\_Pos)          }}
\DoxyCodeLine{21250 \textcolor{preprocessor}{\#define USART\_ISR\_TXFE                  USART\_ISR\_TXFE\_Msk                     }}
\DoxyCodeLine{21251 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Pos              (24U)}}
\DoxyCodeLine{21252 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF\_Msk              (0x1UL << USART\_ISR\_RXFF\_Pos)          }}
\DoxyCodeLine{21253 \textcolor{preprocessor}{\#define USART\_ISR\_RXFF                  USART\_ISR\_RXFF\_Msk                     }}
\DoxyCodeLine{21254 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Pos             (25U)}}
\DoxyCodeLine{21255 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT\_Msk             (0x1UL << USART\_ISR\_TCBGT\_Pos)         }}
\DoxyCodeLine{21256 \textcolor{preprocessor}{\#define USART\_ISR\_TCBGT                 USART\_ISR\_TCBGT\_Msk                    }}
\DoxyCodeLine{21257 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Pos              (26U)}}
\DoxyCodeLine{21258 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT\_Msk              (0x1UL << USART\_ISR\_RXFT\_Pos)          }}
\DoxyCodeLine{21259 \textcolor{preprocessor}{\#define USART\_ISR\_RXFT                  USART\_ISR\_RXFT\_Msk                     }}
\DoxyCodeLine{21260 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Pos              (27U)}}
\DoxyCodeLine{21261 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT\_Msk              (0x1UL << USART\_ISR\_TXFT\_Pos)          }}
\DoxyCodeLine{21262 \textcolor{preprocessor}{\#define USART\_ISR\_TXFT                  USART\_ISR\_TXFT\_Msk                     }}
\DoxyCodeLine{21264 \textcolor{comment}{/*******************  Bit definition for USART\_ICR register  ******************/}}
\DoxyCodeLine{21265 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Pos              (0U)}}
\DoxyCodeLine{21266 \textcolor{preprocessor}{\#define USART\_ICR\_PECF\_Msk              (0x1UL << USART\_ICR\_PECF\_Pos)          }}
\DoxyCodeLine{21267 \textcolor{preprocessor}{\#define USART\_ICR\_PECF                  USART\_ICR\_PECF\_Msk                     }}
\DoxyCodeLine{21268 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Pos              (1U)}}
\DoxyCodeLine{21269 \textcolor{preprocessor}{\#define USART\_ICR\_FECF\_Msk              (0x1UL << USART\_ICR\_FECF\_Pos)          }}
\DoxyCodeLine{21270 \textcolor{preprocessor}{\#define USART\_ICR\_FECF                  USART\_ICR\_FECF\_Msk                     }}
\DoxyCodeLine{21271 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Pos              (2U)}}
\DoxyCodeLine{21272 \textcolor{preprocessor}{\#define USART\_ICR\_NECF\_Msk              (0x1UL << USART\_ICR\_NECF\_Pos)          }}
\DoxyCodeLine{21273 \textcolor{preprocessor}{\#define USART\_ICR\_NECF                  USART\_ICR\_NECF\_Msk                     }}
\DoxyCodeLine{21274 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Pos             (3U)}}
\DoxyCodeLine{21275 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF\_Msk             (0x1UL << USART\_ICR\_ORECF\_Pos)         }}
\DoxyCodeLine{21276 \textcolor{preprocessor}{\#define USART\_ICR\_ORECF                 USART\_ICR\_ORECF\_Msk                    }}
\DoxyCodeLine{21277 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Pos            (4U)}}
\DoxyCodeLine{21278 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF\_Msk            (0x1UL << USART\_ICR\_IDLECF\_Pos)        }}
\DoxyCodeLine{21279 \textcolor{preprocessor}{\#define USART\_ICR\_IDLECF                USART\_ICR\_IDLECF\_Msk                   }}
\DoxyCodeLine{21280 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Pos            (5U)}}
\DoxyCodeLine{21281 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF\_Msk            (0x1UL << USART\_ICR\_TXFECF\_Pos)        }}
\DoxyCodeLine{21282 \textcolor{preprocessor}{\#define USART\_ICR\_TXFECF                USART\_ICR\_TXFECF\_Msk                   }}
\DoxyCodeLine{21283 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Pos              (6U)}}
\DoxyCodeLine{21284 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF\_Msk              (0x1UL << USART\_ICR\_TCCF\_Pos)          }}
\DoxyCodeLine{21285 \textcolor{preprocessor}{\#define USART\_ICR\_TCCF                  USART\_ICR\_TCCF\_Msk                     }}
\DoxyCodeLine{21286 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Pos           (7U)}}
\DoxyCodeLine{21287 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF\_Msk           (0x1UL << USART\_ICR\_TCBGTCF\_Pos)       }}
\DoxyCodeLine{21288 \textcolor{preprocessor}{\#define USART\_ICR\_TCBGTCF               USART\_ICR\_TCBGTCF\_Msk                  }}
\DoxyCodeLine{21289 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Pos             (8U)}}
\DoxyCodeLine{21290 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF\_Msk             (0x1UL << USART\_ICR\_LBDCF\_Pos)         }}
\DoxyCodeLine{21291 \textcolor{preprocessor}{\#define USART\_ICR\_LBDCF                 USART\_ICR\_LBDCF\_Msk                    }}
\DoxyCodeLine{21292 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Pos             (9U)}}
\DoxyCodeLine{21293 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF\_Msk             (0x1UL << USART\_ICR\_CTSCF\_Pos)         }}
\DoxyCodeLine{21294 \textcolor{preprocessor}{\#define USART\_ICR\_CTSCF                 USART\_ICR\_CTSCF\_Msk                    }}
\DoxyCodeLine{21295 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Pos             (11U)}}
\DoxyCodeLine{21296 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF\_Msk             (0x1UL << USART\_ICR\_RTOCF\_Pos)         }}
\DoxyCodeLine{21297 \textcolor{preprocessor}{\#define USART\_ICR\_RTOCF                 USART\_ICR\_RTOCF\_Msk                    }}
\DoxyCodeLine{21298 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Pos             (12U)}}
\DoxyCodeLine{21299 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF\_Msk             (0x1UL << USART\_ICR\_EOBCF\_Pos)         }}
\DoxyCodeLine{21300 \textcolor{preprocessor}{\#define USART\_ICR\_EOBCF                 USART\_ICR\_EOBCF\_Msk                    }}
\DoxyCodeLine{21301 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Pos             (13U)}}
\DoxyCodeLine{21302 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF\_Msk             (0x1UL << USART\_ICR\_UDRCF\_Pos)         }}
\DoxyCodeLine{21303 \textcolor{preprocessor}{\#define USART\_ICR\_UDRCF                 USART\_ICR\_UDRCF\_Msk                    }}
\DoxyCodeLine{21304 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Pos              (17U)}}
\DoxyCodeLine{21305 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF\_Msk              (0x1UL << USART\_ICR\_CMCF\_Pos)          }}
\DoxyCodeLine{21306 \textcolor{preprocessor}{\#define USART\_ICR\_CMCF                  USART\_ICR\_CMCF\_Msk                     }}
\DoxyCodeLine{21307 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Pos              (20U)}}
\DoxyCodeLine{21308 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF\_Msk              (0x1UL << USART\_ICR\_WUCF\_Pos)          }}
\DoxyCodeLine{21309 \textcolor{preprocessor}{\#define USART\_ICR\_WUCF                  USART\_ICR\_WUCF\_Msk                     }}
\DoxyCodeLine{21311 \textcolor{comment}{/*******************  Bit definition for USART\_RDR register  ******************/}}
\DoxyCodeLine{21312 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Pos               (0U)}}
\DoxyCodeLine{21313 \textcolor{preprocessor}{\#define USART\_RDR\_RDR\_Msk               (0x1FFUL << USART\_RDR\_RDR\_Pos)         }}
\DoxyCodeLine{21314 \textcolor{preprocessor}{\#define USART\_RDR\_RDR                   USART\_RDR\_RDR\_Msk                      }}
\DoxyCodeLine{21316 \textcolor{comment}{/*******************  Bit definition for USART\_TDR register  ******************/}}
\DoxyCodeLine{21317 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Pos               (0U)}}
\DoxyCodeLine{21318 \textcolor{preprocessor}{\#define USART\_TDR\_TDR\_Msk               (0x1FFUL << USART\_TDR\_TDR\_Pos)         }}
\DoxyCodeLine{21319 \textcolor{preprocessor}{\#define USART\_TDR\_TDR                   USART\_TDR\_TDR\_Msk                      }}
\DoxyCodeLine{21321 \textcolor{comment}{/*******************  Bit definition for USART\_PRESC register  ******************/}}
\DoxyCodeLine{21322 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Pos       (0U)}}
\DoxyCodeLine{21323 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_Msk       (0xFUL << USART\_PRESC\_PRESCALER\_Pos)   }}
\DoxyCodeLine{21324 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER           USART\_PRESC\_PRESCALER\_Msk              }}
\DoxyCodeLine{21325 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_0         (0x1UL << USART\_PRESC\_PRESCALER\_Pos)    }}
\DoxyCodeLine{21326 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_1         (0x2UL << USART\_PRESC\_PRESCALER\_Pos)    }}
\DoxyCodeLine{21327 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_2         (0x4UL << USART\_PRESC\_PRESCALER\_Pos)    }}
\DoxyCodeLine{21328 \textcolor{preprocessor}{\#define USART\_PRESC\_PRESCALER\_3         (0x8UL << USART\_PRESC\_PRESCALER\_Pos)    }}
\DoxyCodeLine{21330 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21331 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21332 \textcolor{comment}{/*           Single Wire Protocol Master Interface (SWPMI)                    */}}
\DoxyCodeLine{21333 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21334 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21335 }
\DoxyCodeLine{21336 \textcolor{comment}{/*******************  Bit definition for SWPMI\_CR register   ********************/}}
\DoxyCodeLine{21337 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXDMA\_Pos       (0U)}}
\DoxyCodeLine{21338 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXDMA\_Msk       (0x1UL << SWPMI\_CR\_RXDMA\_Pos)                 }}
\DoxyCodeLine{21339 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXDMA           SWPMI\_CR\_RXDMA\_Msk                            }}
\DoxyCodeLine{21340 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXDMA\_Pos       (1U)}}
\DoxyCodeLine{21341 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXDMA\_Msk       (0x1UL << SWPMI\_CR\_TXDMA\_Pos)                 }}
\DoxyCodeLine{21342 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXDMA           SWPMI\_CR\_TXDMA\_Msk                            }}
\DoxyCodeLine{21343 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXMODE\_Pos      (2U)}}
\DoxyCodeLine{21344 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXMODE\_Msk      (0x1UL << SWPMI\_CR\_RXMODE\_Pos)                }}
\DoxyCodeLine{21345 \textcolor{preprocessor}{\#define SWPMI\_CR\_RXMODE          SWPMI\_CR\_RXMODE\_Msk                           }}
\DoxyCodeLine{21346 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXMODE\_Pos      (3U)}}
\DoxyCodeLine{21347 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXMODE\_Msk      (0x1UL << SWPMI\_CR\_TXMODE\_Pos)                }}
\DoxyCodeLine{21348 \textcolor{preprocessor}{\#define SWPMI\_CR\_TXMODE          SWPMI\_CR\_TXMODE\_Msk                           }}
\DoxyCodeLine{21349 \textcolor{preprocessor}{\#define SWPMI\_CR\_LPBK\_Pos        (4U)}}
\DoxyCodeLine{21350 \textcolor{preprocessor}{\#define SWPMI\_CR\_LPBK\_Msk        (0x1UL << SWPMI\_CR\_LPBK\_Pos)                  }}
\DoxyCodeLine{21351 \textcolor{preprocessor}{\#define SWPMI\_CR\_LPBK            SWPMI\_CR\_LPBK\_Msk                             }}
\DoxyCodeLine{21352 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPACT\_Pos      (5U)}}
\DoxyCodeLine{21353 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPACT\_Msk      (0x1UL << SWPMI\_CR\_SWPACT\_Pos)                }}
\DoxyCodeLine{21354 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPACT          SWPMI\_CR\_SWPACT\_Msk                           }}
\DoxyCodeLine{21355 \textcolor{preprocessor}{\#define SWPMI\_CR\_DEACT\_Pos       (10U)}}
\DoxyCodeLine{21356 \textcolor{preprocessor}{\#define SWPMI\_CR\_DEACT\_Msk       (0x1UL << SWPMI\_CR\_DEACT\_Pos)                 }}
\DoxyCodeLine{21357 \textcolor{preprocessor}{\#define SWPMI\_CR\_DEACT           SWPMI\_CR\_DEACT\_Msk                            }}
\DoxyCodeLine{21358 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPEN\_Pos       (11U)}}
\DoxyCodeLine{21359 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPEN\_Msk       (0x1UL << SWPMI\_CR\_SWPEN\_Pos)                 }}
\DoxyCodeLine{21360 \textcolor{preprocessor}{\#define SWPMI\_CR\_SWPEN           SWPMI\_CR\_SWPEN\_Msk                            }}
\DoxyCodeLine{21362 \textcolor{comment}{/*******************  Bit definition for SWPMI\_BRR register  ********************/}}
\DoxyCodeLine{21363 \textcolor{preprocessor}{\#define SWPMI\_BRR\_BR\_Pos         (0U)}}
\DoxyCodeLine{21364 \textcolor{preprocessor}{\#define SWPMI\_BRR\_BR\_Msk         (0xFFUL << SWPMI\_BRR\_BR\_Pos)                  }}
\DoxyCodeLine{21365 \textcolor{preprocessor}{\#define SWPMI\_BRR\_BR             SWPMI\_BRR\_BR\_Msk                              }}
\DoxyCodeLine{21367 \textcolor{comment}{/*******************  Bit definition for SWPMI\_ISR register  ********************/}}
\DoxyCodeLine{21368 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBFF\_Pos      (0U)}}
\DoxyCodeLine{21369 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBFF\_Msk      (0x1UL << SWPMI\_ISR\_RXBFF\_Pos)                }}
\DoxyCodeLine{21370 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBFF          SWPMI\_ISR\_RXBFF\_Msk                           }}
\DoxyCodeLine{21371 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXBEF\_Pos      (1U)}}
\DoxyCodeLine{21372 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXBEF\_Msk      (0x1UL << SWPMI\_ISR\_TXBEF\_Pos)                }}
\DoxyCodeLine{21373 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXBEF          SWPMI\_ISR\_TXBEF\_Msk                           }}
\DoxyCodeLine{21374 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBERF\_Pos     (2U)}}
\DoxyCodeLine{21375 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBERF\_Msk     (0x1UL << SWPMI\_ISR\_RXBERF\_Pos)               }}
\DoxyCodeLine{21376 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXBERF         SWPMI\_ISR\_RXBERF\_Msk                          }}
\DoxyCodeLine{21377 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXOVRF\_Pos     (3U)}}
\DoxyCodeLine{21378 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXOVRF\_Msk     (0x1UL << SWPMI\_ISR\_RXOVRF\_Pos)               }}
\DoxyCodeLine{21379 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXOVRF         SWPMI\_ISR\_RXOVRF\_Msk                          }}
\DoxyCodeLine{21380 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXUNRF\_Pos     (4U)}}
\DoxyCodeLine{21381 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXUNRF\_Msk     (0x1UL << SWPMI\_ISR\_TXUNRF\_Pos)               }}
\DoxyCodeLine{21382 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXUNRF         SWPMI\_ISR\_TXUNRF\_Msk                          }}
\DoxyCodeLine{21383 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXNE\_Pos       (5U)}}
\DoxyCodeLine{21384 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXNE\_Msk       (0x1UL << SWPMI\_ISR\_RXNE\_Pos)                 }}
\DoxyCodeLine{21385 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RXNE           SWPMI\_ISR\_RXNE\_Msk                            }}
\DoxyCodeLine{21386 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXE\_Pos        (6U)}}
\DoxyCodeLine{21387 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXE\_Msk        (0x1UL << SWPMI\_ISR\_TXE\_Pos)                  }}
\DoxyCodeLine{21388 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TXE            SWPMI\_ISR\_TXE\_Msk                             }}
\DoxyCodeLine{21389 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TCF\_Pos        (7U)}}
\DoxyCodeLine{21390 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TCF\_Msk        (0x1UL << SWPMI\_ISR\_TCF\_Pos)                  }}
\DoxyCodeLine{21391 \textcolor{preprocessor}{\#define SWPMI\_ISR\_TCF            SWPMI\_ISR\_TCF\_Msk                             }}
\DoxyCodeLine{21392 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SRF\_Pos        (8U)}}
\DoxyCodeLine{21393 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SRF\_Msk        (0x1UL << SWPMI\_ISR\_SRF\_Pos)                  }}
\DoxyCodeLine{21394 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SRF            SWPMI\_ISR\_SRF\_Msk                             }}
\DoxyCodeLine{21395 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SUSP\_Pos       (9U)}}
\DoxyCodeLine{21396 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SUSP\_Msk       (0x1UL << SWPMI\_ISR\_SUSP\_Pos)                 }}
\DoxyCodeLine{21397 \textcolor{preprocessor}{\#define SWPMI\_ISR\_SUSP           SWPMI\_ISR\_SUSP\_Msk                            }}
\DoxyCodeLine{21398 \textcolor{preprocessor}{\#define SWPMI\_ISR\_DEACTF\_Pos     (10U)}}
\DoxyCodeLine{21399 \textcolor{preprocessor}{\#define SWPMI\_ISR\_DEACTF\_Msk     (0x1UL << SWPMI\_ISR\_DEACTF\_Pos)               }}
\DoxyCodeLine{21400 \textcolor{preprocessor}{\#define SWPMI\_ISR\_DEACTF         SWPMI\_ISR\_DEACTF\_Msk                          }}
\DoxyCodeLine{21401 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RDYF\_Pos       (11U)}}
\DoxyCodeLine{21402 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RDYF\_Msk       (0x1UL << SWPMI\_ISR\_RDYF\_Pos)                 }}
\DoxyCodeLine{21403 \textcolor{preprocessor}{\#define SWPMI\_ISR\_RDYF           SWPMI\_ISR\_RDYF\_Msk                            }}
\DoxyCodeLine{21405 \textcolor{comment}{/*******************  Bit definition for SWPMI\_ICR register  ********************/}}
\DoxyCodeLine{21406 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBFF\_Pos     (0U)}}
\DoxyCodeLine{21407 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBFF\_Msk     (0x1UL << SWPMI\_ICR\_CRXBFF\_Pos)               }}
\DoxyCodeLine{21408 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBFF         SWPMI\_ICR\_CRXBFF\_Msk                          }}
\DoxyCodeLine{21409 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXBEF\_Pos     (1U)}}
\DoxyCodeLine{21410 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXBEF\_Msk     (0x1UL << SWPMI\_ICR\_CTXBEF\_Pos)               }}
\DoxyCodeLine{21411 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXBEF         SWPMI\_ICR\_CTXBEF\_Msk                          }}
\DoxyCodeLine{21412 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBERF\_Pos    (2U)}}
\DoxyCodeLine{21413 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBERF\_Msk    (0x1UL << SWPMI\_ICR\_CRXBERF\_Pos)              }}
\DoxyCodeLine{21414 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXBERF        SWPMI\_ICR\_CRXBERF\_Msk                         }}
\DoxyCodeLine{21415 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXOVRF\_Pos    (3U)}}
\DoxyCodeLine{21416 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXOVRF\_Msk    (0x1UL << SWPMI\_ICR\_CRXOVRF\_Pos)              }}
\DoxyCodeLine{21417 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRXOVRF        SWPMI\_ICR\_CRXOVRF\_Msk                         }}
\DoxyCodeLine{21418 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXUNRF\_Pos    (4U)}}
\DoxyCodeLine{21419 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXUNRF\_Msk    (0x1UL << SWPMI\_ICR\_CTXUNRF\_Pos)              }}
\DoxyCodeLine{21420 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTXUNRF        SWPMI\_ICR\_CTXUNRF\_Msk                         }}
\DoxyCodeLine{21421 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTCF\_Pos       (7U)}}
\DoxyCodeLine{21422 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTCF\_Msk       (0x1UL << SWPMI\_ICR\_CTCF\_Pos)                 }}
\DoxyCodeLine{21423 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CTCF           SWPMI\_ICR\_CTCF\_Msk                            }}
\DoxyCodeLine{21424 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CSRF\_Pos       (8U)}}
\DoxyCodeLine{21425 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CSRF\_Msk       (0x1UL << SWPMI\_ICR\_CSRF\_Pos)                 }}
\DoxyCodeLine{21426 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CSRF           SWPMI\_ICR\_CSRF\_Msk                            }}
\DoxyCodeLine{21427 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRDYF\_Pos      (11U)}}
\DoxyCodeLine{21428 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRDYF\_Msk      (0x1UL << SWPMI\_ICR\_CRDYF\_Pos)                }}
\DoxyCodeLine{21429 \textcolor{preprocessor}{\#define SWPMI\_ICR\_CRDYF          SWPMI\_ICR\_CRDYF\_Msk                           }}
\DoxyCodeLine{21431 \textcolor{comment}{/*******************  Bit definition for SWPMI\_IER register  ********************/}}
\DoxyCodeLine{21432 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBFIE\_Pos     (0U)}}
\DoxyCodeLine{21433 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBFIE\_Msk     (0x1UL << SWPMI\_IER\_RXBFIE\_Pos)               }}
\DoxyCodeLine{21434 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBFIE         SWPMI\_IER\_RXBFIE\_Msk                          }}
\DoxyCodeLine{21435 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXBEIE\_Pos     (1U)}}
\DoxyCodeLine{21436 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXBEIE\_Msk     (0x1UL << SWPMI\_IER\_TXBEIE\_Pos)               }}
\DoxyCodeLine{21437 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXBEIE         SWPMI\_IER\_TXBEIE\_Msk                          }}
\DoxyCodeLine{21438 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBERIE\_Pos    (2U)}}
\DoxyCodeLine{21439 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBERIE\_Msk    (0x1UL << SWPMI\_IER\_RXBERIE\_Pos)              }}
\DoxyCodeLine{21440 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXBERIE        SWPMI\_IER\_RXBERIE\_Msk                         }}
\DoxyCodeLine{21441 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXOVRIE\_Pos    (3U)}}
\DoxyCodeLine{21442 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXOVRIE\_Msk    (0x1UL << SWPMI\_IER\_RXOVRIE\_Pos)              }}
\DoxyCodeLine{21443 \textcolor{preprocessor}{\#define SWPMI\_IER\_RXOVRIE        SWPMI\_IER\_RXOVRIE\_Msk                         }}
\DoxyCodeLine{21444 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXUNRIE\_Pos    (4U)}}
\DoxyCodeLine{21445 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXUNRIE\_Msk    (0x1UL << SWPMI\_IER\_TXUNRIE\_Pos)              }}
\DoxyCodeLine{21446 \textcolor{preprocessor}{\#define SWPMI\_IER\_TXUNRIE        SWPMI\_IER\_TXUNRIE\_Msk                         }}
\DoxyCodeLine{21447 \textcolor{preprocessor}{\#define SWPMI\_IER\_RIE\_Pos        (5U)}}
\DoxyCodeLine{21448 \textcolor{preprocessor}{\#define SWPMI\_IER\_RIE\_Msk        (0x1UL << SWPMI\_IER\_RIE\_Pos)                  }}
\DoxyCodeLine{21449 \textcolor{preprocessor}{\#define SWPMI\_IER\_RIE            SWPMI\_IER\_RIE\_Msk                             }}
\DoxyCodeLine{21450 \textcolor{preprocessor}{\#define SWPMI\_IER\_TIE\_Pos        (6U)}}
\DoxyCodeLine{21451 \textcolor{preprocessor}{\#define SWPMI\_IER\_TIE\_Msk        (0x1UL << SWPMI\_IER\_TIE\_Pos)                  }}
\DoxyCodeLine{21452 \textcolor{preprocessor}{\#define SWPMI\_IER\_TIE            SWPMI\_IER\_TIE\_Msk                             }}
\DoxyCodeLine{21453 \textcolor{preprocessor}{\#define SWPMI\_IER\_TCIE\_Pos       (7U)}}
\DoxyCodeLine{21454 \textcolor{preprocessor}{\#define SWPMI\_IER\_TCIE\_Msk       (0x1UL << SWPMI\_IER\_TCIE\_Pos)                 }}
\DoxyCodeLine{21455 \textcolor{preprocessor}{\#define SWPMI\_IER\_TCIE           SWPMI\_IER\_TCIE\_Msk                            }}
\DoxyCodeLine{21456 \textcolor{preprocessor}{\#define SWPMI\_IER\_SRIE\_Pos       (8U)}}
\DoxyCodeLine{21457 \textcolor{preprocessor}{\#define SWPMI\_IER\_SRIE\_Msk       (0x1UL << SWPMI\_IER\_SRIE\_Pos)                 }}
\DoxyCodeLine{21458 \textcolor{preprocessor}{\#define SWPMI\_IER\_SRIE           SWPMI\_IER\_SRIE\_Msk                            }}
\DoxyCodeLine{21459 \textcolor{preprocessor}{\#define SWPMI\_IER\_RDYIE\_Pos      (11U)}}
\DoxyCodeLine{21460 \textcolor{preprocessor}{\#define SWPMI\_IER\_RDYIE\_Msk      (0x1UL << SWPMI\_IER\_RDYIE\_Pos)                }}
\DoxyCodeLine{21461 \textcolor{preprocessor}{\#define SWPMI\_IER\_RDYIE          SWPMI\_IER\_RDYIE\_Msk                           }}
\DoxyCodeLine{21463 \textcolor{comment}{/*******************  Bit definition for SWPMI\_RFL register  ********************/}}
\DoxyCodeLine{21464 \textcolor{preprocessor}{\#define SWPMI\_RFL\_RFL\_Pos        (0U)}}
\DoxyCodeLine{21465 \textcolor{preprocessor}{\#define SWPMI\_RFL\_RFL\_Msk        (0x1FUL << SWPMI\_RFL\_RFL\_Pos)                 }}
\DoxyCodeLine{21466 \textcolor{preprocessor}{\#define SWPMI\_RFL\_RFL            SWPMI\_RFL\_RFL\_Msk                             }}
\DoxyCodeLine{21467 \textcolor{preprocessor}{\#define SWPMI\_RFL\_RFL\_0\_1        ((uint32\_t)0x00000003)                        }}
\DoxyCodeLine{21469 \textcolor{comment}{/*******************  Bit definition for SWPMI\_TDR register  ********************/}}
\DoxyCodeLine{21470 \textcolor{preprocessor}{\#define SWPMI\_TDR\_TD\_Pos         (0U)}}
\DoxyCodeLine{21471 \textcolor{preprocessor}{\#define SWPMI\_TDR\_TD\_Msk         (0xFFFFFFFFUL << SWPMI\_TDR\_TD\_Pos)            }}
\DoxyCodeLine{21472 \textcolor{preprocessor}{\#define SWPMI\_TDR\_TD             SWPMI\_TDR\_TD\_Msk                              }}
\DoxyCodeLine{21474 \textcolor{comment}{/*******************  Bit definition for SWPMI\_RDR register  ********************/}}
\DoxyCodeLine{21475 \textcolor{preprocessor}{\#define SWPMI\_RDR\_RD\_Pos         (0U)}}
\DoxyCodeLine{21476 \textcolor{preprocessor}{\#define SWPMI\_RDR\_RD\_Msk         (0xFFFFFFFFUL << SWPMI\_RDR\_RD\_Pos)            }}
\DoxyCodeLine{21477 \textcolor{preprocessor}{\#define SWPMI\_RDR\_RD             SWPMI\_RDR\_RD\_Msk                              }}
\DoxyCodeLine{21480 \textcolor{comment}{/*******************  Bit definition for SWPMI\_OR register  ********************/}}
\DoxyCodeLine{21481 \textcolor{preprocessor}{\#define SWPMI\_OR\_TBYP\_Pos        (0U)}}
\DoxyCodeLine{21482 \textcolor{preprocessor}{\#define SWPMI\_OR\_TBYP\_Msk        (0x1UL << SWPMI\_OR\_TBYP\_Pos)                  }}
\DoxyCodeLine{21483 \textcolor{preprocessor}{\#define SWPMI\_OR\_TBYP            SWPMI\_OR\_TBYP\_Msk                             }}
\DoxyCodeLine{21484 \textcolor{preprocessor}{\#define SWPMI\_OR\_CLASS\_Pos       (1U)}}
\DoxyCodeLine{21485 \textcolor{preprocessor}{\#define SWPMI\_OR\_CLASS\_Msk       (0x1UL << SWPMI\_OR\_CLASS\_Pos)                 }}
\DoxyCodeLine{21486 \textcolor{preprocessor}{\#define SWPMI\_OR\_CLASS           SWPMI\_OR\_CLASS\_Msk                            }}
\DoxyCodeLine{21488 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21489 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21490 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{21491 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21492 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21493 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{21494 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)}}
\DoxyCodeLine{21495 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                      }}
\DoxyCodeLine{21496 \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{21497 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21498 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21499 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21500 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21501 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21502 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21503 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{21505 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)}}
\DoxyCodeLine{21506 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                    }}
\DoxyCodeLine{21507 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{21509 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{21510 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)}}
\DoxyCodeLine{21511 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                     }}
\DoxyCodeLine{21512 \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{21513 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21514 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21515 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21516 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21517 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21518 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21519 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{21521 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)}}
\DoxyCodeLine{21522 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                    }}
\DoxyCodeLine{21523 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{21525 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (11U)}}
\DoxyCodeLine{21526 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x7UL << WWDG\_CFR\_WDGTB\_Pos)                  }}
\DoxyCodeLine{21527 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{21528 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{21529 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{21530 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_2        (0x4UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{21532 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{21533 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)}}
\DoxyCodeLine{21534 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                    }}
\DoxyCodeLine{21535 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{21538 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21539 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21540 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{21541 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21542 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21543 \textcolor{comment}{/*********************************  DEVICE ID  ********************************/}}
\DoxyCodeLine{21544 \textcolor{preprocessor}{\#define STM32H7\_DEV\_ID           0x483UL}}
\DoxyCodeLine{21545 }
\DoxyCodeLine{21546 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{21547 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos          (0U)}}
\DoxyCodeLine{21548 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk          (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos) }}
\DoxyCodeLine{21549 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID              DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{21550 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos          (16U)}}
\DoxyCodeLine{21551 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk          (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos) }}
\DoxyCodeLine{21552 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID              DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{21553 }
\DoxyCodeLine{21554 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{21555 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEPD1\_Pos         (0U)}}
\DoxyCodeLine{21556 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEPD1\_Msk         (0x1UL << DBGMCU\_CR\_DBG\_SLEEPD1\_Pos) }}
\DoxyCodeLine{21557 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEPD1             DBGMCU\_CR\_DBG\_SLEEPD1\_Msk}}
\DoxyCodeLine{21558 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD1\_Pos          (1U)}}
\DoxyCodeLine{21559 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD1\_Msk          (0x1UL << DBGMCU\_CR\_DBG\_STOPD1\_Pos)  }}
\DoxyCodeLine{21560 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD1              DBGMCU\_CR\_DBG\_STOPD1\_Msk}}
\DoxyCodeLine{21561 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD1\_Pos       (2U)}}
\DoxyCodeLine{21562 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD1\_Msk       (0x1UL << DBGMCU\_CR\_DBG\_STANDBYD1\_Pos) }}
\DoxyCodeLine{21563 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD1           DBGMCU\_CR\_DBG\_STANDBYD1\_Msk}}
\DoxyCodeLine{21564 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD3\_Pos          (7U)}}
\DoxyCodeLine{21565 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD3\_Msk          (0x1UL << DBGMCU\_CR\_DBG\_STOPD3\_Pos)  }}
\DoxyCodeLine{21566 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOPD3              DBGMCU\_CR\_DBG\_STOPD3\_Msk}}
\DoxyCodeLine{21567 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD3\_Pos       (8U)}}
\DoxyCodeLine{21568 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD3\_Msk       (0x1UL << DBGMCU\_CR\_DBG\_STANDBYD3\_Pos) }}
\DoxyCodeLine{21569 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBYD3           DBGMCU\_CR\_DBG\_STANDBYD3\_Msk}}
\DoxyCodeLine{21570 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRACECKEN\_Pos       (20U)}}
\DoxyCodeLine{21571 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRACECKEN\_Msk       (0x1UL << DBGMCU\_CR\_DBG\_TRACECKEN\_Pos) }}
\DoxyCodeLine{21572 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRACECKEN           DBGMCU\_CR\_DBG\_TRACECKEN\_Msk}}
\DoxyCodeLine{21573 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD1EN\_Pos          (21U)}}
\DoxyCodeLine{21574 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD1EN\_Msk          (0x1UL << DBGMCU\_CR\_DBG\_CKD1EN\_Pos)  }}
\DoxyCodeLine{21575 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD1EN              DBGMCU\_CR\_DBG\_CKD1EN\_Msk}}
\DoxyCodeLine{21576 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD3EN\_Pos          (22U)}}
\DoxyCodeLine{21577 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD3EN\_Msk          (0x1UL << DBGMCU\_CR\_DBG\_CKD3EN\_Pos)  }}
\DoxyCodeLine{21578 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_CKD3EN              DBGMCU\_CR\_DBG\_CKD3EN\_Msk}}
\DoxyCodeLine{21579 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRGOEN\_Pos          (28U)}}
\DoxyCodeLine{21580 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRGOEN\_Msk          (0x1UL << DBGMCU\_CR\_DBG\_TRGOEN\_Pos)  }}
\DoxyCodeLine{21581 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_TRGOEN              DBGMCU\_CR\_DBG\_TRGOEN\_Msk}}
\DoxyCodeLine{21582 }
\DoxyCodeLine{21583 \textcolor{comment}{/********************  Bit definition for APB3FZ1 register  ************/}}
\DoxyCodeLine{21584 \textcolor{preprocessor}{\#define DBGMCU\_APB3FZ1\_DBG\_WWDG1\_Pos      (6U)}}
\DoxyCodeLine{21585 \textcolor{preprocessor}{\#define DBGMCU\_APB3FZ1\_DBG\_WWDG1\_Msk      (0x1UL << DBGMCU\_APB3FZ1\_DBG\_WWDG1\_Pos) }}
\DoxyCodeLine{21586 \textcolor{preprocessor}{\#define DBGMCU\_APB3FZ1\_DBG\_WWDG1          DBGMCU\_APB3FZ1\_DBG\_WWDG1\_Msk}}
\DoxyCodeLine{21587 \textcolor{comment}{/********************  Bit definition for APB1LFZ1 register  ************/}}
\DoxyCodeLine{21588 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM2\_Pos      (0U)}}
\DoxyCodeLine{21589 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM2\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM2\_Pos) }}
\DoxyCodeLine{21590 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM2          DBGMCU\_APB1LFZ1\_DBG\_TIM2\_Msk}}
\DoxyCodeLine{21591 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM3\_Pos      (1U)}}
\DoxyCodeLine{21592 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM3\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM3\_Pos) }}
\DoxyCodeLine{21593 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM3          DBGMCU\_APB1LFZ1\_DBG\_TIM3\_Msk}}
\DoxyCodeLine{21594 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM4\_Pos      (2U)}}
\DoxyCodeLine{21595 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM4\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM4\_Pos) }}
\DoxyCodeLine{21596 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM4          DBGMCU\_APB1LFZ1\_DBG\_TIM4\_Msk}}
\DoxyCodeLine{21597 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM5\_Pos      (3U)}}
\DoxyCodeLine{21598 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM5\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM5\_Pos) }}
\DoxyCodeLine{21599 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM5          DBGMCU\_APB1LFZ1\_DBG\_TIM5\_Msk}}
\DoxyCodeLine{21600 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM6\_Pos      (4U)}}
\DoxyCodeLine{21601 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM6\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM6\_Pos) }}
\DoxyCodeLine{21602 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM6          DBGMCU\_APB1LFZ1\_DBG\_TIM6\_Msk}}
\DoxyCodeLine{21603 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM7\_Pos      (5U)}}
\DoxyCodeLine{21604 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM7\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM7\_Pos) }}
\DoxyCodeLine{21605 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM7          DBGMCU\_APB1LFZ1\_DBG\_TIM7\_Msk}}
\DoxyCodeLine{21606 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM12\_Pos     (6U)}}
\DoxyCodeLine{21607 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM12\_Msk     (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM12\_Pos) }}
\DoxyCodeLine{21608 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM12         DBGMCU\_APB1LFZ1\_DBG\_TIM12\_Msk}}
\DoxyCodeLine{21609 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM13\_Pos     (7U)}}
\DoxyCodeLine{21610 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM13\_Msk     (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM13\_Pos) }}
\DoxyCodeLine{21611 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM13         DBGMCU\_APB1LFZ1\_DBG\_TIM13\_Msk}}
\DoxyCodeLine{21612 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM14\_Pos     (8U)}}
\DoxyCodeLine{21613 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM14\_Msk     (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_TIM14\_Pos) }}
\DoxyCodeLine{21614 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_TIM14         DBGMCU\_APB1LFZ1\_DBG\_TIM14\_Msk}}
\DoxyCodeLine{21615 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_LPTIM1\_Pos    (9U)}}
\DoxyCodeLine{21616 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_LPTIM1\_Msk    (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_LPTIM1\_Pos) }}
\DoxyCodeLine{21617 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_LPTIM1        DBGMCU\_APB1LFZ1\_DBG\_LPTIM1\_Msk}}
\DoxyCodeLine{21618 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C1\_Pos      (21U)}}
\DoxyCodeLine{21619 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C1\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_I2C1\_Pos) }}
\DoxyCodeLine{21620 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C1          DBGMCU\_APB1LFZ1\_DBG\_I2C1\_Msk}}
\DoxyCodeLine{21621 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C2\_Pos      (22U)}}
\DoxyCodeLine{21622 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C2\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_I2C2\_Pos) }}
\DoxyCodeLine{21623 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C2          DBGMCU\_APB1LFZ1\_DBG\_I2C2\_Msk}}
\DoxyCodeLine{21624 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C3\_Pos      (23U)}}
\DoxyCodeLine{21625 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C3\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_I2C3\_Pos) }}
\DoxyCodeLine{21626 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C3          DBGMCU\_APB1LFZ1\_DBG\_I2C3\_Msk}}
\DoxyCodeLine{21627 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C5\_Pos      (25U)}}
\DoxyCodeLine{21628 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C5\_Msk      (0x1UL << DBGMCU\_APB1LFZ1\_DBG\_I2C5\_Pos) }}
\DoxyCodeLine{21629 \textcolor{preprocessor}{\#define DBGMCU\_APB1LFZ1\_DBG\_I2C5          DBGMCU\_APB1LFZ1\_DBG\_I2C5\_Msk}}
\DoxyCodeLine{21630 }
\DoxyCodeLine{21631 \textcolor{comment}{/********************  Bit definition for APB1HFZ1 register  ************/}}
\DoxyCodeLine{21632 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM23\_Pos     (24U)}}
\DoxyCodeLine{21633 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM23\_Msk     (0x1UL << DBGMCU\_APB1HFZ1\_DBG\_TIM23\_Pos) }}
\DoxyCodeLine{21634 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM23          DBGMCU\_APB1HFZ1\_DBG\_TIM23\_Msk}}
\DoxyCodeLine{21635 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM24\_Pos     (24U)}}
\DoxyCodeLine{21636 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM24\_Msk     (0x1UL << DBGMCU\_APB1HFZ1\_DBG\_TIM24\_Pos) }}
\DoxyCodeLine{21637 \textcolor{preprocessor}{\#define DBGMCU\_APB1HFZ1\_DBG\_TIM24          DBGMCU\_APB1HFZ1\_DBG\_TIM24\_Msk}}
\DoxyCodeLine{21638 \textcolor{comment}{/********************  Bit definition for APB2FZ1 register  ************/}}
\DoxyCodeLine{21639 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM1\_Pos       (0U)}}
\DoxyCodeLine{21640 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM1\_Msk       (0x1UL << DBGMCU\_APB2FZ1\_DBG\_TIM1\_Pos) }}
\DoxyCodeLine{21641 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM1           DBGMCU\_APB2FZ1\_DBG\_TIM1\_Msk}}
\DoxyCodeLine{21642 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM8\_Pos       (1U)}}
\DoxyCodeLine{21643 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM8\_Msk       (0x1UL << DBGMCU\_APB2FZ1\_DBG\_TIM8\_Pos) }}
\DoxyCodeLine{21644 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM8           DBGMCU\_APB2FZ1\_DBG\_TIM8\_Msk}}
\DoxyCodeLine{21645 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM15\_Pos      (16U)}}
\DoxyCodeLine{21646 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM15\_Msk      (0x1UL << DBGMCU\_APB2FZ1\_DBG\_TIM15\_Pos) }}
\DoxyCodeLine{21647 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM15          DBGMCU\_APB2FZ1\_DBG\_TIM15\_Msk}}
\DoxyCodeLine{21648 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM16\_Pos      (17U)}}
\DoxyCodeLine{21649 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM16\_Msk      (0x1UL << DBGMCU\_APB2FZ1\_DBG\_TIM16\_Pos) }}
\DoxyCodeLine{21650 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM16          DBGMCU\_APB2FZ1\_DBG\_TIM16\_Msk}}
\DoxyCodeLine{21651 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM17\_Pos      (18U)}}
\DoxyCodeLine{21652 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM17\_Msk      (0x1UL << DBGMCU\_APB2FZ1\_DBG\_TIM17\_Pos) }}
\DoxyCodeLine{21653 \textcolor{preprocessor}{\#define DBGMCU\_APB2FZ1\_DBG\_TIM17          DBGMCU\_APB2FZ1\_DBG\_TIM17\_Msk}}
\DoxyCodeLine{21654 \textcolor{comment}{/********************  Bit definition for APB4FZ1 register  ************/}}
\DoxyCodeLine{21655 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_I2C4\_Pos       (7U)}}
\DoxyCodeLine{21656 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_I2C4\_Msk       (0x1UL << DBGMCU\_APB4FZ1\_DBG\_I2C4\_Pos) }}
\DoxyCodeLine{21657 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_I2C4           DBGMCU\_APB4FZ1\_DBG\_I2C4\_Msk}}
\DoxyCodeLine{21658 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM2\_Pos     (9U)}}
\DoxyCodeLine{21659 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM2\_Msk     (0x1UL << DBGMCU\_APB4FZ1\_DBG\_LPTIM2\_Pos) }}
\DoxyCodeLine{21660 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM2         DBGMCU\_APB4FZ1\_DBG\_LPTIM2\_Msk}}
\DoxyCodeLine{21661 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM3\_Pos     (10U)}}
\DoxyCodeLine{21662 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM3\_Msk     (0x1UL << DBGMCU\_APB4FZ1\_DBG\_LPTIM3\_Pos) }}
\DoxyCodeLine{21663 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM3         DBGMCU\_APB4FZ1\_DBG\_LPTIM3\_Msk}}
\DoxyCodeLine{21664 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM4\_Pos     (11U)}}
\DoxyCodeLine{21665 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM4\_Msk     (0x1UL << DBGMCU\_APB4FZ1\_DBG\_LPTIM4\_Pos) }}
\DoxyCodeLine{21666 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM4         DBGMCU\_APB4FZ1\_DBG\_LPTIM4\_Msk}}
\DoxyCodeLine{21667 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM5\_Pos     (12U)}}
\DoxyCodeLine{21668 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM5\_Msk     (0x1UL << DBGMCU\_APB4FZ1\_DBG\_LPTIM5\_Pos) }}
\DoxyCodeLine{21669 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_LPTIM5         DBGMCU\_APB4FZ1\_DBG\_LPTIM5\_Msk}}
\DoxyCodeLine{21670 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_RTC\_Pos        (16U)}}
\DoxyCodeLine{21671 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_RTC\_Msk        (0x1UL << DBGMCU\_APB4FZ1\_DBG\_RTC\_Pos) }}
\DoxyCodeLine{21672 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_RTC            DBGMCU\_APB4FZ1\_DBG\_RTC\_Msk}}
\DoxyCodeLine{21673 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_IWDG1\_Pos      (18U)}}
\DoxyCodeLine{21674 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_IWDG1\_Msk      (0x1UL << DBGMCU\_APB4FZ1\_DBG\_IWDG1\_Pos) }}
\DoxyCodeLine{21675 \textcolor{preprocessor}{\#define DBGMCU\_APB4FZ1\_DBG\_IWDG1          DBGMCU\_APB4FZ1\_DBG\_IWDG1\_Msk}}
\DoxyCodeLine{21676 \textcolor{comment}{/********************  Bit definition for DBGMCU\_PIDR4 register  ************/}}
\DoxyCodeLine{21677 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_JEP106CON\_Pos        (0U)}}
\DoxyCodeLine{21678 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_JEP106CON\_Msk        (0xFUL << DBGMCU\_PIDR4\_JEP106CON\_Pos) }}
\DoxyCodeLine{21679 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_JEP106CON            DBGMCU\_PIDR4\_JEP106CON\_Msk}}
\DoxyCodeLine{21680 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_4KCOUNT\_Pos          (4U)}}
\DoxyCodeLine{21681 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_4KCOUNT\_Msk          (0xFUL << DBGMCU\_PIDR4\_4KCOUNT\_Pos)   }}
\DoxyCodeLine{21682 \textcolor{preprocessor}{\#define DBGMCU\_PIDR4\_4KCOUNT              DBGMCU\_PIDR4\_4KCOUNT\_Msk}}
\DoxyCodeLine{21683 \textcolor{comment}{/********************  Bit definition for DBGMCU\_PIDR0 register  ************/}}
\DoxyCodeLine{21684 \textcolor{preprocessor}{\#define DBGMCU\_PIDR0\_PARTNUM\_Pos        (0U)}}
\DoxyCodeLine{21685 \textcolor{preprocessor}{\#define DBGMCU\_PIDR0\_PARTNUM\_Msk        (0xFFUL << DBGMCU\_PIDR0\_PARTNUM\_Pos) }}
\DoxyCodeLine{21686 \textcolor{preprocessor}{\#define DBGMCU\_PIDR0\_PARTNUM            DBGMCU\_PIDR0\_PARTNUM\_Msk}}
\DoxyCodeLine{21687 \textcolor{comment}{/********************  Bit definition for DBGMCU\_PIDR1 register  ************/}}
\DoxyCodeLine{21688 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_PARTNUM\_Pos        (0U)}}
\DoxyCodeLine{21689 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_PARTNUM\_Msk        (0xFUL << DBGMCU\_PIDR1\_PARTNUM\_Pos)  }}
\DoxyCodeLine{21690 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_PARTNUM            DBGMCU\_PIDR1\_PARTNUM\_Msk}}
\DoxyCodeLine{21691 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_JEP106ID\_Pos       (4U)}}
\DoxyCodeLine{21692 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_JEP106ID\_Msk       (0xFUL << DBGMCU\_PIDR1\_JEP106ID\_Pos) }}
\DoxyCodeLine{21693 \textcolor{preprocessor}{\#define DBGMCU\_PIDR1\_JEP106ID           DBGMCU\_PIDR1\_JEP106ID\_Msk}}
\DoxyCodeLine{21694 \textcolor{comment}{/********************  Bit definition for DBGMCU\_PIDR2 register  ************/}}
\DoxyCodeLine{21695 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEP106ID\_Pos        (0U)}}
\DoxyCodeLine{21696 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEP106ID\_Msk        (0x7UL << DBGMCU\_PIDR2\_JEP106ID\_Pos)  }}
\DoxyCodeLine{21697 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEP106ID            DBGMCU\_PIDR2\_JEP106ID\_Msk}}
\DoxyCodeLine{21698 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEDEC\_Pos           (3U)}}
\DoxyCodeLine{21699 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEDEC\_Msk           (0x1UL << DBGMCU\_PIDR2\_JEDEC\_Pos)  }}
\DoxyCodeLine{21700 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_JEDEC               DBGMCU\_PIDR2\_JEDEC\_Msk}}
\DoxyCodeLine{21701 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_REVISION\_Pos        (4U)}}
\DoxyCodeLine{21702 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_REVISION\_Msk        (0xFUL << DBGMCU\_PIDR2\_REVISION\_Pos) }}
\DoxyCodeLine{21703 \textcolor{preprocessor}{\#define DBGMCU\_PIDR2\_REVISION            DBGMCU\_PIDR2\_REVISION\_Msk}}
\DoxyCodeLine{21704 \textcolor{comment}{/********************  Bit definition for DBGMCU\_PIDR3 register  ************/}}
\DoxyCodeLine{21705 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_CMOD\_Pos            (0U)}}
\DoxyCodeLine{21706 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_CMOD\_Msk            (0xFUL << DBGMCU\_PIDR3\_CMOD\_Pos)  }}
\DoxyCodeLine{21707 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_CMOD                DBGMCU\_PIDR3\_CMOD\_Msk}}
\DoxyCodeLine{21708 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_REVAND\_Pos          (4U)}}
\DoxyCodeLine{21709 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_REVAND\_Msk          (0xFUL << DBGMCU\_PIDR3\_REVAND\_Pos) }}
\DoxyCodeLine{21710 \textcolor{preprocessor}{\#define DBGMCU\_PIDR3\_REVAND              DBGMCU\_PIDR3\_REVAND\_Msk}}
\DoxyCodeLine{21711 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CIDR0 register  ************/}}
\DoxyCodeLine{21712 \textcolor{preprocessor}{\#define DBGMCU\_CIR0\_PREAMBLE\_Pos         (0U)}}
\DoxyCodeLine{21713 \textcolor{preprocessor}{\#define DBGMCU\_CIR0\_PREAMBLE\_Msk         (0xFFUL << DBGMCU\_CIR0\_PREAMBLE\_Pos) }}
\DoxyCodeLine{21714 \textcolor{preprocessor}{\#define DBGMCU\_CIR0\_PREAMBLE             DBGMCU\_CIR0\_PREAMBLE\_Msk}}
\DoxyCodeLine{21715 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CIDR1 register  ************/}}
\DoxyCodeLine{21716 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_PREAMBLE\_Pos         (0U)}}
\DoxyCodeLine{21717 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_PREAMBLE\_Msk         (0xFUL << DBGMCU\_CIR1\_PREAMBLE\_Pos)  }}
\DoxyCodeLine{21718 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_PREAMBLE             DBGMCU\_CIR1\_PREAMBLE\_Msk}}
\DoxyCodeLine{21719 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_CLASS\_Pos            (4U)}}
\DoxyCodeLine{21720 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_CLASS\_Msk            (0xFUL << DBGMCU\_CIR1\_CLASS\_Pos) }}
\DoxyCodeLine{21721 \textcolor{preprocessor}{\#define DBGMCU\_CIR1\_CLASS                DBGMCU\_CIR1\_CLASS\_Msk}}
\DoxyCodeLine{21722 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CIDR2 register  ************/}}
\DoxyCodeLine{21723 \textcolor{preprocessor}{\#define DBGMCU\_CIR2\_PREAMBLE\_Pos         (0U)}}
\DoxyCodeLine{21724 \textcolor{preprocessor}{\#define DBGMCU\_CIR2\_PREAMBLE\_Msk         (0xFFUL << DBGMCU\_CIR2\_PREAMBLE\_Pos) }}
\DoxyCodeLine{21725 \textcolor{preprocessor}{\#define DBGMCU\_CIR2\_PREAMBLE             DBGMCU\_CIR2\_PREAMBLE\_Msk}}
\DoxyCodeLine{21726 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CIDR3 register  ************/}}
\DoxyCodeLine{21727 \textcolor{preprocessor}{\#define DBGMCU\_CIR3\_PREAMBLE\_Pos         (0U)}}
\DoxyCodeLine{21728 \textcolor{preprocessor}{\#define DBGMCU\_CIR3\_PREAMBLE\_Msk         (0xFFUL << DBGMCU\_CIR3\_PREAMBLE\_Pos) }}
\DoxyCodeLine{21729 \textcolor{preprocessor}{\#define DBGMCU\_CIR3\_PREAMBLE             DBGMCU\_CIR3\_PREAMBLE\_Msk}}
\DoxyCodeLine{21730 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21731 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21732 \textcolor{comment}{/*                             RAM ECC monitoring                             */}}
\DoxyCodeLine{21733 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21734 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21735 \textcolor{comment}{/******************  Bit definition for RAMECC\_IER register  ******************/}}
\DoxyCodeLine{21736 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEBWIE\_Pos         (3U)}}
\DoxyCodeLine{21737 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEBWIE\_Msk         (0x1UL << RAMECC\_IER\_GECCDEBWIE\_Pos)  }}
\DoxyCodeLine{21738 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEBWIE             RAMECC\_IER\_GECCDEBWIE\_Msk             }}
\DoxyCodeLine{21739 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEIE\_Pos           (2U)}}
\DoxyCodeLine{21740 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEIE\_Msk           (0x1UL << RAMECC\_IER\_GECCDEIE\_Pos)    }}
\DoxyCodeLine{21741 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCDEIE               RAMECC\_IER\_GECCDEIE\_Msk               }}
\DoxyCodeLine{21742 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCSEIE\_Pos           (1U)}}
\DoxyCodeLine{21743 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCSEIE\_Msk           (0x1UL << RAMECC\_IER\_GECCSEIE\_Pos)    }}
\DoxyCodeLine{21744 \textcolor{preprocessor}{\#define RAMECC\_IER\_GECCSEIE               RAMECC\_IER\_GECCSEIE\_Msk               }}
\DoxyCodeLine{21745 \textcolor{preprocessor}{\#define RAMECC\_IER\_GIE\_Pos                (0U)}}
\DoxyCodeLine{21746 \textcolor{preprocessor}{\#define RAMECC\_IER\_GIE\_Msk                (0x1UL << RAMECC\_IER\_GIE\_Pos)         }}
\DoxyCodeLine{21747 \textcolor{preprocessor}{\#define RAMECC\_IER\_GIE                    RAMECC\_IER\_GIE\_Msk                    }}
\DoxyCodeLine{21749 \textcolor{comment}{/*******************  Bit definition for RAMECC\_CR register  ******************/}}
\DoxyCodeLine{21750 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCELEN\_Pos             (5U)}}
\DoxyCodeLine{21751 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCELEN\_Msk             (0x1UL << RAMECC\_CR\_ECCELEN\_Pos)      }}
\DoxyCodeLine{21752 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCELEN                 RAMECC\_CR\_ECCELEN\_Msk                 }}
\DoxyCodeLine{21753 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEBWIE\_Pos           (4U)}}
\DoxyCodeLine{21754 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEBWIE\_Msk           (0x1UL << RAMECC\_CR\_ECCDEBWIE\_Pos)    }}
\DoxyCodeLine{21755 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEBWIE               RAMECC\_CR\_ECCDEBWIE\_Msk               }}
\DoxyCodeLine{21756 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEIE\_Pos             (3U)}}
\DoxyCodeLine{21757 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEIE\_Msk             (0x1UL << RAMECC\_CR\_ECCDEIE\_Pos)      }}
\DoxyCodeLine{21758 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCDEIE                 RAMECC\_CR\_ECCDEIE\_Msk                 }}
\DoxyCodeLine{21759 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCSEIE\_Pos             (2U)}}
\DoxyCodeLine{21760 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCSEIE\_Msk             (0x1UL << RAMECC\_CR\_ECCSEIE\_Pos)      }}
\DoxyCodeLine{21761 \textcolor{preprocessor}{\#define RAMECC\_CR\_ECCSEIE                 RAMECC\_CR\_ECCSEIE\_Msk                 }}
\DoxyCodeLine{21763 \textcolor{comment}{/*******************  Bit definition for RAMECC\_SR register  ******************/}}
\DoxyCodeLine{21764 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEBWDF\_Pos             (2U)}}
\DoxyCodeLine{21765 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEBWDF\_Msk             (0x1UL << RAMECC\_SR\_DEBWDF\_Pos)        }}
\DoxyCodeLine{21766 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEBWDF                 RAMECC\_SR\_DEBWDF\_Msk                   }}
\DoxyCodeLine{21767 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEDF\_Pos               (1U)}}
\DoxyCodeLine{21768 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEDF\_Msk               (0x1UL << RAMECC\_SR\_DEDF\_Pos)          }}
\DoxyCodeLine{21769 \textcolor{preprocessor}{\#define RAMECC\_SR\_DEDF                   RAMECC\_SR\_DEDF\_Msk                     }}
\DoxyCodeLine{21770 \textcolor{preprocessor}{\#define RAMECC\_SR\_SEDCF\_Pos              (0U)}}
\DoxyCodeLine{21771 \textcolor{preprocessor}{\#define RAMECC\_SR\_SEDCF\_Msk              (0x1UL << RAMECC\_SR\_SEDCF\_Pos)         }}
\DoxyCodeLine{21772 \textcolor{preprocessor}{\#define RAMECC\_SR\_SEDCF                  RAMECC\_SR\_SEDCF\_Msk                    }}
\DoxyCodeLine{21774 \textcolor{comment}{/******************  Bit definition for RAMECC\_FAR register  ******************/}}
\DoxyCodeLine{21775 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FADD\_Pos              (0U)}}
\DoxyCodeLine{21776 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FADD\_Msk              (0xFFFFFFFFUL << RAMECC\_FAR\_FADD\_Pos)  }}
\DoxyCodeLine{21777 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FADD                  RAMECC\_FAR\_FADD\_Msk                    }}
\DoxyCodeLine{21779 \textcolor{comment}{/******************  Bit definition for RAMECC\_FDRL register  *****************/}}
\DoxyCodeLine{21780 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAL\_Pos            (0U)}}
\DoxyCodeLine{21781 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAL\_Msk            (0xFFFFFFFFUL << RAMECC\_FAR\_FDATAL\_Pos)}}
\DoxyCodeLine{21782 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAL                RAMECC\_FAR\_FDATAL\_Msk                  }}
\DoxyCodeLine{21784 \textcolor{comment}{/******************  Bit definition for RAMECC\_FDRH register  *****************/}}
\DoxyCodeLine{21785 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAH\_Pos            (0U)}}
\DoxyCodeLine{21786 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAH\_Msk            (0xFFFFFFFFUL << RAMECC\_FAR\_FDATAH\_Pos)}}
\DoxyCodeLine{21787 \textcolor{preprocessor}{\#define RAMECC\_FAR\_FDATAH                RAMECC\_FAR\_FDATAH\_Msk                  }\textcolor{comment}{/* Failing data high (64-\/bit memory) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{21788 }
\DoxyCodeLine{21789 \textcolor{comment}{/*****************  Bit definition for RAMECC\_FECR register  ******************/}}
\DoxyCodeLine{21790 \textcolor{preprocessor}{\#define RAMECC\_FECR\_FEC\_Pos              (0U)}}
\DoxyCodeLine{21791 \textcolor{preprocessor}{\#define RAMECC\_FECR\_FEC\_Msk              (0xFFFFFFFFUL << RAMECC\_FECR\_FEC\_Pos)  }}
\DoxyCodeLine{21792 \textcolor{preprocessor}{\#define RAMECC\_FECR\_FEC                  RAMECC\_FECR\_FEC\_Msk                    }}
\DoxyCodeLine{21794 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21795 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21796 \textcolor{comment}{/*                                MDIOS                                        */}}
\DoxyCodeLine{21797 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21798 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21799 \textcolor{comment}{/********************  Bit definition for MDIOS\_CR register  *******************/}}
\DoxyCodeLine{21800 \textcolor{preprocessor}{\#define MDIOS\_CR\_EN\_Pos                (0U)}}
\DoxyCodeLine{21801 \textcolor{preprocessor}{\#define MDIOS\_CR\_EN\_Msk                (0x1UL << MDIOS\_CR\_EN\_Pos)              }}
\DoxyCodeLine{21802 \textcolor{preprocessor}{\#define MDIOS\_CR\_EN                    MDIOS\_CR\_EN\_Msk                         }}
\DoxyCodeLine{21803 \textcolor{preprocessor}{\#define MDIOS\_CR\_WRIE\_Pos              (1U)}}
\DoxyCodeLine{21804 \textcolor{preprocessor}{\#define MDIOS\_CR\_WRIE\_Msk              (0x1UL << MDIOS\_CR\_WRIE\_Pos)            }}
\DoxyCodeLine{21805 \textcolor{preprocessor}{\#define MDIOS\_CR\_WRIE                  MDIOS\_CR\_WRIE\_Msk                       }}
\DoxyCodeLine{21806 \textcolor{preprocessor}{\#define MDIOS\_CR\_RDIE\_Pos              (2U)}}
\DoxyCodeLine{21807 \textcolor{preprocessor}{\#define MDIOS\_CR\_RDIE\_Msk              (0x1UL << MDIOS\_CR\_RDIE\_Pos)            }}
\DoxyCodeLine{21808 \textcolor{preprocessor}{\#define MDIOS\_CR\_RDIE                  MDIOS\_CR\_RDIE\_Msk                       }}
\DoxyCodeLine{21809 \textcolor{preprocessor}{\#define MDIOS\_CR\_EIE\_Pos               (3U)}}
\DoxyCodeLine{21810 \textcolor{preprocessor}{\#define MDIOS\_CR\_EIE\_Msk               (0x1UL << MDIOS\_CR\_EIE\_Pos)             }}
\DoxyCodeLine{21811 \textcolor{preprocessor}{\#define MDIOS\_CR\_EIE                   MDIOS\_CR\_EIE\_Msk                        }}
\DoxyCodeLine{21812 \textcolor{preprocessor}{\#define MDIOS\_CR\_DPC\_Pos               (7U)}}
\DoxyCodeLine{21813 \textcolor{preprocessor}{\#define MDIOS\_CR\_DPC\_Msk               (0x1UL << MDIOS\_CR\_DPC\_Pos)             }}
\DoxyCodeLine{21814 \textcolor{preprocessor}{\#define MDIOS\_CR\_DPC                   MDIOS\_CR\_DPC\_Msk                        }}
\DoxyCodeLine{21815 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_Pos      (8U)}}
\DoxyCodeLine{21816 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_Msk      (0x1FUL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)   }}
\DoxyCodeLine{21817 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS          MDIOS\_CR\_PORT\_ADDRESS\_Msk               }}
\DoxyCodeLine{21818 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_0        (0x01UL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)    }}
\DoxyCodeLine{21819 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_1        (0x02UL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)    }}
\DoxyCodeLine{21820 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_2        (0x04UL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)    }}
\DoxyCodeLine{21821 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_3        (0x08UL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)    }}
\DoxyCodeLine{21822 \textcolor{preprocessor}{\#define MDIOS\_CR\_PORT\_ADDRESS\_4        (0x10UL << MDIOS\_CR\_PORT\_ADDRESS\_Pos)    }}
\DoxyCodeLine{21824 \textcolor{comment}{/********************  Bit definition for MDIOS\_SR register  *******************/}}
\DoxyCodeLine{21825 \textcolor{preprocessor}{\#define MDIOS\_SR\_PERF\_Pos              (0U)}}
\DoxyCodeLine{21826 \textcolor{preprocessor}{\#define MDIOS\_SR\_PERF\_Msk              (0x1UL << MDIOS\_SR\_PERF\_Pos)            }}
\DoxyCodeLine{21827 \textcolor{preprocessor}{\#define MDIOS\_SR\_PERF                  MDIOS\_SR\_PERF\_Msk                       }}
\DoxyCodeLine{21828 \textcolor{preprocessor}{\#define MDIOS\_SR\_SERF\_Pos              (1U)}}
\DoxyCodeLine{21829 \textcolor{preprocessor}{\#define MDIOS\_SR\_SERF\_Msk              (0x1UL << MDIOS\_SR\_SERF\_Pos)            }}
\DoxyCodeLine{21830 \textcolor{preprocessor}{\#define MDIOS\_SR\_SERF                  MDIOS\_SR\_SERF\_Msk                       }}
\DoxyCodeLine{21831 \textcolor{preprocessor}{\#define MDIOS\_SR\_TERF\_Pos              (2U)}}
\DoxyCodeLine{21832 \textcolor{preprocessor}{\#define MDIOS\_SR\_TERF\_Msk              (0x1UL << MDIOS\_SR\_TERF\_Pos)            }}
\DoxyCodeLine{21833 \textcolor{preprocessor}{\#define MDIOS\_SR\_TERF                  MDIOS\_SR\_TERF\_Msk                       }}
\DoxyCodeLine{21835 \textcolor{comment}{/********************  Bit definition for MDIOS\_CLRFR register  *******************/}}
\DoxyCodeLine{21836 \textcolor{preprocessor}{\#define MDIOS\_SR\_CPERF\_Pos             (0U)}}
\DoxyCodeLine{21837 \textcolor{preprocessor}{\#define MDIOS\_SR\_CPERF\_Msk             (0x1UL << MDIOS\_SR\_CPERF\_Pos)           }}
\DoxyCodeLine{21838 \textcolor{preprocessor}{\#define MDIOS\_SR\_CPERF                 MDIOS\_SR\_CPERF\_Msk                      }}
\DoxyCodeLine{21839 \textcolor{preprocessor}{\#define MDIOS\_SR\_CSERF\_Pos             (1U)}}
\DoxyCodeLine{21840 \textcolor{preprocessor}{\#define MDIOS\_SR\_CSERF\_Msk             (0x1UL << MDIOS\_SR\_CSERF\_Pos)           }}
\DoxyCodeLine{21841 \textcolor{preprocessor}{\#define MDIOS\_SR\_CSERF                 MDIOS\_SR\_CSERF\_Msk                      }}
\DoxyCodeLine{21842 \textcolor{preprocessor}{\#define MDIOS\_SR\_CTERF\_Pos             (2U)}}
\DoxyCodeLine{21843 \textcolor{preprocessor}{\#define MDIOS\_SR\_CTERF\_Msk             (0x1UL << MDIOS\_SR\_CTERF\_Pos)           }}
\DoxyCodeLine{21844 \textcolor{preprocessor}{\#define MDIOS\_SR\_CTERF                 MDIOS\_SR\_CTERF\_Msk                      }}
\DoxyCodeLine{21846 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21847 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21848 \textcolor{comment}{/*                                       USB\_OTG                              */}}
\DoxyCodeLine{21849 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{21850 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{21851 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGCTL register  ********************/}}
\DoxyCodeLine{21852 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Pos               (0U)}}
\DoxyCodeLine{21853 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_SRQSCS\_Pos) }}
\DoxyCodeLine{21854 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                   USB\_OTG\_GOTGCTL\_SRQSCS\_Msk    }}
\DoxyCodeLine{21855 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Pos                  (1U)}}
\DoxyCodeLine{21856 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Msk                  (0x1UL << USB\_OTG\_GOTGCTL\_SRQ\_Pos) }}
\DoxyCodeLine{21857 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                      USB\_OTG\_GOTGCTL\_SRQ\_Msk       }}
\DoxyCodeLine{21858 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN\_Pos             (2U)}}
\DoxyCodeLine{21859 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_VBVALOEN\_Pos) }}
\DoxyCodeLine{21860 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOEN                 USB\_OTG\_GOTGCTL\_VBVALOEN\_Msk  }}
\DoxyCodeLine{21861 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL\_Pos            (3U)}}
\DoxyCodeLine{21862 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL\_Msk            (0x1UL << USB\_OTG\_GOTGCTL\_VBVALOVAL\_Pos) }}
\DoxyCodeLine{21863 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_VBVALOVAL                USB\_OTG\_GOTGCTL\_VBVALOVAL\_Msk }}
\DoxyCodeLine{21864 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN\_Pos              (4U)}}
\DoxyCodeLine{21865 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_AVALOEN\_Pos) }}
\DoxyCodeLine{21866 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOEN                  USB\_OTG\_GOTGCTL\_AVALOEN\_Msk   }}
\DoxyCodeLine{21867 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL\_Pos             (5U)}}
\DoxyCodeLine{21868 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_AVALOVAL\_Pos) }}
\DoxyCodeLine{21869 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_AVALOVAL                 USB\_OTG\_GOTGCTL\_AVALOVAL\_Msk  }}
\DoxyCodeLine{21870 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN\_Pos              (6U)}}
\DoxyCodeLine{21871 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_BVALOEN\_Pos) }}
\DoxyCodeLine{21872 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOEN                  USB\_OTG\_GOTGCTL\_BVALOEN\_Msk   }}
\DoxyCodeLine{21873 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL\_Pos             (7U)}}
\DoxyCodeLine{21874 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL\_Msk             (0x1UL << USB\_OTG\_GOTGCTL\_BVALOVAL\_Pos) }}
\DoxyCodeLine{21875 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BVALOVAL                 USB\_OTG\_GOTGCTL\_BVALOVAL\_Msk  }}
\DoxyCodeLine{21876 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Pos               (8U)}}
\DoxyCodeLine{21877 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_HNGSCS\_Pos) }}
\DoxyCodeLine{21878 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                   USB\_OTG\_GOTGCTL\_HNGSCS\_Msk    }}
\DoxyCodeLine{21879 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Pos                (9U)}}
\DoxyCodeLine{21880 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_HNPRQ\_Pos) }}
\DoxyCodeLine{21881 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                    USB\_OTG\_GOTGCTL\_HNPRQ\_Msk     }}
\DoxyCodeLine{21882 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos              (10U)}}
\DoxyCodeLine{21883 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos) }}
\DoxyCodeLine{21884 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                  USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk   }}
\DoxyCodeLine{21885 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Pos               (11U)}}
\DoxyCodeLine{21886 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_DHNPEN\_Pos) }}
\DoxyCodeLine{21887 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                   USB\_OTG\_GOTGCTL\_DHNPEN\_Msk    }}
\DoxyCodeLine{21888 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN\_Pos                 (12U)}}
\DoxyCodeLine{21889 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_EHEN\_Pos) }}
\DoxyCodeLine{21890 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_EHEN                     USB\_OTG\_GOTGCTL\_EHEN\_Msk      }}
\DoxyCodeLine{21891 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Pos               (16U)}}
\DoxyCodeLine{21892 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_CIDSTS\_Pos) }}
\DoxyCodeLine{21893 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                   USB\_OTG\_GOTGCTL\_CIDSTS\_Msk    }}
\DoxyCodeLine{21894 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Pos                 (17U)}}
\DoxyCodeLine{21895 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_DBCT\_Pos) }}
\DoxyCodeLine{21896 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                     USB\_OTG\_GOTGCTL\_DBCT\_Msk      }}
\DoxyCodeLine{21897 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Pos                (18U)}}
\DoxyCodeLine{21898 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_ASVLD\_Pos) }}
\DoxyCodeLine{21899 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                    USB\_OTG\_GOTGCTL\_ASVLD\_Msk     }}
\DoxyCodeLine{21900 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD\_Pos              (19U)}}
\DoxyCodeLine{21901 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_BSESVLD\_Pos) }}
\DoxyCodeLine{21902 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSESVLD                  USB\_OTG\_GOTGCTL\_BSESVLD\_Msk   }}
\DoxyCodeLine{21903 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER\_Pos               (20U)}}
\DoxyCodeLine{21904 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_OTGVER\_Pos) }}
\DoxyCodeLine{21905 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_OTGVER                   USB\_OTG\_GOTGCTL\_OTGVER\_Msk    }}
\DoxyCodeLine{21907 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{21908 }
\DoxyCodeLine{21909 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Pos                 (0U)}}
\DoxyCodeLine{21910 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Msk                 (0x3UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{21911 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                     USB\_OTG\_HCFG\_FSLSPCS\_Msk      }}
\DoxyCodeLine{21912 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0                   (0x1UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{21913 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1                   (0x2UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{21914 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Pos                   (2U)}}
\DoxyCodeLine{21915 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Msk                   (0x1UL << USB\_OTG\_HCFG\_FSLSS\_Pos) }}
\DoxyCodeLine{21916 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                       USB\_OTG\_HCFG\_FSLSS\_Msk        }}
\DoxyCodeLine{21918 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{21919 }
\DoxyCodeLine{21920 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Pos                    (0U)}}
\DoxyCodeLine{21921 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Msk                    (0x3UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{21922 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                        USB\_OTG\_DCFG\_DSPD\_Msk         }}
\DoxyCodeLine{21923 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                      (0x1UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{21924 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                      (0x2UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{21925 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Pos                (2U)}}
\DoxyCodeLine{21926 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Msk                (0x1UL << USB\_OTG\_DCFG\_NZLSOHSK\_Pos) }}
\DoxyCodeLine{21927 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                    USB\_OTG\_DCFG\_NZLSOHSK\_Msk     }}
\DoxyCodeLine{21929 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Pos                     (4U)}}
\DoxyCodeLine{21930 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Msk                     (0x7FUL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21931 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                         USB\_OTG\_DCFG\_DAD\_Msk          }}
\DoxyCodeLine{21932 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                       (0x01UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21933 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                       (0x02UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21934 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                       (0x04UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21935 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                       (0x08UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21936 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                       (0x10UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21937 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                       (0x20UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21938 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                       (0x40UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{21940 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Pos                   (11U)}}
\DoxyCodeLine{21941 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Msk                   (0x3UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{21942 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                       USB\_OTG\_DCFG\_PFIVL\_Msk        }}
\DoxyCodeLine{21943 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                     (0x1UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{21944 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                     (0x2UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{21946 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Pos               (24U)}}
\DoxyCodeLine{21947 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Msk               (0x3UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{21948 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL                   USB\_OTG\_DCFG\_PERSCHIVL\_Msk    }}
\DoxyCodeLine{21949 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0                 (0x1UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{21950 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1                 (0x2UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{21952 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{21953 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Pos                (0U)}}
\DoxyCodeLine{21954 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Msk                (0x1UL << USB\_OTG\_PCGCR\_STPPCLK\_Pos) }}
\DoxyCodeLine{21955 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                    USB\_OTG\_PCGCR\_STPPCLK\_Msk     }}
\DoxyCodeLine{21956 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Pos               (1U)}}
\DoxyCodeLine{21957 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Msk               (0x1UL << USB\_OTG\_PCGCR\_GATEHCLK\_Pos) }}
\DoxyCodeLine{21958 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                   USB\_OTG\_PCGCR\_GATEHCLK\_Msk    }}
\DoxyCodeLine{21959 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Pos                (4U)}}
\DoxyCodeLine{21960 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Msk                (0x1UL << USB\_OTG\_PCGCR\_PHYSUSP\_Pos) }}
\DoxyCodeLine{21961 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                    USB\_OTG\_PCGCR\_PHYSUSP\_Msk     }}
\DoxyCodeLine{21963 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{21964 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Pos                (2U)}}
\DoxyCodeLine{21965 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Msk                (0x1UL << USB\_OTG\_GOTGINT\_SEDET\_Pos) }}
\DoxyCodeLine{21966 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                    USB\_OTG\_GOTGINT\_SEDET\_Msk     }}
\DoxyCodeLine{21967 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Pos              (8U)}}
\DoxyCodeLine{21968 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_SRSSCHG\_Pos) }}
\DoxyCodeLine{21969 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                  USB\_OTG\_GOTGINT\_SRSSCHG\_Msk   }}
\DoxyCodeLine{21970 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Pos              (9U)}}
\DoxyCodeLine{21971 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_HNSSCHG\_Pos) }}
\DoxyCodeLine{21972 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                  USB\_OTG\_GOTGINT\_HNSSCHG\_Msk   }}
\DoxyCodeLine{21973 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Pos               (17U)}}
\DoxyCodeLine{21974 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_HNGDET\_Pos) }}
\DoxyCodeLine{21975 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                   USB\_OTG\_GOTGINT\_HNGDET\_Msk    }}
\DoxyCodeLine{21976 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Pos              (18U)}}
\DoxyCodeLine{21977 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_ADTOCHG\_Pos) }}
\DoxyCodeLine{21978 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                  USB\_OTG\_GOTGINT\_ADTOCHG\_Msk   }}
\DoxyCodeLine{21979 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Pos               (19U)}}
\DoxyCodeLine{21980 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_DBCDNE\_Pos) }}
\DoxyCodeLine{21981 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                   USB\_OTG\_GOTGINT\_DBCDNE\_Msk    }}
\DoxyCodeLine{21983 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{21984 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Pos                  (0U)}}
\DoxyCodeLine{21985 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Msk                  (0x1UL << USB\_OTG\_DCTL\_RWUSIG\_Pos) }}
\DoxyCodeLine{21986 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                      USB\_OTG\_DCTL\_RWUSIG\_Msk       }}
\DoxyCodeLine{21987 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Pos                    (1U)}}
\DoxyCodeLine{21988 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Msk                    (0x1UL << USB\_OTG\_DCTL\_SDIS\_Pos) }}
\DoxyCodeLine{21989 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                        USB\_OTG\_DCTL\_SDIS\_Msk         }}
\DoxyCodeLine{21990 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Pos                  (2U)}}
\DoxyCodeLine{21991 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GINSTS\_Pos) }}
\DoxyCodeLine{21992 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                      USB\_OTG\_DCTL\_GINSTS\_Msk       }}
\DoxyCodeLine{21993 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Pos                  (3U)}}
\DoxyCodeLine{21994 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GONSTS\_Pos) }}
\DoxyCodeLine{21995 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                      USB\_OTG\_DCTL\_GONSTS\_Msk       }}
\DoxyCodeLine{21997 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Pos                    (4U)}}
\DoxyCodeLine{21998 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Msk                    (0x7UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{21999 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                        USB\_OTG\_DCTL\_TCTL\_Msk         }}
\DoxyCodeLine{22000 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                      (0x1UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{22001 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                      (0x2UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{22002 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                      (0x4UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{22003 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Pos                  (7U)}}
\DoxyCodeLine{22004 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGINAK\_Pos) }}
\DoxyCodeLine{22005 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                      USB\_OTG\_DCTL\_SGINAK\_Msk       }}
\DoxyCodeLine{22006 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Pos                  (8U)}}
\DoxyCodeLine{22007 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGINAK\_Pos) }}
\DoxyCodeLine{22008 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                      USB\_OTG\_DCTL\_CGINAK\_Msk       }}
\DoxyCodeLine{22009 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Pos                  (9U)}}
\DoxyCodeLine{22010 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGONAK\_Pos) }}
\DoxyCodeLine{22011 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                      USB\_OTG\_DCTL\_SGONAK\_Msk       }}
\DoxyCodeLine{22012 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Pos                  (10U)}}
\DoxyCodeLine{22013 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGONAK\_Pos) }}
\DoxyCodeLine{22014 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                      USB\_OTG\_DCTL\_CGONAK\_Msk       }}
\DoxyCodeLine{22015 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Pos                (11U)}}
\DoxyCodeLine{22016 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Msk                (0x1UL << USB\_OTG\_DCTL\_POPRGDNE\_Pos) }}
\DoxyCodeLine{22017 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                    USB\_OTG\_DCTL\_POPRGDNE\_Msk     }}
\DoxyCodeLine{22019 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{22020 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Pos                   (0U)}}
\DoxyCodeLine{22021 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Msk                   (0xFFFFUL << USB\_OTG\_HFIR\_FRIVL\_Pos) }}
\DoxyCodeLine{22022 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                       USB\_OTG\_HFIR\_FRIVL\_Msk        }}
\DoxyCodeLine{22024 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{22025 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Pos                  (0U)}}
\DoxyCodeLine{22026 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FRNUM\_Pos) }}
\DoxyCodeLine{22027 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                      USB\_OTG\_HFNUM\_FRNUM\_Msk       }}
\DoxyCodeLine{22028 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Pos                  (16U)}}
\DoxyCodeLine{22029 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FTREM\_Pos) }}
\DoxyCodeLine{22030 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                      USB\_OTG\_HFNUM\_FTREM\_Msk       }}
\DoxyCodeLine{22032 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{22033 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Pos                 (0U)}}
\DoxyCodeLine{22034 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Msk                 (0x1UL << USB\_OTG\_DSTS\_SUSPSTS\_Pos) }}
\DoxyCodeLine{22035 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                     USB\_OTG\_DSTS\_SUSPSTS\_Msk      }}
\DoxyCodeLine{22037 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Pos                 (1U)}}
\DoxyCodeLine{22038 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Msk                 (0x3UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{22039 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                     USB\_OTG\_DSTS\_ENUMSPD\_Msk      }}
\DoxyCodeLine{22040 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0                   (0x1UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{22041 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1                   (0x2UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{22042 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Pos                    (3U)}}
\DoxyCodeLine{22043 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Msk                    (0x1UL << USB\_OTG\_DSTS\_EERR\_Pos) }}
\DoxyCodeLine{22044 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                        USB\_OTG\_DSTS\_EERR\_Msk         }}
\DoxyCodeLine{22045 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Pos                   (8U)}}
\DoxyCodeLine{22046 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Msk                   (0x3FFFUL << USB\_OTG\_DSTS\_FNSOF\_Pos) }}
\DoxyCodeLine{22047 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                       USB\_OTG\_DSTS\_FNSOF\_Msk        }}
\DoxyCodeLine{22049 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{22050 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Pos                 (0U)}}
\DoxyCodeLine{22051 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Msk                 (0x1UL << USB\_OTG\_GAHBCFG\_GINT\_Pos) }}
\DoxyCodeLine{22052 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                     USB\_OTG\_GAHBCFG\_GINT\_Msk      }}
\DoxyCodeLine{22054 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos              (1U)}}
\DoxyCodeLine{22055 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk              (0xFUL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22056 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                  USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk   }}
\DoxyCodeLine{22057 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0                (0x0UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22058 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1                (0x1UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22059 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2                (0x3UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22060 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3                (0x5UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22061 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_4                (0x7UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{22062 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Pos                (5U)}}
\DoxyCodeLine{22063 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Msk                (0x1UL << USB\_OTG\_GAHBCFG\_DMAEN\_Pos) }}
\DoxyCodeLine{22064 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                    USB\_OTG\_GAHBCFG\_DMAEN\_Msk     }}
\DoxyCodeLine{22065 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Pos              (7U)}}
\DoxyCodeLine{22066 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Msk              (0x1UL << USB\_OTG\_GAHBCFG\_TXFELVL\_Pos) }}
\DoxyCodeLine{22067 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                  USB\_OTG\_GAHBCFG\_TXFELVL\_Msk   }}
\DoxyCodeLine{22068 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos             (8U)}}
\DoxyCodeLine{22069 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk             (0x1UL << USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos) }}
\DoxyCodeLine{22070 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                 USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk  }}
\DoxyCodeLine{22072 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{22073 }
\DoxyCodeLine{22074 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Pos                (0U)}}
\DoxyCodeLine{22075 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Msk                (0x7UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{22076 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                    USB\_OTG\_GUSBCFG\_TOCAL\_Msk     }}
\DoxyCodeLine{22077 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                  (0x1UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{22078 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                  (0x2UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{22079 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                  (0x4UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{22080 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Pos               (6U)}}
\DoxyCodeLine{22081 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_PHYSEL\_Pos) }}
\DoxyCodeLine{22082 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                   USB\_OTG\_GUSBCFG\_PHYSEL\_Msk    }}
\DoxyCodeLine{22083 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Pos               (8U)}}
\DoxyCodeLine{22084 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_SRPCAP\_Pos) }}
\DoxyCodeLine{22085 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                   USB\_OTG\_GUSBCFG\_SRPCAP\_Msk    }}
\DoxyCodeLine{22086 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Pos               (9U)}}
\DoxyCodeLine{22087 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_HNPCAP\_Pos) }}
\DoxyCodeLine{22088 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                   USB\_OTG\_GUSBCFG\_HNPCAP\_Msk    }}
\DoxyCodeLine{22090 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Pos                 (10U)}}
\DoxyCodeLine{22091 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Msk                 (0xFUL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{22092 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                     USB\_OTG\_GUSBCFG\_TRDT\_Msk      }}
\DoxyCodeLine{22093 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                   (0x1UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{22094 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                   (0x2UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{22095 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                   (0x4UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{22096 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                   (0x8UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{22097 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos              (15U)}}
\DoxyCodeLine{22098 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos) }}
\DoxyCodeLine{22099 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                  USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk   }}
\DoxyCodeLine{22100 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos             (17U)}}
\DoxyCodeLine{22101 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk             (0x1UL << USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos) }}
\DoxyCodeLine{22102 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                 USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk  }}
\DoxyCodeLine{22103 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Pos               (18U)}}
\DoxyCodeLine{22104 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_ULPIAR\_Pos) }}
\DoxyCodeLine{22105 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                   USB\_OTG\_GUSBCFG\_ULPIAR\_Msk    }}
\DoxyCodeLine{22106 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Pos              (19U)}}
\DoxyCodeLine{22107 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPICSM\_Pos) }}
\DoxyCodeLine{22108 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                  USB\_OTG\_GUSBCFG\_ULPICSM\_Msk   }}
\DoxyCodeLine{22109 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos           (20U)}}
\DoxyCodeLine{22110 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos) }}
\DoxyCodeLine{22111 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD               USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk }}
\DoxyCodeLine{22112 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos           (21U)}}
\DoxyCodeLine{22113 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos) }}
\DoxyCodeLine{22114 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI               USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk }}
\DoxyCodeLine{22115 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Pos                (22U)}}
\DoxyCodeLine{22116 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_TSDPS\_Pos) }}
\DoxyCodeLine{22117 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                    USB\_OTG\_GUSBCFG\_TSDPS\_Msk     }}
\DoxyCodeLine{22118 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Pos                 (23U)}}
\DoxyCodeLine{22119 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PCCI\_Pos) }}
\DoxyCodeLine{22120 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                     USB\_OTG\_GUSBCFG\_PCCI\_Msk      }}
\DoxyCodeLine{22121 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Pos                 (24U)}}
\DoxyCodeLine{22122 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PTCI\_Pos) }}
\DoxyCodeLine{22123 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                     USB\_OTG\_GUSBCFG\_PTCI\_Msk      }}
\DoxyCodeLine{22124 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos              (25U)}}
\DoxyCodeLine{22125 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos) }}
\DoxyCodeLine{22126 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                  USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk   }}
\DoxyCodeLine{22127 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Pos                (29U)}}
\DoxyCodeLine{22128 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FHMOD\_Pos) }}
\DoxyCodeLine{22129 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                    USB\_OTG\_GUSBCFG\_FHMOD\_Msk     }}
\DoxyCodeLine{22130 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Pos                (30U)}}
\DoxyCodeLine{22131 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FDMOD\_Pos) }}
\DoxyCodeLine{22132 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                    USB\_OTG\_GUSBCFG\_FDMOD\_Msk     }}
\DoxyCodeLine{22133 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Pos               (31U)}}
\DoxyCodeLine{22134 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_CTXPKT\_Pos) }}
\DoxyCodeLine{22135 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                   USB\_OTG\_GUSBCFG\_CTXPKT\_Msk    }}
\DoxyCodeLine{22137 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{22138 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Pos                (0U)}}
\DoxyCodeLine{22139 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_CSRST\_Pos) }}
\DoxyCodeLine{22140 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                    USB\_OTG\_GRSTCTL\_CSRST\_Msk     }}
\DoxyCodeLine{22141 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Pos                (1U)}}
\DoxyCodeLine{22142 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_HSRST\_Pos) }}
\DoxyCodeLine{22143 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                    USB\_OTG\_GRSTCTL\_HSRST\_Msk     }}
\DoxyCodeLine{22144 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Pos                (2U)}}
\DoxyCodeLine{22145 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_FCRST\_Pos) }}
\DoxyCodeLine{22146 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                    USB\_OTG\_GRSTCTL\_FCRST\_Msk     }}
\DoxyCodeLine{22147 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos              (4U)}}
\DoxyCodeLine{22148 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos) }}
\DoxyCodeLine{22149 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                  USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk   }}
\DoxyCodeLine{22150 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos              (5U)}}
\DoxyCodeLine{22151 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos) }}
\DoxyCodeLine{22152 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                  USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk   }}
\DoxyCodeLine{22154 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Pos               (6U)}}
\DoxyCodeLine{22155 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Msk               (0x1FUL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22156 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                   USB\_OTG\_GRSTCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{22157 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                 (0x01UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22158 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                 (0x02UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22159 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                 (0x04UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22160 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                 (0x08UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22161 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                 (0x10UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22162 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Pos               (30U)}}
\DoxyCodeLine{22163 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_DMAREQ\_Pos) }}
\DoxyCodeLine{22164 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                   USB\_OTG\_GRSTCTL\_DMAREQ\_Msk    }}
\DoxyCodeLine{22165 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Pos               (31U)}}
\DoxyCodeLine{22166 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_AHBIDL\_Pos) }}
\DoxyCodeLine{22167 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                   USB\_OTG\_GRSTCTL\_AHBIDL\_Msk    }}
\DoxyCodeLine{22169 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{22170 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Pos                (0U)}}
\DoxyCodeLine{22171 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DIEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{22172 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                    USB\_OTG\_DIEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{22173 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Pos                 (1U)}}
\DoxyCodeLine{22174 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DIEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{22175 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                     USB\_OTG\_DIEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{22176 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Pos                  (3U)}}
\DoxyCodeLine{22177 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_TOM\_Pos) }}
\DoxyCodeLine{22178 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                      USB\_OTG\_DIEPMSK\_TOM\_Msk       }}
\DoxyCodeLine{22179 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos            (4U)}}
\DoxyCodeLine{22180 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk            (0x1UL << USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{22181 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK                USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{22182 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Pos              (5U)}}
\DoxyCodeLine{22183 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNMM\_Pos) }}
\DoxyCodeLine{22184 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                  USB\_OTG\_DIEPMSK\_INEPNMM\_Msk   }}
\DoxyCodeLine{22185 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Pos              (6U)}}
\DoxyCodeLine{22186 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNEM\_Pos) }}
\DoxyCodeLine{22187 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                  USB\_OTG\_DIEPMSK\_INEPNEM\_Msk   }}
\DoxyCodeLine{22188 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Pos               (8U)}}
\DoxyCodeLine{22189 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Msk               (0x1UL << USB\_OTG\_DIEPMSK\_TXFURM\_Pos) }}
\DoxyCodeLine{22190 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                   USB\_OTG\_DIEPMSK\_TXFURM\_Msk    }}
\DoxyCodeLine{22191 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Pos                  (9U)}}
\DoxyCodeLine{22192 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_BIM\_Pos) }}
\DoxyCodeLine{22193 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                      USB\_OTG\_DIEPMSK\_BIM\_Msk       }}
\DoxyCodeLine{22195 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{22196 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos             (0U)}}
\DoxyCodeLine{22197 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk             (0xFFFFUL << USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos) }}
\DoxyCodeLine{22198 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                 USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk  }}
\DoxyCodeLine{22200 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos              (16U)}}
\DoxyCodeLine{22201 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22202 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                  USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk   }}
\DoxyCodeLine{22203 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22204 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22205 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22206 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22207 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22208 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22209 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22210 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{22212 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos              (24U)}}
\DoxyCodeLine{22213 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22214 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                  USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk   }}
\DoxyCodeLine{22215 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22216 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22217 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22218 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22219 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22220 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22221 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22222 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{22224 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{22225 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Pos                  (0U)}}
\DoxyCodeLine{22226 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Msk                  (0xFFFFUL << USB\_OTG\_HAINT\_HAINT\_Pos) }}
\DoxyCodeLine{22227 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                      USB\_OTG\_HAINT\_HAINT\_Msk       }}
\DoxyCodeLine{22229 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{22230 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Pos                (0U)}}
\DoxyCodeLine{22231 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{22232 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                    USB\_OTG\_DOEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{22233 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Pos                 (1U)}}
\DoxyCodeLine{22234 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{22235 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                     USB\_OTG\_DOEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{22236 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Pos              (2U)}}
\DoxyCodeLine{22237 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_AHBERRM\_Pos) }}
\DoxyCodeLine{22238 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM                  USB\_OTG\_DOEPMSK\_AHBERRM\_Msk      }}
\DoxyCodeLine{22239 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Pos                (3U)}}
\DoxyCodeLine{22240 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_STUPM\_Pos) }}
\DoxyCodeLine{22241 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                    USB\_OTG\_DOEPMSK\_STUPM\_Msk     }}
\DoxyCodeLine{22242 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Pos               (4U)}}
\DoxyCodeLine{22243 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Msk               (0x1UL << USB\_OTG\_DOEPMSK\_OTEPDM\_Pos) }}
\DoxyCodeLine{22244 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                   USB\_OTG\_DOEPMSK\_OTEPDM\_Msk    }}
\DoxyCodeLine{22245 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos             (5U)}}
\DoxyCodeLine{22246 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk             (0x1UL << USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos) }}
\DoxyCodeLine{22247 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM                 USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk  }}
\DoxyCodeLine{22248 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos              (6U)}}
\DoxyCodeLine{22249 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos) }}
\DoxyCodeLine{22250 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                  USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk   }}
\DoxyCodeLine{22251 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Pos                 (8U)}}
\DoxyCodeLine{22252 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_OPEM\_Pos) }}
\DoxyCodeLine{22253 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                     USB\_OTG\_DOEPMSK\_OPEM\_Msk      }}
\DoxyCodeLine{22254 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Pos                 (9U)}}
\DoxyCodeLine{22255 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_BOIM\_Pos) }}
\DoxyCodeLine{22256 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                     USB\_OTG\_DOEPMSK\_BOIM\_Msk      }}
\DoxyCodeLine{22257 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Pos                (12U)}}
\DoxyCodeLine{22258 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_BERRM\_Pos) }}
\DoxyCodeLine{22259 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM                    USB\_OTG\_DOEPMSK\_BERRM\_Msk      }}
\DoxyCodeLine{22260 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Pos                 (13U)}}
\DoxyCodeLine{22261 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_NAKM\_Pos) }}
\DoxyCodeLine{22262 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM                     USB\_OTG\_DOEPMSK\_NAKM\_Msk      }}
\DoxyCodeLine{22263 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Pos                (14U)}}
\DoxyCodeLine{22264 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_NYETM\_Pos) }}
\DoxyCodeLine{22265 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM                    USB\_OTG\_DOEPMSK\_NYETM\_Msk      }}
\DoxyCodeLine{22267 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{22268 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Pos                 (0U)}}
\DoxyCodeLine{22269 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_CMOD\_Pos) }}
\DoxyCodeLine{22270 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                     USB\_OTG\_GINTSTS\_CMOD\_Msk      }}
\DoxyCodeLine{22271 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Pos                 (1U)}}
\DoxyCodeLine{22272 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_MMIS\_Pos) }}
\DoxyCodeLine{22273 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                     USB\_OTG\_GINTSTS\_MMIS\_Msk      }}
\DoxyCodeLine{22274 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Pos               (2U)}}
\DoxyCodeLine{22275 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OTGINT\_Pos) }}
\DoxyCodeLine{22276 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                   USB\_OTG\_GINTSTS\_OTGINT\_Msk    }}
\DoxyCodeLine{22277 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Pos                  (3U)}}
\DoxyCodeLine{22278 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Msk                  (0x1UL << USB\_OTG\_GINTSTS\_SOF\_Pos) }}
\DoxyCodeLine{22279 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                      USB\_OTG\_GINTSTS\_SOF\_Msk       }}
\DoxyCodeLine{22280 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Pos               (4U)}}
\DoxyCodeLine{22281 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RXFLVL\_Pos) }}
\DoxyCodeLine{22282 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                   USB\_OTG\_GINTSTS\_RXFLVL\_Msk    }}
\DoxyCodeLine{22283 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Pos               (5U)}}
\DoxyCodeLine{22284 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_NPTXFE\_Pos) }}
\DoxyCodeLine{22285 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                   USB\_OTG\_GINTSTS\_NPTXFE\_Msk    }}
\DoxyCodeLine{22286 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Pos             (6U)}}
\DoxyCodeLine{22287 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_GINAKEFF\_Pos) }}
\DoxyCodeLine{22288 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                 USB\_OTG\_GINTSTS\_GINAKEFF\_Msk  }}
\DoxyCodeLine{22289 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos           (7U)}}
\DoxyCodeLine{22290 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk           (0x1UL << USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos) }}
\DoxyCodeLine{22291 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF               USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk }}
\DoxyCodeLine{22292 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Pos                (10U)}}
\DoxyCodeLine{22293 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_ESUSP\_Pos) }}
\DoxyCodeLine{22294 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                    USB\_OTG\_GINTSTS\_ESUSP\_Msk     }}
\DoxyCodeLine{22295 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Pos              (11U)}}
\DoxyCodeLine{22296 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_USBSUSP\_Pos) }}
\DoxyCodeLine{22297 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                  USB\_OTG\_GINTSTS\_USBSUSP\_Msk   }}
\DoxyCodeLine{22298 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Pos               (12U)}}
\DoxyCodeLine{22299 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_USBRST\_Pos) }}
\DoxyCodeLine{22300 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                   USB\_OTG\_GINTSTS\_USBRST\_Msk    }}
\DoxyCodeLine{22301 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Pos              (13U)}}
\DoxyCodeLine{22302 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ENUMDNE\_Pos) }}
\DoxyCodeLine{22303 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                  USB\_OTG\_GINTSTS\_ENUMDNE\_Msk   }}
\DoxyCodeLine{22304 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Pos              (14U)}}
\DoxyCodeLine{22305 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ISOODRP\_Pos) }}
\DoxyCodeLine{22306 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                  USB\_OTG\_GINTSTS\_ISOODRP\_Msk   }}
\DoxyCodeLine{22307 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Pos                 (15U)}}
\DoxyCodeLine{22308 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_EOPF\_Pos) }}
\DoxyCodeLine{22309 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                     USB\_OTG\_GINTSTS\_EOPF\_Msk      }}
\DoxyCodeLine{22310 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Pos               (18U)}}
\DoxyCodeLine{22311 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_IEPINT\_Pos) }}
\DoxyCodeLine{22312 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                   USB\_OTG\_GINTSTS\_IEPINT\_Msk    }}
\DoxyCodeLine{22313 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Pos               (19U)}}
\DoxyCodeLine{22314 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OEPINT\_Pos) }}
\DoxyCodeLine{22315 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                   USB\_OTG\_GINTSTS\_OEPINT\_Msk    }}
\DoxyCodeLine{22316 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Pos             (20U)}}
\DoxyCodeLine{22317 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_IISOIXFR\_Pos) }}
\DoxyCodeLine{22318 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                 USB\_OTG\_GINTSTS\_IISOIXFR\_Msk  }}
\DoxyCodeLine{22319 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos    (21U)}}
\DoxyCodeLine{22320 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk    (0x1UL << USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos) }}
\DoxyCodeLine{22321 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT        USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk }}
\DoxyCodeLine{22322 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos            (22U)}}
\DoxyCodeLine{22323 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk            (0x1UL << USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos) }}
\DoxyCodeLine{22324 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP                USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk }}
\DoxyCodeLine{22325 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET\_Pos               (23U)}}
\DoxyCodeLine{22326 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RSTDET\_Pos) }}
\DoxyCodeLine{22327 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RSTDET                   USB\_OTG\_GINTSTS\_RSTDET\_Msk    }}
\DoxyCodeLine{22328 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Pos              (24U)}}
\DoxyCodeLine{22329 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_HPRTINT\_Pos) }}
\DoxyCodeLine{22330 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                  USB\_OTG\_GINTSTS\_HPRTINT\_Msk   }}
\DoxyCodeLine{22331 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Pos                (25U)}}
\DoxyCodeLine{22332 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_HCINT\_Pos) }}
\DoxyCodeLine{22333 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                    USB\_OTG\_GINTSTS\_HCINT\_Msk     }}
\DoxyCodeLine{22334 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Pos                (26U)}}
\DoxyCodeLine{22335 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_PTXFE\_Pos) }}
\DoxyCodeLine{22336 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                    USB\_OTG\_GINTSTS\_PTXFE\_Msk     }}
\DoxyCodeLine{22337 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT\_Pos               (27U)}}
\DoxyCodeLine{22338 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_LPMINT\_Pos) }}
\DoxyCodeLine{22339 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_LPMINT                   USB\_OTG\_GINTSTS\_LPMINT\_Msk    }}
\DoxyCodeLine{22340 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Pos              (28U)}}
\DoxyCodeLine{22341 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_CIDSCHG\_Pos) }}
\DoxyCodeLine{22342 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                  USB\_OTG\_GINTSTS\_CIDSCHG\_Msk   }}
\DoxyCodeLine{22343 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Pos              (29U)}}
\DoxyCodeLine{22344 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_DISCINT\_Pos) }}
\DoxyCodeLine{22345 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                  USB\_OTG\_GINTSTS\_DISCINT\_Msk   }}
\DoxyCodeLine{22346 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Pos               (30U)}}
\DoxyCodeLine{22347 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_SRQINT\_Pos) }}
\DoxyCodeLine{22348 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                   USB\_OTG\_GINTSTS\_SRQINT\_Msk    }}
\DoxyCodeLine{22349 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Pos               (31U)}}
\DoxyCodeLine{22350 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_WKUINT\_Pos) }}
\DoxyCodeLine{22351 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                   USB\_OTG\_GINTSTS\_WKUINT\_Msk    }}
\DoxyCodeLine{22353 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{22354 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Pos                (1U)}}
\DoxyCodeLine{22355 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_MMISM\_Pos) }}
\DoxyCodeLine{22356 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                    USB\_OTG\_GINTMSK\_MMISM\_Msk     }}
\DoxyCodeLine{22357 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Pos               (2U)}}
\DoxyCodeLine{22358 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OTGINT\_Pos) }}
\DoxyCodeLine{22359 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                   USB\_OTG\_GINTMSK\_OTGINT\_Msk    }}
\DoxyCodeLine{22360 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Pos                 (3U)}}
\DoxyCodeLine{22361 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_SOFM\_Pos) }}
\DoxyCodeLine{22362 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                     USB\_OTG\_GINTMSK\_SOFM\_Msk      }}
\DoxyCodeLine{22363 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Pos              (4U)}}
\DoxyCodeLine{22364 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_RXFLVLM\_Pos) }}
\DoxyCodeLine{22365 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                  USB\_OTG\_GINTMSK\_RXFLVLM\_Msk   }}
\DoxyCodeLine{22366 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Pos              (5U)}}
\DoxyCodeLine{22367 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_NPTXFEM\_Pos) }}
\DoxyCodeLine{22368 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                  USB\_OTG\_GINTMSK\_NPTXFEM\_Msk   }}
\DoxyCodeLine{22369 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos            (6U)}}
\DoxyCodeLine{22370 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos) }}
\DoxyCodeLine{22371 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM                USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk }}
\DoxyCodeLine{22372 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos            (7U)}}
\DoxyCodeLine{22373 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos) }}
\DoxyCodeLine{22374 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM                USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk }}
\DoxyCodeLine{22375 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Pos               (10U)}}
\DoxyCodeLine{22376 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_ESUSPM\_Pos) }}
\DoxyCodeLine{22377 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                   USB\_OTG\_GINTMSK\_ESUSPM\_Msk    }}
\DoxyCodeLine{22378 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Pos             (11U)}}
\DoxyCodeLine{22379 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_USBSUSPM\_Pos) }}
\DoxyCodeLine{22380 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                 USB\_OTG\_GINTMSK\_USBSUSPM\_Msk  }}
\DoxyCodeLine{22381 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Pos               (12U)}}
\DoxyCodeLine{22382 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_USBRST\_Pos) }}
\DoxyCodeLine{22383 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                   USB\_OTG\_GINTMSK\_USBRST\_Msk    }}
\DoxyCodeLine{22384 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos             (13U)}}
\DoxyCodeLine{22385 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos) }}
\DoxyCodeLine{22386 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                 USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk  }}
\DoxyCodeLine{22387 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Pos             (14U)}}
\DoxyCodeLine{22388 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ISOODRPM\_Pos) }}
\DoxyCodeLine{22389 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                 USB\_OTG\_GINTMSK\_ISOODRPM\_Msk  }}
\DoxyCodeLine{22390 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Pos                (15U)}}
\DoxyCodeLine{22391 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_EOPFM\_Pos) }}
\DoxyCodeLine{22392 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                    USB\_OTG\_GINTMSK\_EOPFM\_Msk     }}
\DoxyCodeLine{22393 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Pos               (17U)}}
\DoxyCodeLine{22394 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_EPMISM\_Pos) }}
\DoxyCodeLine{22395 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                   USB\_OTG\_GINTMSK\_EPMISM\_Msk    }}
\DoxyCodeLine{22396 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Pos               (18U)}}
\DoxyCodeLine{22397 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_IEPINT\_Pos) }}
\DoxyCodeLine{22398 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                   USB\_OTG\_GINTMSK\_IEPINT\_Msk    }}
\DoxyCodeLine{22399 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Pos               (19U)}}
\DoxyCodeLine{22400 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OEPINT\_Pos) }}
\DoxyCodeLine{22401 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                   USB\_OTG\_GINTMSK\_OEPINT\_Msk    }}
\DoxyCodeLine{22402 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos            (20U)}}
\DoxyCodeLine{22403 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos) }}
\DoxyCodeLine{22404 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM                USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk }}
\DoxyCodeLine{22405 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos      (21U)}}
\DoxyCodeLine{22406 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk      (0x1UL << USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos) }}
\DoxyCodeLine{22407 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM          USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk }}
\DoxyCodeLine{22408 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Pos               (22U)}}
\DoxyCodeLine{22409 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_FSUSPM\_Pos) }}
\DoxyCodeLine{22410 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                   USB\_OTG\_GINTMSK\_FSUSPM\_Msk    }}
\DoxyCodeLine{22411 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM\_Pos               (23U)}}
\DoxyCodeLine{22412 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_RSTDEM\_Pos) }}
\DoxyCodeLine{22413 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RSTDEM                   USB\_OTG\_GINTMSK\_RSTDEM\_Msk    }}
\DoxyCodeLine{22414 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Pos                (24U)}}
\DoxyCodeLine{22415 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_PRTIM\_Pos) }}
\DoxyCodeLine{22416 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                    USB\_OTG\_GINTMSK\_PRTIM\_Msk     }}
\DoxyCodeLine{22417 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Pos                 (25U)}}
\DoxyCodeLine{22418 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_HCIM\_Pos) }}
\DoxyCodeLine{22419 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                     USB\_OTG\_GINTMSK\_HCIM\_Msk      }}
\DoxyCodeLine{22420 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Pos               (26U)}}
\DoxyCodeLine{22421 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_PTXFEM\_Pos) }}
\DoxyCodeLine{22422 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                   USB\_OTG\_GINTMSK\_PTXFEM\_Msk    }}
\DoxyCodeLine{22423 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM\_Pos              (27U)}}
\DoxyCodeLine{22424 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_LPMINTM\_Pos) }}
\DoxyCodeLine{22425 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_LPMINTM                  USB\_OTG\_GINTMSK\_LPMINTM\_Msk   }}
\DoxyCodeLine{22426 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos             (28U)}}
\DoxyCodeLine{22427 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos) }}
\DoxyCodeLine{22428 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                 USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk  }}
\DoxyCodeLine{22429 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Pos              (29U)}}
\DoxyCodeLine{22430 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_DISCINT\_Pos) }}
\DoxyCodeLine{22431 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                  USB\_OTG\_GINTMSK\_DISCINT\_Msk   }}
\DoxyCodeLine{22432 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Pos                (30U)}}
\DoxyCodeLine{22433 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_SRQIM\_Pos) }}
\DoxyCodeLine{22434 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                    USB\_OTG\_GINTMSK\_SRQIM\_Msk     }}
\DoxyCodeLine{22435 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Pos                 (31U)}}
\DoxyCodeLine{22436 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_WUIM\_Pos) }}
\DoxyCodeLine{22437 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                     USB\_OTG\_GINTMSK\_WUIM\_Msk      }}
\DoxyCodeLine{22439 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{22440 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Pos                 (0U)}}
\DoxyCodeLine{22441 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_IEPINT\_Pos) }}
\DoxyCodeLine{22442 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                     USB\_OTG\_DAINT\_IEPINT\_Msk      }}
\DoxyCodeLine{22443 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Pos                 (16U)}}
\DoxyCodeLine{22444 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_OEPINT\_Pos) }}
\DoxyCodeLine{22445 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                     USB\_OTG\_DAINT\_OEPINT\_Msk      }}
\DoxyCodeLine{22447 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{22448 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Pos              (0U)}}
\DoxyCodeLine{22449 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Msk              (0xFFFFUL << USB\_OTG\_HAINTMSK\_HAINTM\_Pos) }}
\DoxyCodeLine{22450 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  USB\_OTG\_HAINTMSK\_HAINTM\_Msk   }}
\DoxyCodeLine{22452 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{22453 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Pos                (0U)}}
\DoxyCodeLine{22454 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Msk                (0xFUL << USB\_OTG\_GRXSTSP\_EPNUM\_Pos) }}
\DoxyCodeLine{22455 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    USB\_OTG\_GRXSTSP\_EPNUM\_Msk     }}
\DoxyCodeLine{22456 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Pos                 (4U)}}
\DoxyCodeLine{22457 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Msk                 (0x7FFUL << USB\_OTG\_GRXSTSP\_BCNT\_Pos) }}
\DoxyCodeLine{22458 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     USB\_OTG\_GRXSTSP\_BCNT\_Msk      }}
\DoxyCodeLine{22459 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Pos                 (15U)}}
\DoxyCodeLine{22460 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Msk                 (0x3UL << USB\_OTG\_GRXSTSP\_DPID\_Pos) }}
\DoxyCodeLine{22461 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     USB\_OTG\_GRXSTSP\_DPID\_Msk      }}
\DoxyCodeLine{22462 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Pos               (17U)}}
\DoxyCodeLine{22463 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Msk               (0xFUL << USB\_OTG\_GRXSTSP\_PKTSTS\_Pos) }}
\DoxyCodeLine{22464 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   USB\_OTG\_GRXSTSP\_PKTSTS\_Msk    }}
\DoxyCodeLine{22466 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{22467 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Pos                (0U)}}
\DoxyCodeLine{22468 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_IEPM\_Pos) }}
\DoxyCodeLine{22469 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    USB\_OTG\_DAINTMSK\_IEPM\_Msk     }}
\DoxyCodeLine{22470 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Pos                (16U)}}
\DoxyCodeLine{22471 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_OEPM\_Pos) }}
\DoxyCodeLine{22472 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    USB\_OTG\_DAINTMSK\_OEPM\_Msk     }}
\DoxyCodeLine{22474 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{22475 }
\DoxyCodeLine{22476 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Pos                        (0U)}}
\DoxyCodeLine{22477 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Msk                        (0xFUL << USB\_OTG\_CHNUM\_Pos)  }}
\DoxyCodeLine{22478 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                            USB\_OTG\_CHNUM\_Msk             }}
\DoxyCodeLine{22479 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                          (0x1UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{22480 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                          (0x2UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{22481 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                          (0x4UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{22482 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                          (0x8UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{22483 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Pos                         (4U)}}
\DoxyCodeLine{22484 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Msk                         (0x7FFUL << USB\_OTG\_BCNT\_Pos) }}
\DoxyCodeLine{22485 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                             USB\_OTG\_BCNT\_Msk              }}
\DoxyCodeLine{22487 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Pos                         (15U)}}
\DoxyCodeLine{22488 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Msk                         (0x3UL << USB\_OTG\_DPID\_Pos)   }}
\DoxyCodeLine{22489 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                             USB\_OTG\_DPID\_Msk              }}
\DoxyCodeLine{22490 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                           (0x1UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{22491 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                           (0x2UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{22493 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Pos                       (17U)}}
\DoxyCodeLine{22494 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Msk                       (0xFUL << USB\_OTG\_PKTSTS\_Pos) }}
\DoxyCodeLine{22495 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                           USB\_OTG\_PKTSTS\_Msk            }}
\DoxyCodeLine{22496 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                         (0x1UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{22497 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                         (0x2UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{22498 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                         (0x4UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{22499 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                         (0x8UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{22501 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Pos                        (0U)}}
\DoxyCodeLine{22502 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Msk                        (0xFUL << USB\_OTG\_EPNUM\_Pos)  }}
\DoxyCodeLine{22503 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                            USB\_OTG\_EPNUM\_Msk             }}
\DoxyCodeLine{22504 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                          (0x1UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{22505 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                          (0x2UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{22506 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                          (0x4UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{22507 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                          (0x8UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{22509 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Pos                       (21U)}}
\DoxyCodeLine{22510 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Msk                       (0xFUL << USB\_OTG\_FRMNUM\_Pos) }}
\DoxyCodeLine{22511 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                           USB\_OTG\_FRMNUM\_Msk            }}
\DoxyCodeLine{22512 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                         (0x1UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{22513 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                         (0x2UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{22514 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                         (0x4UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{22515 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                         (0x8UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{22517 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{22518 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Pos                 (0U)}}
\DoxyCodeLine{22519 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Msk                 (0xFFFFUL << USB\_OTG\_GRXFSIZ\_RXFD\_Pos) }}
\DoxyCodeLine{22520 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                     USB\_OTG\_GRXFSIZ\_RXFD\_Msk      }}
\DoxyCodeLine{22522 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{22523 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos              (0U)}}
\DoxyCodeLine{22524 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk              (0xFFFFUL << USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos) }}
\DoxyCodeLine{22525 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk   }}
\DoxyCodeLine{22527 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{22528 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Pos                      (0U)}}
\DoxyCodeLine{22529 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Msk                      (0xFFFFUL << USB\_OTG\_NPTXFSA\_Pos) }}
\DoxyCodeLine{22530 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                          USB\_OTG\_NPTXFSA\_Msk           }}
\DoxyCodeLine{22531 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Pos                       (16U)}}
\DoxyCodeLine{22532 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Msk                       (0xFFFFUL << USB\_OTG\_NPTXFD\_Pos) }}
\DoxyCodeLine{22533 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                           USB\_OTG\_NPTXFD\_Msk            }}
\DoxyCodeLine{22534 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Pos                       (0U)}}
\DoxyCodeLine{22535 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Msk                       (0xFFFFUL << USB\_OTG\_TX0FSA\_Pos) }}
\DoxyCodeLine{22536 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                           USB\_OTG\_TX0FSA\_Msk            }}
\DoxyCodeLine{22537 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Pos                        (16U)}}
\DoxyCodeLine{22538 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Msk                        (0xFFFFUL << USB\_OTG\_TX0FD\_Pos) }}
\DoxyCodeLine{22539 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                            USB\_OTG\_TX0FD\_Msk             }}
\DoxyCodeLine{22541 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{22542 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos            (0U)}}
\DoxyCodeLine{22543 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk            (0xFFFUL << USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos) }}
\DoxyCodeLine{22544 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk }}
\DoxyCodeLine{22546 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{22547 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos            (0U)}}
\DoxyCodeLine{22548 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk            (0xFFFFUL << USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos) }}
\DoxyCodeLine{22549 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk }}
\DoxyCodeLine{22551 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos            (16U)}}
\DoxyCodeLine{22552 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk            (0xFFUL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22553 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk }}
\DoxyCodeLine{22554 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22555 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22556 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22557 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22558 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22559 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22560 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22561 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              (0x80UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{22563 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos            (24U)}}
\DoxyCodeLine{22564 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk            (0x7FUL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22565 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk }}
\DoxyCodeLine{22566 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22567 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22568 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22569 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22570 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22571 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22572 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{22574 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{22575 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos          (0U)}}
\DoxyCodeLine{22576 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk          (0x1UL << USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos) }}
\DoxyCodeLine{22577 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN              USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk }}
\DoxyCodeLine{22578 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos             (1U)}}
\DoxyCodeLine{22579 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk             (0x1UL << USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos) }}
\DoxyCodeLine{22580 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                 USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk  }}
\DoxyCodeLine{22582 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos             (2U)}}
\DoxyCodeLine{22583 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22584 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                 USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk  }}
\DoxyCodeLine{22585 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22586 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22587 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22588 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22589 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22590 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22591 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22592 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22593 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{22594 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Pos              (16U)}}
\DoxyCodeLine{22595 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Msk              (0x1UL << USB\_OTG\_DTHRCTL\_RXTHREN\_Pos) }}
\DoxyCodeLine{22596 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                  USB\_OTG\_DTHRCTL\_RXTHREN\_Msk   }}
\DoxyCodeLine{22598 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos             (17U)}}
\DoxyCodeLine{22599 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22600 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                 USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk  }}
\DoxyCodeLine{22601 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22602 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22603 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22604 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22605 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22606 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22607 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22608 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22609 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{22610 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Pos                (27U)}}
\DoxyCodeLine{22611 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Msk                (0x1UL << USB\_OTG\_DTHRCTL\_ARPEN\_Pos) }}
\DoxyCodeLine{22612 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                    USB\_OTG\_DTHRCTL\_ARPEN\_Msk     }}
\DoxyCodeLine{22614 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{22615 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos         (0U)}}
\DoxyCodeLine{22616 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk         (0xFFFFUL << USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos) }}
\DoxyCodeLine{22617 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM             USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk }}
\DoxyCodeLine{22619 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{22620 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Pos             (1U)}}
\DoxyCodeLine{22621 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_IEP1INT\_Pos) }}
\DoxyCodeLine{22622 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 USB\_OTG\_DEACHINT\_IEP1INT\_Msk  }}
\DoxyCodeLine{22623 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Pos             (17U)}}
\DoxyCodeLine{22624 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_OEP1INT\_Pos) }}
\DoxyCodeLine{22625 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 USB\_OTG\_DEACHINT\_OEP1INT\_Msk  }}
\DoxyCodeLine{22627 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{22628 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDET\_Pos                  (0U)}}
\DoxyCodeLine{22629 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDET\_Msk                  (0x1UL << USB\_OTG\_GCCFG\_DCDET\_Pos) }}
\DoxyCodeLine{22630 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDET                      USB\_OTG\_GCCFG\_DCDET\_Msk       }}
\DoxyCodeLine{22631 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDET\_Pos                   (1U)}}
\DoxyCodeLine{22632 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDET\_Msk                   (0x1UL << USB\_OTG\_GCCFG\_PDET\_Pos) }}
\DoxyCodeLine{22633 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDET                       USB\_OTG\_GCCFG\_PDET\_Msk        }}
\DoxyCodeLine{22634 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDET\_Pos                   (2U)}}
\DoxyCodeLine{22635 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDET\_Msk                   (0x1UL << USB\_OTG\_GCCFG\_SDET\_Pos) }}
\DoxyCodeLine{22636 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDET                       USB\_OTG\_GCCFG\_SDET\_Msk        }}
\DoxyCodeLine{22637 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PS2DET\_Pos                 (3U)}}
\DoxyCodeLine{22638 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PS2DET\_Msk                 (0x1UL << USB\_OTG\_GCCFG\_PS2DET\_Pos) }}
\DoxyCodeLine{22639 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PS2DET                     USB\_OTG\_GCCFG\_PS2DET\_Msk      }}
\DoxyCodeLine{22640 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Pos                 (16U)}}
\DoxyCodeLine{22641 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Msk                 (0x1UL << USB\_OTG\_GCCFG\_PWRDWN\_Pos) }}
\DoxyCodeLine{22642 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                     USB\_OTG\_GCCFG\_PWRDWN\_Msk      }}
\DoxyCodeLine{22643 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_BCDEN\_Pos                  (17U)}}
\DoxyCodeLine{22644 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_BCDEN\_Msk                  (0x1UL << USB\_OTG\_GCCFG\_BCDEN\_Pos) }}
\DoxyCodeLine{22645 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_BCDEN                      USB\_OTG\_GCCFG\_BCDEN\_Msk       }}
\DoxyCodeLine{22646 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDEN\_Pos                  (18U)}}
\DoxyCodeLine{22647 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDEN\_Msk                  (0x1UL << USB\_OTG\_GCCFG\_DCDEN\_Pos) }}
\DoxyCodeLine{22648 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_DCDEN                      USB\_OTG\_GCCFG\_DCDEN\_Msk       }}
\DoxyCodeLine{22649 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDEN\_Pos                   (19U)}}
\DoxyCodeLine{22650 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDEN\_Msk                   (0x1UL << USB\_OTG\_GCCFG\_PDEN\_Pos) }}
\DoxyCodeLine{22651 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PDEN                       USB\_OTG\_GCCFG\_PDEN\_Msk        }}
\DoxyCodeLine{22652 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDEN\_Pos                   (20U)}}
\DoxyCodeLine{22653 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDEN\_Msk                   (0x1UL << USB\_OTG\_GCCFG\_SDEN\_Pos) }}
\DoxyCodeLine{22654 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SDEN                       USB\_OTG\_GCCFG\_SDEN\_Msk        }}
\DoxyCodeLine{22655 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN\_Pos                  (21U)}}
\DoxyCodeLine{22656 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN\_Msk                  (0x1UL << USB\_OTG\_GCCFG\_VBDEN\_Pos) }}
\DoxyCodeLine{22657 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBDEN                      USB\_OTG\_GCCFG\_VBDEN\_Msk       }}
\DoxyCodeLine{22659 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_GPWRDN) register  ********************/}}
\DoxyCodeLine{22660 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPMEN\_Pos                (0U)}}
\DoxyCodeLine{22661 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPMEN\_Msk                (0x1UL << USB\_OTG\_GPWRDN\_ADPMEN\_Pos) }}
\DoxyCodeLine{22662 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPMEN                    USB\_OTG\_GPWRDN\_ADPMEN\_Msk     }}
\DoxyCodeLine{22663 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPIF\_Pos                 (23U)}}
\DoxyCodeLine{22664 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPIF\_Msk                 (0x1UL << USB\_OTG\_GPWRDN\_ADPIF\_Pos) }}
\DoxyCodeLine{22665 \textcolor{preprocessor}{\#define USB\_OTG\_GPWRDN\_ADPIF                     USB\_OTG\_GPWRDN\_ADPIF\_Msk      }}
\DoxyCodeLine{22667 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{22668 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos         (1U)}}
\DoxyCodeLine{22669 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos) }}
\DoxyCodeLine{22670 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM             USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk }}
\DoxyCodeLine{22671 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos         (17U)}}
\DoxyCodeLine{22672 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos) }}
\DoxyCodeLine{22673 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM             USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk }}
\DoxyCodeLine{22675 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{22676 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Pos               (0U)}}
\DoxyCodeLine{22677 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Msk               (0xFFFFFFFFUL << USB\_OTG\_CID\_PRODUCT\_ID\_Pos) }}
\DoxyCodeLine{22678 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID                   USB\_OTG\_CID\_PRODUCT\_ID\_Msk    }}
\DoxyCodeLine{22680 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GLPMCFG register  ********************/}}
\DoxyCodeLine{22681 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN\_Pos                (0U)}}
\DoxyCodeLine{22682 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN\_Msk                (0x1UL << USB\_OTG\_GLPMCFG\_LPMEN\_Pos) }}
\DoxyCodeLine{22683 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMEN                    USB\_OTG\_GLPMCFG\_LPMEN\_Msk     }}
\DoxyCodeLine{22684 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK\_Pos               (1U)}}
\DoxyCodeLine{22685 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_LPMACK\_Pos) }}
\DoxyCodeLine{22686 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMACK                   USB\_OTG\_GLPMCFG\_LPMACK\_Msk    }}
\DoxyCodeLine{22687 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL\_Pos                 (2U)}}
\DoxyCodeLine{22688 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL\_Msk                 (0xFUL << USB\_OTG\_GLPMCFG\_BESL\_Pos) }}
\DoxyCodeLine{22689 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESL                     USB\_OTG\_GLPMCFG\_BESL\_Msk      }}
\DoxyCodeLine{22690 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE\_Pos              (6U)}}
\DoxyCodeLine{22691 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE\_Msk              (0x1UL << USB\_OTG\_GLPMCFG\_REMWAKE\_Pos) }}
\DoxyCodeLine{22692 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_REMWAKE                  USB\_OTG\_GLPMCFG\_REMWAKE\_Msk   }}
\DoxyCodeLine{22693 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN\_Pos               (7U)}}
\DoxyCodeLine{22694 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_L1SSEN\_Pos) }}
\DoxyCodeLine{22695 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1SSEN                   USB\_OTG\_GLPMCFG\_L1SSEN\_Msk    }}
\DoxyCodeLine{22696 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS\_Pos             (8U)}}
\DoxyCodeLine{22697 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS\_Msk             (0xFUL << USB\_OTG\_GLPMCFG\_BESLTHRS\_Pos) }}
\DoxyCodeLine{22698 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_BESLTHRS                 USB\_OTG\_GLPMCFG\_BESLTHRS\_Msk  }}
\DoxyCodeLine{22699 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN\_Pos               (12U)}}
\DoxyCodeLine{22700 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_L1DSEN\_Pos) }}
\DoxyCodeLine{22701 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1DSEN                   USB\_OTG\_GLPMCFG\_L1DSEN\_Msk    }}
\DoxyCodeLine{22702 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP\_Pos               (13U)}}
\DoxyCodeLine{22703 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP\_Msk               (0x3UL << USB\_OTG\_GLPMCFG\_LPMRSP\_Pos) }}
\DoxyCodeLine{22704 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRSP                   USB\_OTG\_GLPMCFG\_LPMRSP\_Msk    }}
\DoxyCodeLine{22705 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS\_Pos               (15U)}}
\DoxyCodeLine{22706 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_SLPSTS\_Pos) }}
\DoxyCodeLine{22707 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SLPSTS                   USB\_OTG\_GLPMCFG\_SLPSTS\_Msk    }}
\DoxyCodeLine{22708 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK\_Pos              (16U)}}
\DoxyCodeLine{22709 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK\_Msk              (0x1UL << USB\_OTG\_GLPMCFG\_L1RSMOK\_Pos) }}
\DoxyCodeLine{22710 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_L1RSMOK                  USB\_OTG\_GLPMCFG\_L1RSMOK\_Msk   }}
\DoxyCodeLine{22711 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX\_Pos             (17U)}}
\DoxyCodeLine{22712 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX\_Msk             (0xFUL << USB\_OTG\_GLPMCFG\_LPMCHIDX\_Pos) }}
\DoxyCodeLine{22713 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMCHIDX                 USB\_OTG\_GLPMCFG\_LPMCHIDX\_Msk  }}
\DoxyCodeLine{22714 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT\_Pos              (21U)}}
\DoxyCodeLine{22715 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT\_Msk              (0x7UL << USB\_OTG\_GLPMCFG\_LPMRCNT\_Pos) }}
\DoxyCodeLine{22716 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNT                  USB\_OTG\_GLPMCFG\_LPMRCNT\_Msk   }}
\DoxyCodeLine{22717 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM\_Pos               (24U)}}
\DoxyCodeLine{22718 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_SNDLPM\_Pos) }}
\DoxyCodeLine{22719 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_SNDLPM                   USB\_OTG\_GLPMCFG\_SNDLPM\_Msk    }}
\DoxyCodeLine{22720 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Pos           (25U)}}
\DoxyCodeLine{22721 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Msk           (0x7UL << USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Pos) }}
\DoxyCodeLine{22722 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_LPMRCNTSTS               USB\_OTG\_GLPMCFG\_LPMRCNTSTS\_Msk }}
\DoxyCodeLine{22723 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL\_Pos               (28U)}}
\DoxyCodeLine{22724 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL\_Msk               (0x1UL << USB\_OTG\_GLPMCFG\_ENBESL\_Pos) }}
\DoxyCodeLine{22725 \textcolor{preprocessor}{\#define USB\_OTG\_GLPMCFG\_ENBESL                   USB\_OTG\_GLPMCFG\_ENBESL\_Msk    }}
\DoxyCodeLine{22727 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{22728 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos           (0U)}}
\DoxyCodeLine{22729 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{22730 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM               USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{22731 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos            (1U)}}
\DoxyCodeLine{22732 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{22733 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{22734 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos             (3U)}}
\DoxyCodeLine{22735 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{22736 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                 USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{22737 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)}}
\DoxyCodeLine{22738 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{22739 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{22740 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos         (5U)}}
\DoxyCodeLine{22741 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{22742 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM             USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{22743 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos         (6U)}}
\DoxyCodeLine{22744 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{22745 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM             USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{22746 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos          (8U)}}
\DoxyCodeLine{22747 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{22748 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM              USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{22749 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos             (9U)}}
\DoxyCodeLine{22750 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{22751 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                 USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{22752 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos            (13U)}}
\DoxyCodeLine{22753 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{22754 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{22756 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{22757 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Pos                   (0U)}}
\DoxyCodeLine{22758 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCSTS\_Pos) }}
\DoxyCodeLine{22759 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                       USB\_OTG\_HPRT\_PCSTS\_Msk        }}
\DoxyCodeLine{22760 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Pos                   (1U)}}
\DoxyCodeLine{22761 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCDET\_Pos) }}
\DoxyCodeLine{22762 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                       USB\_OTG\_HPRT\_PCDET\_Msk        }}
\DoxyCodeLine{22763 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Pos                    (2U)}}
\DoxyCodeLine{22764 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PENA\_Pos) }}
\DoxyCodeLine{22765 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                        USB\_OTG\_HPRT\_PENA\_Msk         }}
\DoxyCodeLine{22766 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Pos                 (3U)}}
\DoxyCodeLine{22767 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_PENCHNG\_Pos) }}
\DoxyCodeLine{22768 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                     USB\_OTG\_HPRT\_PENCHNG\_Msk      }}
\DoxyCodeLine{22769 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Pos                    (4U)}}
\DoxyCodeLine{22770 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_POCA\_Pos) }}
\DoxyCodeLine{22771 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                        USB\_OTG\_HPRT\_POCA\_Msk         }}
\DoxyCodeLine{22772 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Pos                 (5U)}}
\DoxyCodeLine{22773 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_POCCHNG\_Pos) }}
\DoxyCodeLine{22774 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                     USB\_OTG\_HPRT\_POCCHNG\_Msk      }}
\DoxyCodeLine{22775 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Pos                    (6U)}}
\DoxyCodeLine{22776 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRES\_Pos) }}
\DoxyCodeLine{22777 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                        USB\_OTG\_HPRT\_PRES\_Msk         }}
\DoxyCodeLine{22778 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Pos                   (7U)}}
\DoxyCodeLine{22779 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PSUSP\_Pos) }}
\DoxyCodeLine{22780 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                       USB\_OTG\_HPRT\_PSUSP\_Msk        }}
\DoxyCodeLine{22781 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Pos                    (8U)}}
\DoxyCodeLine{22782 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRST\_Pos) }}
\DoxyCodeLine{22783 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                        USB\_OTG\_HPRT\_PRST\_Msk         }}
\DoxyCodeLine{22785 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Pos                   (10U)}}
\DoxyCodeLine{22786 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Msk                   (0x3UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{22787 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                       USB\_OTG\_HPRT\_PLSTS\_Msk        }}
\DoxyCodeLine{22788 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                     (0x1UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{22789 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                     (0x2UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{22790 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Pos                    (12U)}}
\DoxyCodeLine{22791 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PPWR\_Pos) }}
\DoxyCodeLine{22792 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                        USB\_OTG\_HPRT\_PPWR\_Msk         }}
\DoxyCodeLine{22794 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Pos                   (13U)}}
\DoxyCodeLine{22795 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Msk                   (0xFUL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{22796 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                       USB\_OTG\_HPRT\_PTCTL\_Msk        }}
\DoxyCodeLine{22797 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                     (0x1UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{22798 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                     (0x2UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{22799 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                     (0x4UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{22800 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                     (0x8UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{22802 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Pos                    (17U)}}
\DoxyCodeLine{22803 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Msk                    (0x3UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{22804 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                        USB\_OTG\_HPRT\_PSPD\_Msk         }}
\DoxyCodeLine{22805 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                      (0x1UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{22806 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                      (0x2UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{22808 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{22809 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos           (0U)}}
\DoxyCodeLine{22810 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{22811 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM               USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{22812 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos            (1U)}}
\DoxyCodeLine{22813 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{22814 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{22815 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos             (3U)}}
\DoxyCodeLine{22816 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{22817 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                 USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{22818 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)}}
\DoxyCodeLine{22819 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{22820 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{22821 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos         (5U)}}
\DoxyCodeLine{22822 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{22823 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM             USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{22824 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos         (6U)}}
\DoxyCodeLine{22825 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{22826 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM             USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{22827 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos          (8U)}}
\DoxyCodeLine{22828 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{22829 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM              USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{22830 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos             (9U)}}
\DoxyCodeLine{22831 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{22832 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                 USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{22833 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos           (12U)}}
\DoxyCodeLine{22834 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos) }}
\DoxyCodeLine{22835 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM               USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk }}
\DoxyCodeLine{22836 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos            (13U)}}
\DoxyCodeLine{22837 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{22838 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{22839 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos           (14U)}}
\DoxyCodeLine{22840 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos) }}
\DoxyCodeLine{22841 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM               USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk }}
\DoxyCodeLine{22843 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{22844 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos               (0U)}}
\DoxyCodeLine{22845 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos) }}
\DoxyCodeLine{22846 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk    }}
\DoxyCodeLine{22847 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos               (16U)}}
\DoxyCodeLine{22848 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos) }}
\DoxyCodeLine{22849 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk    }}
\DoxyCodeLine{22851 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{22852 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Pos                (0U)}}
\DoxyCodeLine{22853 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DIEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{22854 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                    USB\_OTG\_DIEPCTL\_MPSIZ\_Msk     }}
\DoxyCodeLine{22855 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Pos               (15U)}}
\DoxyCodeLine{22856 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{22857 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                   USB\_OTG\_DIEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{22858 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos           (16U)}}
\DoxyCodeLine{22859 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk           (0x1UL << USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos) }}
\DoxyCodeLine{22860 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID               USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk }}
\DoxyCodeLine{22861 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Pos               (17U)}}
\DoxyCodeLine{22862 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{22863 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                   USB\_OTG\_DIEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{22865 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Pos                (18U)}}
\DoxyCodeLine{22866 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{22867 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                    USB\_OTG\_DIEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{22868 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{22869 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{22870 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Pos                (21U)}}
\DoxyCodeLine{22871 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{22872 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                    USB\_OTG\_DIEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{22874 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Pos               (22U)}}
\DoxyCodeLine{22875 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Msk               (0xFUL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22876 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                   USB\_OTG\_DIEPCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{22877 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                 (0x1UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22878 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                 (0x2UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22879 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                 (0x4UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22880 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                 (0x8UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{22881 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Pos                 (26U)}}
\DoxyCodeLine{22882 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{22883 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                     USB\_OTG\_DIEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{22884 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Pos                 (27U)}}
\DoxyCodeLine{22885 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{22886 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                     USB\_OTG\_DIEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{22887 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)}}
\DoxyCodeLine{22888 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{22889 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{22890 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Pos              (29U)}}
\DoxyCodeLine{22891 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DIEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{22892 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                  USB\_OTG\_DIEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{22893 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Pos                (30U)}}
\DoxyCodeLine{22894 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{22895 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                    USB\_OTG\_DIEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{22896 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Pos                (31U)}}
\DoxyCodeLine{22897 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{22898 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                    USB\_OTG\_DIEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{22900 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{22901 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Pos                 (0U)}}
\DoxyCodeLine{22902 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Msk                 (0x7FFUL << USB\_OTG\_HCCHAR\_MPSIZ\_Pos) }}
\DoxyCodeLine{22903 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                     USB\_OTG\_HCCHAR\_MPSIZ\_Msk      }}
\DoxyCodeLine{22905 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Pos                 (11U)}}
\DoxyCodeLine{22906 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Msk                 (0xFUL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{22907 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                     USB\_OTG\_HCCHAR\_EPNUM\_Msk      }}
\DoxyCodeLine{22908 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{22909 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{22910 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                   (0x4UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{22911 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                   (0x8UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{22912 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Pos                 (15U)}}
\DoxyCodeLine{22913 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_EPDIR\_Pos) }}
\DoxyCodeLine{22914 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                     USB\_OTG\_HCCHAR\_EPDIR\_Msk      }}
\DoxyCodeLine{22915 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Pos                 (17U)}}
\DoxyCodeLine{22916 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_LSDEV\_Pos) }}
\DoxyCodeLine{22917 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                     USB\_OTG\_HCCHAR\_LSDEV\_Msk      }}
\DoxyCodeLine{22919 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Pos                 (18U)}}
\DoxyCodeLine{22920 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Msk                 (0x3UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{22921 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                     USB\_OTG\_HCCHAR\_EPTYP\_Msk      }}
\DoxyCodeLine{22922 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{22923 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{22925 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Pos                    (20U)}}
\DoxyCodeLine{22926 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Msk                    (0x3UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{22927 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                        USB\_OTG\_HCCHAR\_MC\_Msk         }}
\DoxyCodeLine{22928 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                      (0x1UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{22929 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                      (0x2UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{22931 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Pos                   (22U)}}
\DoxyCodeLine{22932 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Msk                   (0x7FUL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22933 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                       USB\_OTG\_HCCHAR\_DAD\_Msk        }}
\DoxyCodeLine{22934 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                     (0x01UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22935 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                     (0x02UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22936 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                     (0x04UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22937 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                     (0x08UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22938 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                     (0x10UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22939 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                     (0x20UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22940 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                     (0x40UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{22941 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Pos                (29U)}}
\DoxyCodeLine{22942 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Msk                (0x1UL << USB\_OTG\_HCCHAR\_ODDFRM\_Pos) }}
\DoxyCodeLine{22943 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                    USB\_OTG\_HCCHAR\_ODDFRM\_Msk     }}
\DoxyCodeLine{22944 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Pos                 (30U)}}
\DoxyCodeLine{22945 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHDIS\_Pos) }}
\DoxyCodeLine{22946 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                     USB\_OTG\_HCCHAR\_CHDIS\_Msk      }}
\DoxyCodeLine{22947 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Pos                 (31U)}}
\DoxyCodeLine{22948 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHENA\_Pos) }}
\DoxyCodeLine{22949 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                     USB\_OTG\_HCCHAR\_CHENA\_Msk      }}
\DoxyCodeLine{22951 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{22952 }
\DoxyCodeLine{22953 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Pos               (0U)}}
\DoxyCodeLine{22954 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22955 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                   USB\_OTG\_HCSPLT\_PRTADDR\_Msk    }}
\DoxyCodeLine{22956 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22957 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22958 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22959 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22960 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22961 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22962 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{22964 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Pos               (7U)}}
\DoxyCodeLine{22965 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22966 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                   USB\_OTG\_HCSPLT\_HUBADDR\_Msk    }}
\DoxyCodeLine{22967 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22968 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22969 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22970 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22971 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22972 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22973 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{22975 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Pos               (14U)}}
\DoxyCodeLine{22976 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Msk               (0x3UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{22977 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                   USB\_OTG\_HCSPLT\_XACTPOS\_Msk    }}
\DoxyCodeLine{22978 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0                 (0x1UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{22979 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1                 (0x2UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{22980 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos             (16U)}}
\DoxyCodeLine{22981 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk             (0x1UL << USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos) }}
\DoxyCodeLine{22982 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT                 USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk  }}
\DoxyCodeLine{22983 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Pos               (31U)}}
\DoxyCodeLine{22984 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Msk               (0x1UL << USB\_OTG\_HCSPLT\_SPLITEN\_Pos) }}
\DoxyCodeLine{22985 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                   USB\_OTG\_HCSPLT\_SPLITEN\_Msk    }}
\DoxyCodeLine{22987 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{22988 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Pos                   (0U)}}
\DoxyCodeLine{22989 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Msk                   (0x1UL << USB\_OTG\_HCINT\_XFRC\_Pos) }}
\DoxyCodeLine{22990 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                       USB\_OTG\_HCINT\_XFRC\_Msk        }}
\DoxyCodeLine{22991 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Pos                    (1U)}}
\DoxyCodeLine{22992 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Msk                    (0x1UL << USB\_OTG\_HCINT\_CHH\_Pos) }}
\DoxyCodeLine{22993 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                        USB\_OTG\_HCINT\_CHH\_Msk         }}
\DoxyCodeLine{22994 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Pos                 (2U)}}
\DoxyCodeLine{22995 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Msk                 (0x1UL << USB\_OTG\_HCINT\_AHBERR\_Pos) }}
\DoxyCodeLine{22996 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                     USB\_OTG\_HCINT\_AHBERR\_Msk      }}
\DoxyCodeLine{22997 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Pos                  (3U)}}
\DoxyCodeLine{22998 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Msk                  (0x1UL << USB\_OTG\_HCINT\_STALL\_Pos) }}
\DoxyCodeLine{22999 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                      USB\_OTG\_HCINT\_STALL\_Msk       }}
\DoxyCodeLine{23000 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Pos                    (4U)}}
\DoxyCodeLine{23001 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_NAK\_Pos) }}
\DoxyCodeLine{23002 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                        USB\_OTG\_HCINT\_NAK\_Msk         }}
\DoxyCodeLine{23003 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Pos                    (5U)}}
\DoxyCodeLine{23004 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_ACK\_Pos) }}
\DoxyCodeLine{23005 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                        USB\_OTG\_HCINT\_ACK\_Msk         }}
\DoxyCodeLine{23006 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Pos                   (6U)}}
\DoxyCodeLine{23007 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Msk                   (0x1UL << USB\_OTG\_HCINT\_NYET\_Pos) }}
\DoxyCodeLine{23008 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                       USB\_OTG\_HCINT\_NYET\_Msk        }}
\DoxyCodeLine{23009 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Pos                  (7U)}}
\DoxyCodeLine{23010 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_TXERR\_Pos) }}
\DoxyCodeLine{23011 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                      USB\_OTG\_HCINT\_TXERR\_Msk       }}
\DoxyCodeLine{23012 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Pos                  (8U)}}
\DoxyCodeLine{23013 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_BBERR\_Pos) }}
\DoxyCodeLine{23014 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                      USB\_OTG\_HCINT\_BBERR\_Msk       }}
\DoxyCodeLine{23015 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Pos                  (9U)}}
\DoxyCodeLine{23016 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_FRMOR\_Pos) }}
\DoxyCodeLine{23017 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                      USB\_OTG\_HCINT\_FRMOR\_Msk       }}
\DoxyCodeLine{23018 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Pos                  (10U)}}
\DoxyCodeLine{23019 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_DTERR\_Pos) }}
\DoxyCodeLine{23020 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                      USB\_OTG\_HCINT\_DTERR\_Msk       }}
\DoxyCodeLine{23022 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{23023 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Pos                 (0U)}}
\DoxyCodeLine{23024 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{23025 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                     USB\_OTG\_DIEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{23026 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Pos               (1U)}}
\DoxyCodeLine{23027 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{23028 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                   USB\_OTG\_DIEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{23029 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{23030 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{23031 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR                   USB\_OTG\_DIEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{23032 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Pos                  (3U)}}
\DoxyCodeLine{23033 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_TOC\_Pos) }}
\DoxyCodeLine{23034 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                      USB\_OTG\_DIEPINT\_TOC\_Msk       }}
\DoxyCodeLine{23035 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Pos               (4U)}}
\DoxyCodeLine{23036 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_ITTXFE\_Pos) }}
\DoxyCodeLine{23037 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                   USB\_OTG\_DIEPINT\_ITTXFE\_Msk    }}
\DoxyCodeLine{23038 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Pos               (5U)}}
\DoxyCodeLine{23039 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNM\_Pos) }}
\DoxyCodeLine{23040 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM                   USB\_OTG\_DIEPINT\_INEPNM\_Msk   }}
\DoxyCodeLine{23041 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Pos               (6U)}}
\DoxyCodeLine{23042 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNE\_Pos) }}
\DoxyCodeLine{23043 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                   USB\_OTG\_DIEPINT\_INEPNE\_Msk    }}
\DoxyCodeLine{23044 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Pos                 (7U)}}
\DoxyCodeLine{23045 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_TXFE\_Pos) }}
\DoxyCodeLine{23046 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                     USB\_OTG\_DIEPINT\_TXFE\_Msk      }}
\DoxyCodeLine{23047 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos           (8U)}}
\DoxyCodeLine{23048 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk           (0x1UL << USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos) }}
\DoxyCodeLine{23049 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN               USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk }}
\DoxyCodeLine{23050 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Pos                  (9U)}}
\DoxyCodeLine{23051 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_BNA\_Pos) }}
\DoxyCodeLine{23052 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                      USB\_OTG\_DIEPINT\_BNA\_Msk       }}
\DoxyCodeLine{23053 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos            (11U)}}
\DoxyCodeLine{23054 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk            (0x1UL << USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos) }}
\DoxyCodeLine{23055 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS                USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk }}
\DoxyCodeLine{23056 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Pos                 (12U)}}
\DoxyCodeLine{23057 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_BERR\_Pos) }}
\DoxyCodeLine{23058 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                     USB\_OTG\_DIEPINT\_BERR\_Msk      }}
\DoxyCodeLine{23059 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{23060 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_NAK\_Pos) }}
\DoxyCodeLine{23061 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                      USB\_OTG\_DIEPINT\_NAK\_Msk       }}
\DoxyCodeLine{23063 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{23064 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Pos               (0U)}}
\DoxyCodeLine{23065 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Msk               (0x1UL << USB\_OTG\_HCINTMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{23066 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   USB\_OTG\_HCINTMSK\_XFRCM\_Msk    }}
\DoxyCodeLine{23067 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Pos                (1U)}}
\DoxyCodeLine{23068 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_CHHM\_Pos) }}
\DoxyCodeLine{23069 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    USB\_OTG\_HCINTMSK\_CHHM\_Msk     }}
\DoxyCodeLine{23070 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Pos              (2U)}}
\DoxyCodeLine{23071 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_AHBERR\_Pos) }}
\DoxyCodeLine{23072 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  USB\_OTG\_HCINTMSK\_AHBERR\_Msk   }}
\DoxyCodeLine{23073 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Pos              (3U)}}
\DoxyCodeLine{23074 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_STALLM\_Pos) }}
\DoxyCodeLine{23075 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  USB\_OTG\_HCINTMSK\_STALLM\_Msk   }}
\DoxyCodeLine{23076 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Pos                (4U)}}
\DoxyCodeLine{23077 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NAKM\_Pos) }}
\DoxyCodeLine{23078 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    USB\_OTG\_HCINTMSK\_NAKM\_Msk     }}
\DoxyCodeLine{23079 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Pos                (5U)}}
\DoxyCodeLine{23080 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_ACKM\_Pos) }}
\DoxyCodeLine{23081 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    USB\_OTG\_HCINTMSK\_ACKM\_Msk     }}
\DoxyCodeLine{23082 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Pos                (6U)}}
\DoxyCodeLine{23083 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NYET\_Pos) }}
\DoxyCodeLine{23084 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    USB\_OTG\_HCINTMSK\_NYET\_Msk     }}
\DoxyCodeLine{23085 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Pos              (7U)}}
\DoxyCodeLine{23086 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_TXERRM\_Pos) }}
\DoxyCodeLine{23087 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  USB\_OTG\_HCINTMSK\_TXERRM\_Msk   }}
\DoxyCodeLine{23088 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Pos              (8U)}}
\DoxyCodeLine{23089 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_BBERRM\_Pos) }}
\DoxyCodeLine{23090 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  USB\_OTG\_HCINTMSK\_BBERRM\_Msk   }}
\DoxyCodeLine{23091 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Pos              (9U)}}
\DoxyCodeLine{23092 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_FRMORM\_Pos) }}
\DoxyCodeLine{23093 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  USB\_OTG\_HCINTMSK\_FRMORM\_Msk   }}
\DoxyCodeLine{23094 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Pos              (10U)}}
\DoxyCodeLine{23095 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_DTERRM\_Pos) }}
\DoxyCodeLine{23096 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  USB\_OTG\_HCINTMSK\_DTERRM\_Msk   }}
\DoxyCodeLine{23098 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{23099 }
\DoxyCodeLine{23100 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos              (0U)}}
\DoxyCodeLine{23101 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{23102 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{23103 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos              (19U)}}
\DoxyCodeLine{23104 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{23105 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{23106 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos              (29U)}}
\DoxyCodeLine{23107 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk              (0x3UL << USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos) }}
\DoxyCodeLine{23108 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk   }}
\DoxyCodeLine{23109 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{23110 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos                (0U)}}
\DoxyCodeLine{23111 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk                (0x7FFFFUL << USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{23112 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk     }}
\DoxyCodeLine{23113 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Pos                (19U)}}
\DoxyCodeLine{23114 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Msk                (0x3FFUL << USB\_OTG\_HCTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{23115 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    USB\_OTG\_HCTSIZ\_PKTCNT\_Msk     }}
\DoxyCodeLine{23116 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Pos                (31U)}}
\DoxyCodeLine{23117 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Msk                (0x1UL << USB\_OTG\_HCTSIZ\_DOPING\_Pos) }}
\DoxyCodeLine{23118 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    USB\_OTG\_HCTSIZ\_DOPING\_Msk     }}
\DoxyCodeLine{23119 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Pos                  (29U)}}
\DoxyCodeLine{23120 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Msk                  (0x3UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{23121 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      USB\_OTG\_HCTSIZ\_DPID\_Msk       }}
\DoxyCodeLine{23122 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    (0x1UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{23123 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    (0x2UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{23125 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{23126 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Pos              (0U)}}
\DoxyCodeLine{23127 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Msk              (0xFFFFFFFFUL << USB\_OTG\_DIEPDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{23128 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  USB\_OTG\_DIEPDMA\_DMAADDR\_Msk   }}
\DoxyCodeLine{23130 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{23131 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Pos                (0U)}}
\DoxyCodeLine{23132 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Msk                (0xFFFFFFFFUL << USB\_OTG\_HCDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{23133 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    USB\_OTG\_HCDMA\_DMAADDR\_Msk     }}
\DoxyCodeLine{23135 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{23136 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos            (0U)}}
\DoxyCodeLine{23137 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk            (0xFFFFUL << USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos) }}
\DoxyCodeLine{23138 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk }}
\DoxyCodeLine{23140 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{23141 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos             (0U)}}
\DoxyCodeLine{23142 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos) }}
\DoxyCodeLine{23143 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk  }}
\DoxyCodeLine{23144 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos             (16U)}}
\DoxyCodeLine{23145 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos) }}
\DoxyCodeLine{23146 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk  }}
\DoxyCodeLine{23148 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{23149 }
\DoxyCodeLine{23150 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Pos                (0U)}}
\DoxyCodeLine{23151 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DOEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{23152 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                    USB\_OTG\_DOEPCTL\_MPSIZ\_Msk               }}
\DoxyCodeLine{23153 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Pos               (15U)}}
\DoxyCodeLine{23154 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{23155 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                   USB\_OTG\_DOEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{23156 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Pos               (17U)}}
\DoxyCodeLine{23157 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{23158 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                   USB\_OTG\_DOEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{23159 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)}}
\DoxyCodeLine{23160 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{23161 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{23162 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Pos              (29U)}}
\DoxyCodeLine{23163 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DOEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{23164 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                  USB\_OTG\_DOEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{23165 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Pos                (18U)}}
\DoxyCodeLine{23166 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{23167 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                    USB\_OTG\_DOEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{23168 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{23169 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{23170 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Pos                 (20U)}}
\DoxyCodeLine{23171 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNPM\_Pos) }}
\DoxyCodeLine{23172 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                     USB\_OTG\_DOEPCTL\_SNPM\_Msk      }}
\DoxyCodeLine{23173 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Pos                (21U)}}
\DoxyCodeLine{23174 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{23175 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                    USB\_OTG\_DOEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{23176 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Pos                 (26U)}}
\DoxyCodeLine{23177 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{23178 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                     USB\_OTG\_DOEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{23179 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Pos                 (27U)}}
\DoxyCodeLine{23180 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{23181 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                     USB\_OTG\_DOEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{23182 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Pos                (30U)}}
\DoxyCodeLine{23183 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{23184 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                    USB\_OTG\_DOEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{23185 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Pos                (31U)}}
\DoxyCodeLine{23186 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{23187 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                    USB\_OTG\_DOEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{23189 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{23190 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Pos                 (0U)}}
\DoxyCodeLine{23191 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{23192 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                     USB\_OTG\_DOEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{23193 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Pos               (1U)}}
\DoxyCodeLine{23194 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{23195 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                   USB\_OTG\_DOEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{23196 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{23197 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{23198 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR                   USB\_OTG\_DOEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{23199 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Pos                 (3U)}}
\DoxyCodeLine{23200 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_STUP\_Pos) }}
\DoxyCodeLine{23201 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                     USB\_OTG\_DOEPINT\_STUP\_Msk      }}
\DoxyCodeLine{23202 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Pos              (4U)}}
\DoxyCodeLine{23203 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPDIS\_Pos) }}
\DoxyCodeLine{23204 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                  USB\_OTG\_DOEPINT\_OTEPDIS\_Msk   }}
\DoxyCodeLine{23205 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Pos              (5U)}}
\DoxyCodeLine{23206 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPSPR\_Pos) }}
\DoxyCodeLine{23207 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR                  USB\_OTG\_DOEPINT\_OTEPSPR\_Msk   }}
\DoxyCodeLine{23208 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Pos              (6U)}}
\DoxyCodeLine{23209 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_B2BSTUP\_Pos) }}
\DoxyCodeLine{23210 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                  USB\_OTG\_DOEPINT\_B2BSTUP\_Msk   }}
\DoxyCodeLine{23211 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos            (8U)}}
\DoxyCodeLine{23212 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk            (0x1UL << USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos) }}
\DoxyCodeLine{23213 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR                USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk   }}
\DoxyCodeLine{23214 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BNA\_Pos                  (9U)}}
\DoxyCodeLine{23215 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BNA\_Msk                  (0x1UL << USB\_OTG\_DOEPINT\_BNA\_Pos) }}
\DoxyCodeLine{23216 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BNA                      USB\_OTG\_DOEPINT\_BNA\_Msk   }}
\DoxyCodeLine{23217 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BERR\_Pos                 (12U)}}
\DoxyCodeLine{23218 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BERR\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_BERR\_Pos) }}
\DoxyCodeLine{23219 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_BERR                      USB\_OTG\_DOEPINT\_BERR\_Msk   }}
\DoxyCodeLine{23220 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{23221 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DOEPINT\_NAK\_Pos) }}
\DoxyCodeLine{23222 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK                      USB\_OTG\_DOEPINT\_NAK\_Msk   }}
\DoxyCodeLine{23223 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Pos                 (14U)}}
\DoxyCodeLine{23224 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_NYET\_Pos) }}
\DoxyCodeLine{23225 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                     USB\_OTG\_DOEPINT\_NYET\_Msk      }}
\DoxyCodeLine{23226 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Pos              (15U)}}
\DoxyCodeLine{23227 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_STPKTRX\_Pos) }}
\DoxyCodeLine{23228 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX                  USB\_OTG\_DOEPINT\_STPKTRX\_Msk   }}
\DoxyCodeLine{23230 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{23231 }
\DoxyCodeLine{23232 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos              (0U)}}
\DoxyCodeLine{23233 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{23234 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{23235 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos              (19U)}}
\DoxyCodeLine{23236 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{23237 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{23239 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos             (29U)}}
\DoxyCodeLine{23240 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk             (0x3UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{23241 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk  }}
\DoxyCodeLine{23242 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               (0x1UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{23243 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               (0x2UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{23245 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{23246 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Pos              (0U)}}
\DoxyCodeLine{23247 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_STOPCLK\_Pos) }}
\DoxyCodeLine{23248 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                  USB\_OTG\_PCGCCTL\_STOPCLK\_Msk   }}
\DoxyCodeLine{23249 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Pos              (1U)}}
\DoxyCodeLine{23250 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_GATECLK\_Pos) }}
\DoxyCodeLine{23251 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                  USB\_OTG\_PCGCCTL\_GATECLK\_Msk   }}
\DoxyCodeLine{23252 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos              (4U)}}
\DoxyCodeLine{23253 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos) }}
\DoxyCodeLine{23254 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                  USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk   }}
\DoxyCodeLine{23268 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{23269 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{23270 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC2) || \(\backslash\)}}
\DoxyCodeLine{23271 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC3))}}
\DoxyCodeLine{23272 }
\DoxyCodeLine{23273 \textcolor{preprocessor}{\#define IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{23274 }
\DoxyCodeLine{23275 \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) (((INSTANCE) == ADC12\_COMMON) ||\(\backslash\)}}
\DoxyCodeLine{23276 \textcolor{preprocessor}{                                          ((INSTANCE) == ADC3\_COMMON))}}
\DoxyCodeLine{23277 }
\DoxyCodeLine{23278 \textcolor{comment}{/******************************* CORDIC Instances *****************************/}}
\DoxyCodeLine{23279 \textcolor{preprocessor}{\#define IS\_CORDIC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)}}
\DoxyCodeLine{23280 }
\DoxyCodeLine{23281 \textcolor{comment}{/******************************** FMAC Instances ******************************/}}
\DoxyCodeLine{23282 \textcolor{preprocessor}{\#define IS\_FMAC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)}}
\DoxyCodeLine{23283 }
\DoxyCodeLine{23284 \textcolor{comment}{/******************************** COMP Instances ******************************/}}
\DoxyCodeLine{23285 \textcolor{preprocessor}{\#define IS\_COMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \(\backslash\)}}
\DoxyCodeLine{23286 \textcolor{preprocessor}{                                       ((INSTANCE) == COMP2))}}
\DoxyCodeLine{23287 }
\DoxyCodeLine{23288 \textcolor{preprocessor}{\#define IS\_COMP\_COMMON\_INSTANCE(INSTANCE) ((INSTANCE) == COMP12\_COMMON)}}
\DoxyCodeLine{23289 \textcolor{comment}{/******************** COMP Instances with window mode capability **************/}}
\DoxyCodeLine{23290 \textcolor{preprocessor}{\#define IS\_COMP\_WINDOWMODE\_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)}}
\DoxyCodeLine{23291 }
\DoxyCodeLine{23292 \textcolor{comment}{/******************************** DTS Instances ******************************/}}
\DoxyCodeLine{23293 \textcolor{preprocessor}{\#define IS\_DTS\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == DTS)}}
\DoxyCodeLine{23294 }
\DoxyCodeLine{23295 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{23296 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{23297 }
\DoxyCodeLine{23298 \textcolor{comment}{/******************************* DAC Instances ********************************/}}
\DoxyCodeLine{23299 \textcolor{preprocessor}{\#define IS\_DAC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)}}
\DoxyCodeLine{23300 \textcolor{comment}{/******************************* DCMI Instances *******************************/}}
\DoxyCodeLine{23301 \textcolor{preprocessor}{\#define IS\_DCMI\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == DCMI)}}
\DoxyCodeLine{23302 }
\DoxyCodeLine{23303 \textcolor{comment}{/******************************* DELAYBLOCK Instances *******************************/}}
\DoxyCodeLine{23304 \textcolor{preprocessor}{\#define IS\_DLYB\_ALL\_INSTANCE(INSTANCE)  (((INSTANCE) == DLYB\_SDMMC1) || \(\backslash\)}}
\DoxyCodeLine{23305 \textcolor{preprocessor}{                                         ((INSTANCE) == DLYB\_SDMMC2) || \(\backslash\)}}
\DoxyCodeLine{23306 \textcolor{preprocessor}{                                         ((INSTANCE) == DLYB\_OCTOSPI1) || \(\backslash\)}}
\DoxyCodeLine{23307 \textcolor{preprocessor}{                                         ((INSTANCE) == DLYB\_OCTOSPI2) )}}
\DoxyCodeLine{23308 \textcolor{comment}{/****************************** DFSDM Instances *******************************/}}
\DoxyCodeLine{23309 \textcolor{preprocessor}{\#define IS\_DFSDM\_FILTER\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1\_Filter0) || \(\backslash\)}}
\DoxyCodeLine{23310 \textcolor{preprocessor}{                                               ((INSTANCE) == DFSDM1\_Filter1) || \(\backslash\)}}
\DoxyCodeLine{23311 \textcolor{preprocessor}{                                               ((INSTANCE) == DFSDM1\_Filter2) || \(\backslash\)}}
\DoxyCodeLine{23312 \textcolor{preprocessor}{                                               ((INSTANCE) == DFSDM1\_Filter3))}}
\DoxyCodeLine{23313 }
\DoxyCodeLine{23314 \textcolor{preprocessor}{\#define IS\_DFSDM\_CHANNEL\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1\_Channel0) || \(\backslash\)}}
\DoxyCodeLine{23315 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{23316 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{23317 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{23318 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{23319 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{23320 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{23321 \textcolor{preprocessor}{                                                 ((INSTANCE) == DFSDM1\_Channel7))}}
\DoxyCodeLine{23322 \textcolor{comment}{/****************************** RAMECC Instances ******************************/}}
\DoxyCodeLine{23323 \textcolor{preprocessor}{\#define IS\_RAMECC\_MONITOR\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == RAMECC1\_Monitor1)   || \(\backslash\)}}
\DoxyCodeLine{23324 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC1\_Monitor2)   || \(\backslash\)}}
\DoxyCodeLine{23325 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC1\_Monitor3)   || \(\backslash\)}}
\DoxyCodeLine{23326 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC1\_Monitor4)   || \(\backslash\)}}
\DoxyCodeLine{23327 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC1\_Monitor5)   || \(\backslash\)}}
\DoxyCodeLine{23328 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC1\_Monitor6)   || \(\backslash\)}}
\DoxyCodeLine{23329 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC2\_Monitor1)   || \(\backslash\)}}
\DoxyCodeLine{23330 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC2\_Monitor2)   || \(\backslash\)}}
\DoxyCodeLine{23331 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC2\_Monitor3)   || \(\backslash\)}}
\DoxyCodeLine{23332 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC3\_Monitor1)   || \(\backslash\)}}
\DoxyCodeLine{23333 \textcolor{preprocessor}{                                                  ((INSTANCE) == RAMECC3\_Monitor2))}}
\DoxyCodeLine{23334 }
\DoxyCodeLine{23335 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{23336 \textcolor{preprocessor}{\#define IS\_DMA\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23337 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23338 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23339 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23340 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23341 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23342 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23343 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA1\_Stream7)   || \(\backslash\)}}
\DoxyCodeLine{23344 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23345 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23346 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23347 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23348 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23349 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23350 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23351 \textcolor{preprocessor}{                                       ((INSTANCE) == DMA2\_Stream7)   || \(\backslash\)}}
\DoxyCodeLine{23352 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel0) || \(\backslash\)}}
\DoxyCodeLine{23353 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{23354 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{23355 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{23356 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{23357 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{23358 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{23359 \textcolor{preprocessor}{                                       ((INSTANCE) == BDMA\_Channel7))}}
\DoxyCodeLine{23360 }
\DoxyCodeLine{23361 \textcolor{comment}{/****************************** BDMA CHANNEL Instances ***************************/}}
\DoxyCodeLine{23362 \textcolor{preprocessor}{\#define IS\_BDMA\_CHANNEL\_INSTANCE(INSTANCE) (((INSTANCE) == BDMA\_Channel0) || \(\backslash\)}}
\DoxyCodeLine{23363 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{23364 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{23365 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{23366 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{23367 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{23368 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{23369 \textcolor{preprocessor}{                                            ((INSTANCE) == BDMA\_Channel7))}}
\DoxyCodeLine{23370 }
\DoxyCodeLine{23371 \textcolor{comment}{/****************************** DMA DMAMUX ALL Instances ***************************/}}
\DoxyCodeLine{23372 \textcolor{preprocessor}{\#define IS\_DMA\_DMAMUX\_ALL\_INSTANCE(INSTANCE)  (((INSTANCE) == DMA1\_Stream0)    || \(\backslash\)}}
\DoxyCodeLine{23373 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream1)    || \(\backslash\)}}
\DoxyCodeLine{23374 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream2)    || \(\backslash\)}}
\DoxyCodeLine{23375 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream3)    || \(\backslash\)}}
\DoxyCodeLine{23376 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream4)    || \(\backslash\)}}
\DoxyCodeLine{23377 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream5)    || \(\backslash\)}}
\DoxyCodeLine{23378 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream6)    || \(\backslash\)}}
\DoxyCodeLine{23379 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA1\_Stream7)    || \(\backslash\)}}
\DoxyCodeLine{23380 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream0)    || \(\backslash\)}}
\DoxyCodeLine{23381 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream1)    || \(\backslash\)}}
\DoxyCodeLine{23382 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream2)    || \(\backslash\)}}
\DoxyCodeLine{23383 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream3)    || \(\backslash\)}}
\DoxyCodeLine{23384 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream4)    || \(\backslash\)}}
\DoxyCodeLine{23385 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream5)    || \(\backslash\)}}
\DoxyCodeLine{23386 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream6)    || \(\backslash\)}}
\DoxyCodeLine{23387 \textcolor{preprocessor}{                                               ((INSTANCE) == DMA2\_Stream7)    || \(\backslash\)}}
\DoxyCodeLine{23388 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel0)   || \(\backslash\)}}
\DoxyCodeLine{23389 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel1)   || \(\backslash\)}}
\DoxyCodeLine{23390 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel2)   || \(\backslash\)}}
\DoxyCodeLine{23391 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel3)   || \(\backslash\)}}
\DoxyCodeLine{23392 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel4)   || \(\backslash\)}}
\DoxyCodeLine{23393 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel5)   || \(\backslash\)}}
\DoxyCodeLine{23394 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel6)   || \(\backslash\)}}
\DoxyCodeLine{23395 \textcolor{preprocessor}{                                               ((INSTANCE) == BDMA\_Channel7))}}
\DoxyCodeLine{23396 }
\DoxyCodeLine{23397 \textcolor{comment}{/****************************** BDMA DMAMUX Instances ***************************/}}
\DoxyCodeLine{23398 \textcolor{preprocessor}{\#define IS\_BDMA\_CHANNEL\_DMAMUX\_INSTANCE(INSTANCE)  (((INSTANCE) == BDMA\_Channel0) || \(\backslash\)}}
\DoxyCodeLine{23399 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel1) || \(\backslash\)}}
\DoxyCodeLine{23400 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel2) || \(\backslash\)}}
\DoxyCodeLine{23401 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel3) || \(\backslash\)}}
\DoxyCodeLine{23402 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel4) || \(\backslash\)}}
\DoxyCodeLine{23403 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel5) || \(\backslash\)}}
\DoxyCodeLine{23404 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel6) || \(\backslash\)}}
\DoxyCodeLine{23405 \textcolor{preprocessor}{                                                    ((INSTANCE) == BDMA\_Channel7))}}
\DoxyCodeLine{23406 }
\DoxyCodeLine{23407 \textcolor{comment}{/****************************** DMA STREAM Instances ***************************/}}
\DoxyCodeLine{23408 \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23409 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23410 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23411 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23412 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23413 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23414 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23415 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA1\_Stream7)   || \(\backslash\)}}
\DoxyCodeLine{23416 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23417 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23418 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23419 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23420 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23421 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23422 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23423 \textcolor{preprocessor}{                                          ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{23424 }
\DoxyCodeLine{23425 \textcolor{comment}{/****************************** DMA DMAMUX Instances ***************************/}}
\DoxyCodeLine{23426 \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_DMAMUX\_INSTANCE(INSTANCE)  (((INSTANCE) == DMA1\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23427 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23428 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23429 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23430 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23431 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23432 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23433 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA1\_Stream7)   || \(\backslash\)}}
\DoxyCodeLine{23434 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream0)   || \(\backslash\)}}
\DoxyCodeLine{23435 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream1)   || \(\backslash\)}}
\DoxyCodeLine{23436 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream2)   || \(\backslash\)}}
\DoxyCodeLine{23437 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream3)   || \(\backslash\)}}
\DoxyCodeLine{23438 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream4)   || \(\backslash\)}}
\DoxyCodeLine{23439 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream5)   || \(\backslash\)}}
\DoxyCodeLine{23440 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream6)   || \(\backslash\)}}
\DoxyCodeLine{23441 \textcolor{preprocessor}{                                                  ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{23442 }
\DoxyCodeLine{23443 \textcolor{comment}{/******************************** DMA Request Generator Instances **************/}}
\DoxyCodeLine{23444 \textcolor{preprocessor}{\#define IS\_DMA\_REQUEST\_GEN\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1\_RequestGenerator0) || \(\backslash\)}}
\DoxyCodeLine{23445 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator1) || \(\backslash\)}}
\DoxyCodeLine{23446 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator2) || \(\backslash\)}}
\DoxyCodeLine{23447 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator3) || \(\backslash\)}}
\DoxyCodeLine{23448 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator4) || \(\backslash\)}}
\DoxyCodeLine{23449 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator5) || \(\backslash\)}}
\DoxyCodeLine{23450 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator6) || \(\backslash\)}}
\DoxyCodeLine{23451 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX1\_RequestGenerator7) || \(\backslash\)}}
\DoxyCodeLine{23452 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator0) || \(\backslash\)}}
\DoxyCodeLine{23453 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator1) || \(\backslash\)}}
\DoxyCodeLine{23454 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator2) || \(\backslash\)}}
\DoxyCodeLine{23455 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator3) || \(\backslash\)}}
\DoxyCodeLine{23456 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator4) || \(\backslash\)}}
\DoxyCodeLine{23457 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator5) || \(\backslash\)}}
\DoxyCodeLine{23458 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator6) || \(\backslash\)}}
\DoxyCodeLine{23459 \textcolor{preprocessor}{                                                   ((INSTANCE) == DMAMUX2\_RequestGenerator7))}}
\DoxyCodeLine{23460 }
\DoxyCodeLine{23461 \textcolor{comment}{/******************************* DMA2D Instances *******************************/}}
\DoxyCodeLine{23462 \textcolor{preprocessor}{\#define IS\_DMA2D\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == DMA2D)}}
\DoxyCodeLine{23463 }
\DoxyCodeLine{23464 \textcolor{comment}{/****************************** PSSI Instance *********************************/}}
\DoxyCodeLine{23465 \textcolor{preprocessor}{\#define IS\_PSSI\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == PSSI)}}
\DoxyCodeLine{23466 }
\DoxyCodeLine{23467 \textcolor{comment}{/******************************** MDMA Request Generator Instances **************/}}
\DoxyCodeLine{23468 \textcolor{preprocessor}{\#define IS\_MDMA\_STREAM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == MDMA\_Channel0)  || \(\backslash\)}}
\DoxyCodeLine{23469 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel1)  || \(\backslash\)}}
\DoxyCodeLine{23470 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel2)  || \(\backslash\)}}
\DoxyCodeLine{23471 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel3)  || \(\backslash\)}}
\DoxyCodeLine{23472 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel4)  || \(\backslash\)}}
\DoxyCodeLine{23473 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel5)  || \(\backslash\)}}
\DoxyCodeLine{23474 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel6)  || \(\backslash\)}}
\DoxyCodeLine{23475 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel7)  || \(\backslash\)}}
\DoxyCodeLine{23476 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel8)  || \(\backslash\)}}
\DoxyCodeLine{23477 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel9)  || \(\backslash\)}}
\DoxyCodeLine{23478 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel10) || \(\backslash\)}}
\DoxyCodeLine{23479 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel11) || \(\backslash\)}}
\DoxyCodeLine{23480 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel12) || \(\backslash\)}}
\DoxyCodeLine{23481 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel13) || \(\backslash\)}}
\DoxyCodeLine{23482 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel14) || \(\backslash\)}}
\DoxyCodeLine{23483 \textcolor{preprocessor}{                                               ((INSTANCE) == MDMA\_Channel15))}}
\DoxyCodeLine{23484 }
\DoxyCodeLine{23485 }
\DoxyCodeLine{23486 \textcolor{comment}{/******************************* FDCAN Instances ******************************/}}
\DoxyCodeLine{23487 \textcolor{preprocessor}{\#define IS\_FDCAN\_ALL\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == FDCAN1) || \(\backslash\)}}
\DoxyCodeLine{23488 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == FDCAN2) || \(\backslash\)}}
\DoxyCodeLine{23489 \textcolor{preprocessor}{                                             ((\_\_INSTANCE\_\_) == FDCAN3))}}
\DoxyCodeLine{23490 }
\DoxyCodeLine{23491 \textcolor{preprocessor}{\#define IS\_FDCAN\_TT\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == FDCAN1)}}
\DoxyCodeLine{23492 }
\DoxyCodeLine{23493 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{23494 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{23495 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{23496 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{23497 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{23498 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{23499 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{23500 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOG) || \(\backslash\)}}
\DoxyCodeLine{23501 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOH) || \(\backslash\)}}
\DoxyCodeLine{23502 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOJ) || \(\backslash\)}}
\DoxyCodeLine{23503 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOK))}}
\DoxyCodeLine{23504 }
\DoxyCodeLine{23505 \textcolor{comment}{/******************************* GPIO AF Instances ****************************/}}
\DoxyCodeLine{23506 \textcolor{preprocessor}{\#define IS\_GPIO\_AF\_INSTANCE(INSTANCE)   IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{23507 }
\DoxyCodeLine{23508 \textcolor{comment}{/**************************** GPIO Lock Instances *****************************/}}
\DoxyCodeLine{23509 \textcolor{comment}{/* On H7, all GPIO Bank support the Lock mechanism */}}
\DoxyCodeLine{23510 \textcolor{preprocessor}{\#define IS\_GPIO\_LOCK\_INSTANCE(INSTANCE) IS\_GPIO\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{23511 }
\DoxyCodeLine{23512 \textcolor{comment}{/******************************** HSEM Instances *******************************/}}
\DoxyCodeLine{23513 \textcolor{preprocessor}{\#define IS\_HSEM\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == HSEM)}}
\DoxyCodeLine{23514 \textcolor{preprocessor}{\#define HSEM\_CPU1\_COREID         (0x00000003U) }\textcolor{comment}{/* Semaphore Core CM7 ID */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23515 \textcolor{preprocessor}{\#define HSEM\_CR\_COREID\_CPU1      (HSEM\_CPU1\_COREID << HSEM\_CR\_COREID\_Pos)}}
\DoxyCodeLine{23516 \textcolor{preprocessor}{\#define HSEM\_CR\_COREID\_CURRENT   (HSEM\_CPU1\_COREID << HSEM\_CR\_COREID\_Pos)}}
\DoxyCodeLine{23517 }
\DoxyCodeLine{23518 \textcolor{preprocessor}{\#define HSEM\_SEMID\_MIN     (0U)       }\textcolor{comment}{/* HSEM ID Min*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{23519 \textcolor{preprocessor}{\#define HSEM\_SEMID\_MAX     (31U)      }\textcolor{comment}{/* HSEM ID Max */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23520 }
\DoxyCodeLine{23521 \textcolor{preprocessor}{\#define HSEM\_PROCESSID\_MIN (0U)       }\textcolor{comment}{/* HSEM Process ID Min */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23522 \textcolor{preprocessor}{\#define HSEM\_PROCESSID\_MAX (255U)     }\textcolor{comment}{/* HSEM Process ID Max */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23523 }
\DoxyCodeLine{23524 \textcolor{preprocessor}{\#define HSEM\_CLEAR\_KEY\_MIN (0U)       }\textcolor{comment}{/* HSEM clear Key Min value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23525 \textcolor{preprocessor}{\#define HSEM\_CLEAR\_KEY\_MAX (0xFFFFU)  }\textcolor{comment}{/* HSEM clear Key Max value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{23526 }
\DoxyCodeLine{23527 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{23528 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{23529 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{23530 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3) || \(\backslash\)}}
\DoxyCodeLine{23531 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C4) || \(\backslash\)}}
\DoxyCodeLine{23532 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C5))}}
\DoxyCodeLine{23533 }
\DoxyCodeLine{23534 \textcolor{comment}{/****************************** SMBUS Instances *******************************/}}
\DoxyCodeLine{23535 \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{23536 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{23537 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C3) || \(\backslash\)}}
\DoxyCodeLine{23538 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C4) || \(\backslash\)}}
\DoxyCodeLine{23539 \textcolor{preprocessor}{                                         ((INSTANCE) == I2C5))}}
\DoxyCodeLine{23540 }
\DoxyCodeLine{23541 \textcolor{comment}{/************** I2C Instances : wakeup capability from stop modes *************/}}
\DoxyCodeLine{23542 \textcolor{preprocessor}{\#define IS\_I2C\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE) IS\_I2C\_ALL\_INSTANCE(INSTANCE)}}
\DoxyCodeLine{23543 }
\DoxyCodeLine{23544 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{23545 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(INSTANCE)   (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{23546 \textcolor{preprocessor}{                                         ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{23547 \textcolor{preprocessor}{                                         ((INSTANCE) == SPI3))}}
\DoxyCodeLine{23548 }
\DoxyCodeLine{23549 \textcolor{comment}{/****************************** LTDC Instances ********************************/}}
\DoxyCodeLine{23550 \textcolor{preprocessor}{\#define IS\_LTDC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == LTDC)}}
\DoxyCodeLine{23551 }
\DoxyCodeLine{23552 \textcolor{comment}{/******************************* RNG Instances ********************************/}}
\DoxyCodeLine{23553 \textcolor{preprocessor}{\#define IS\_RNG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)}}
\DoxyCodeLine{23554 }
\DoxyCodeLine{23555 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{23556 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{23557 }
\DoxyCodeLine{23558 \textcolor{comment}{/****************************** SDMMC Instances *********************************/}}
\DoxyCodeLine{23559 \textcolor{preprocessor}{\#define IS\_SDMMC\_ALL\_INSTANCE(\_INSTANCE\_) (((\_INSTANCE\_) == SDMMC1) || \(\backslash\)}}
\DoxyCodeLine{23560 \textcolor{preprocessor}{                                           ((\_INSTANCE\_) == SDMMC2))}}
\DoxyCodeLine{23561 }
\DoxyCodeLine{23562 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{23563 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{23564 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{23565 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3) || \(\backslash\)}}
\DoxyCodeLine{23566 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4) || \(\backslash\)}}
\DoxyCodeLine{23567 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI5) || \(\backslash\)}}
\DoxyCodeLine{23568 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI6))}}
\DoxyCodeLine{23569 }
\DoxyCodeLine{23570 \textcolor{preprocessor}{\#define IS\_SPI\_HIGHEND\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \(\backslash\)}}
\DoxyCodeLine{23571 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{23572 \textcolor{preprocessor}{                                           ((INSTANCE) == SPI3))}}
\DoxyCodeLine{23573 }
\DoxyCodeLine{23574 \textcolor{comment}{/******************************** SWPMI Instances *****************************/}}
\DoxyCodeLine{23575 \textcolor{preprocessor}{\#define IS\_SWPMI\_INSTANCE(INSTANCE)  ((INSTANCE) == SWPMI1)}}
\DoxyCodeLine{23576 }
\DoxyCodeLine{23577 \textcolor{comment}{/****************** LPTIM Instances : All supported instances *****************/}}
\DoxyCodeLine{23578 \textcolor{preprocessor}{\#define IS\_LPTIM\_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \(\backslash\)}}
\DoxyCodeLine{23579 \textcolor{preprocessor}{                                         ((INSTANCE) == LPTIM2) || \(\backslash\)}}
\DoxyCodeLine{23580 \textcolor{preprocessor}{                                         ((INSTANCE) == LPTIM3) || \(\backslash\)}}
\DoxyCodeLine{23581 \textcolor{preprocessor}{                                         ((INSTANCE) == LPTIM4) || \(\backslash\)}}
\DoxyCodeLine{23582 \textcolor{preprocessor}{                                         ((INSTANCE) == LPTIM5))}}
\DoxyCodeLine{23583 }
\DoxyCodeLine{23584 \textcolor{comment}{/****************** LPTIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{23585 \textcolor{preprocessor}{\#define IS\_LPTIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \(\backslash\)}}
\DoxyCodeLine{23586 \textcolor{preprocessor}{                                                           ((INSTANCE) == LPTIM2))}}
\DoxyCodeLine{23587 }
\DoxyCodeLine{23588 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{23589 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23590 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23591 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23592 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23593 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23594 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{23595 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{23596 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23597 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{23598 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM13)  || \(\backslash\)}}
\DoxyCodeLine{23599 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM14)  || \(\backslash\)}}
\DoxyCodeLine{23600 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23601 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{23602 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{23603 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23604 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23605 }
\DoxyCodeLine{23606 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{23607 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23608 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23609 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23610 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23611 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23612 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23613 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{23614 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM13)  || \(\backslash\)}}
\DoxyCodeLine{23615 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM14)  || \(\backslash\)}}
\DoxyCodeLine{23616 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23617 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{23618 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{23619 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23620 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23621 }
\DoxyCodeLine{23622 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{23623 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23624 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23625 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23626 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23627 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23628 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23629 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{23630 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23631 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23632 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23633 }
\DoxyCodeLine{23634 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{23635 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23636 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23637 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23638 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23639 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23640 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23641 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23642 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23643 }
\DoxyCodeLine{23644 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{23645 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23646 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23647 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23648 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23649 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23650 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23651 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23652 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23653 }
\DoxyCodeLine{23654 \textcolor{comment}{/************ TIM Instances : at least 5 capture/compare channels *************/}}
\DoxyCodeLine{23655 \textcolor{preprocessor}{\#define IS\_TIM\_CC5\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23656 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23657 \textcolor{comment}{/************ TIM Instances : at least 6 capture/compare channels *************/}}
\DoxyCodeLine{23658 \textcolor{preprocessor}{\#define IS\_TIM\_CC6\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23659 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23660 }
\DoxyCodeLine{23661 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{23662 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{23663 \textcolor{preprocessor}{                                                ((\_\_INSTANCE\_\_) == TIM8))}}
\DoxyCodeLine{23664 }
\DoxyCodeLine{23665 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{23666 }
\DoxyCodeLine{23667 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{23668 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23669 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23670 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23671 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23672 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23673 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23674 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23675 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23676 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23677 }
\DoxyCodeLine{23678 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (UDE) *************/}}
\DoxyCodeLine{23679 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23680 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23681 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23682 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23683 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23684 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{23685 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{23686 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23687 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23688 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{23689 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{23690 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23691 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23692 }
\DoxyCodeLine{23693 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{23694 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23695 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23696 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23697 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23698 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23699 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23700 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23701 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{23702 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{23703 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23704 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23705 }
\DoxyCodeLine{23706 \textcolor{comment}{/************ TIM Instances : DMA requests generation (COMDE) *****************/}}
\DoxyCodeLine{23707 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23708 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23709 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23710 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23711 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23712 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23713 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15))}}
\DoxyCodeLine{23714 }
\DoxyCodeLine{23715 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{23716 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23717 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23718 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23719 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23720 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23721 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23722 }
\DoxyCodeLine{23723 \textcolor{comment}{/*************** TIM Instances : external trigger reamp input available *******/}}
\DoxyCodeLine{23724 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23725 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23726 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23727 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23728 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23729 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23730 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{23731 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23732 }
\DoxyCodeLine{23733 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{23734 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{23735 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{23736 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{23737 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{23738 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{23739 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM16) || \(\backslash\)}}
\DoxyCodeLine{23740 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM17) || \(\backslash\)}}
\DoxyCodeLine{23741 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM23) || \(\backslash\)}}
\DoxyCodeLine{23742 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23743 }
\DoxyCodeLine{23744 \textcolor{comment}{/*************** TIM Instances : external trigger reamp input available *******/}}
\DoxyCodeLine{23745 \textcolor{preprocessor}{\#define IS\_TIM\_ETRSEL\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{23746 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{23747 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{23748 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{23749 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{23750 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM23) || \(\backslash\)}}
\DoxyCodeLine{23751 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM24)))}}
\DoxyCodeLine{23752 }
\DoxyCodeLine{23753 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{23754 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23755 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23756 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23757 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23758 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23759 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM6)   || \(\backslash\)}}
\DoxyCodeLine{23760 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM7)   || \(\backslash\)}}
\DoxyCodeLine{23761 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23762 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{23763 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23764 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23765 \textcolor{preprocessor}{                                            ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23766 }
\DoxyCodeLine{23767 \textcolor{comment}{/****** TIM Instances : Salve mode available (TIMx\_SMCR.TS available )*********/}}
\DoxyCodeLine{23768 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23769 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23770 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23771 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23772 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23773 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23774 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM12)  || \(\backslash\)}}
\DoxyCodeLine{23775 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23776 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23777 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23778 }
\DoxyCodeLine{23779 \textcolor{comment}{/****** TIM Instances : TRGO2 available (TIMx\_CR2.MMS2 available )*********/}}
\DoxyCodeLine{23780 \textcolor{preprocessor}{\#define IS\_TIM\_TRGO2\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23781 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23782 }
\DoxyCodeLine{23783 \textcolor{comment}{/****** TIM Instances : TISEL available (TIMx\_TISEL available )*********/}}
\DoxyCodeLine{23784 \textcolor{preprocessor}{\#define IS\_TIM\_TISEL\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23785 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2)   || \(\backslash\)}}
\DoxyCodeLine{23786 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3)   || \(\backslash\)}}
\DoxyCodeLine{23787 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4)   || \(\backslash\)}}
\DoxyCodeLine{23788 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5)   || \(\backslash\)}}
\DoxyCodeLine{23789 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM8)   || \(\backslash\)}}
\DoxyCodeLine{23790 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM15)  || \(\backslash\)}}
\DoxyCodeLine{23791 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM16)  || \(\backslash\)}}
\DoxyCodeLine{23792 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM17)  || \(\backslash\)}}
\DoxyCodeLine{23793 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM23)  || \(\backslash\)}}
\DoxyCodeLine{23794 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23795 }
\DoxyCodeLine{23796 \textcolor{comment}{/****************** TIM Instances : supporting commutation event *************/}}
\DoxyCodeLine{23797 \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23798 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23799 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{23800 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{23801 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM17))}}
\DoxyCodeLine{23802 }
\DoxyCodeLine{23803 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{23804 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(\_\_INSTANCE\_\_)  (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{23805 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM2)      || \(\backslash\)}}
\DoxyCodeLine{23806 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM3)      || \(\backslash\)}}
\DoxyCodeLine{23807 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM4)      || \(\backslash\)}}
\DoxyCodeLine{23808 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM5)      || \(\backslash\)}}
\DoxyCodeLine{23809 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM8)      || \(\backslash\)}}
\DoxyCodeLine{23810 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM23)      || \(\backslash\)}}
\DoxyCodeLine{23811 \textcolor{preprocessor}{                                                      ((\_\_INSTANCE\_\_) == TIM24))}}
\DoxyCodeLine{23812 }
\DoxyCodeLine{23813 \textcolor{comment}{/****** TIM Instances : TIM\_CCR5\_GC5C available (TIMx\_CCR5.GC5C available )*********/}}
\DoxyCodeLine{23814 \textcolor{preprocessor}{\#define IS\_TIM\_COMBINED3PHASEPWM\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23815 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23816 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{23817 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{23818 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{23819 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23820 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23821 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23822 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{23823 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{23824 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{23825 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{23826 \textcolor{preprocessor}{     (((INSTANCE) == TIM2) \&\&                  \(\backslash\)}}
\DoxyCodeLine{23827 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23828 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23829 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23830 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{23831 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23832 \textcolor{preprocessor}{      (((INSTANCE) == TIM3) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23833 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1)||          \(\backslash\)}}
\DoxyCodeLine{23834 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23835 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23836 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{23837 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23838 \textcolor{preprocessor}{      (((INSTANCE) == TIM4) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23839 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1) ||         \(\backslash\)}}
\DoxyCodeLine{23840 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23841 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23842 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{23843 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23844 \textcolor{preprocessor}{      (((INSTANCE) == TIM5) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23845 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1) ||         \(\backslash\)}}
\DoxyCodeLine{23846 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23847 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23848 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{23849 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23850 \textcolor{preprocessor}{      (((INSTANCE) == TIM8) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23851 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1) ||         \(\backslash\)}}
\DoxyCodeLine{23852 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23853 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23854 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4) ||          \(\backslash\)}}
\DoxyCodeLine{23855 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_5) ||          \(\backslash\)}}
\DoxyCodeLine{23856 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_6)))           \(\backslash\)}}
\DoxyCodeLine{23857 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23858 \textcolor{preprocessor}{     (((INSTANCE) == TIM12) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23859 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23860 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{23861 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23862 \textcolor{preprocessor}{     (((INSTANCE) == TIM13) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23863 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{23864 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23865 \textcolor{preprocessor}{     (((INSTANCE) == TIM14) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23866 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{23867 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23868 \textcolor{preprocessor}{     (((INSTANCE) == TIM15) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23869 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23870 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_2)))            \(\backslash\)}}
\DoxyCodeLine{23871 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23872 \textcolor{preprocessor}{     (((INSTANCE) == TIM16) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23873 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{23874 \textcolor{preprocessor}{  ||                                           \(\backslash\)}}
\DoxyCodeLine{23875 \textcolor{preprocessor}{     (((INSTANCE) == TIM17) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23876 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{23877 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{23878 \textcolor{preprocessor}{     (((INSTANCE) == TIM23) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23879 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23880 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23881 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23882 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{23883 \textcolor{preprocessor}{     ||                                        \(\backslash\)}}
\DoxyCodeLine{23884 \textcolor{preprocessor}{     (((INSTANCE) == TIM24) \&\&                 \(\backslash\)}}
\DoxyCodeLine{23885 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23886 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{23887 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{23888 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4))))}}
\DoxyCodeLine{23889 }
\DoxyCodeLine{23890 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{23891 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23892 \textcolor{preprocessor}{      (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23893 \textcolor{preprocessor}{      ((INSTANCE) == TIM8)     || \(\backslash\)}}
\DoxyCodeLine{23894 \textcolor{preprocessor}{       ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{23895 \textcolor{preprocessor}{       ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{23896 \textcolor{preprocessor}{       ((INSTANCE) == TIM17))}}
\DoxyCodeLine{23897 }
\DoxyCodeLine{23898 \textcolor{comment}{/************** TIM Instances : supporting Break source selection *************/}}
\DoxyCodeLine{23899 \textcolor{preprocessor}{\#define IS\_TIM\_BREAKSOURCE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \(\backslash\)}}
\DoxyCodeLine{23900 \textcolor{preprocessor}{                                               ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23901 }
\DoxyCodeLine{23902 \textcolor{comment}{/****************** TIM Instances : supporting complementary output(s) ********/}}
\DoxyCodeLine{23903 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{23904 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{23905 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{23906 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{23907 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3)))            \(\backslash\)}}
\DoxyCodeLine{23908 \textcolor{preprocessor}{ ||                                             \(\backslash\)}}
\DoxyCodeLine{23909 \textcolor{preprocessor}{      (((INSTANCE) == TIM8) \&\&                  \(\backslash\)}}
\DoxyCodeLine{23910 \textcolor{preprocessor}{      (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{23911 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{23912 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3)))            \(\backslash\)}}
\DoxyCodeLine{23913 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{23914 \textcolor{preprocessor}{    (((INSTANCE) == TIM15) \&\&                   \(\backslash\)}}
\DoxyCodeLine{23915 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_1))             \(\backslash\)}}
\DoxyCodeLine{23916 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{23917 \textcolor{preprocessor}{    (((INSTANCE) == TIM16) \&\&                   \(\backslash\)}}
\DoxyCodeLine{23918 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1))              \(\backslash\)}}
\DoxyCodeLine{23919 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{23920 \textcolor{preprocessor}{    (((INSTANCE) == TIM17) \&\&                   \(\backslash\)}}
\DoxyCodeLine{23921 \textcolor{preprocessor}{     ((CHANNEL) == TIM\_CHANNEL\_1)))}}
\DoxyCodeLine{23922 }
\DoxyCodeLine{23923 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{23924 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23925 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23926 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23927 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23928 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23929 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23930 \textcolor{preprocessor}{   ((INSTANCE) == TIM8))}}
\DoxyCodeLine{23931 }
\DoxyCodeLine{23932 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{23933 \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23934 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23935 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23936 \textcolor{preprocessor}{   ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{23937 \textcolor{preprocessor}{   ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{23938 \textcolor{preprocessor}{   ((INSTANCE) == TIM17))}}
\DoxyCodeLine{23939 }
\DoxyCodeLine{23940 \textcolor{comment}{/****************** TIM Instances : supporting synchronization ****************/}}
\DoxyCodeLine{23941 \textcolor{preprocessor}{\#define IS\_TIM\_SYNCHRO\_INSTANCE(\_\_INSTANCE\_\_)\(\backslash\)}}
\DoxyCodeLine{23942 \textcolor{preprocessor}{    (((\_\_INSTANCE\_\_) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23943 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23944 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23945 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23946 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23947 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM6)    || \(\backslash\)}}
\DoxyCodeLine{23948 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23949 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM12)   || \(\backslash\)}}
\DoxyCodeLine{23950 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{23951 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{23952 \textcolor{preprocessor}{     ((\_\_INSTANCE\_\_) == TIM24))}}
\DoxyCodeLine{23953 }
\DoxyCodeLine{23954 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{23955 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23956 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23957 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23958 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23959 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23960 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23961 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23962 \textcolor{preprocessor}{   ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{23963 \textcolor{preprocessor}{   ((INSTANCE) == TIM16)   || \(\backslash\)}}
\DoxyCodeLine{23964 \textcolor{preprocessor}{   ((INSTANCE) == TIM17)   || \(\backslash\)}}
\DoxyCodeLine{23965 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{23966 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23967 }
\DoxyCodeLine{23968 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 1 for ETRF input */}}
\DoxyCodeLine{23969 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23970 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23971 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23972 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23973 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23974 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23975 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23976 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{23977 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23978 }
\DoxyCodeLine{23979 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 2 **********/}}
\DoxyCodeLine{23980 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23981 \textcolor{preprocessor}{ (((INSTANCE) == TIM1)     || \(\backslash\)}}
\DoxyCodeLine{23982 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23983 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23984 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23985 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23986 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23987 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{23988 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{23989 }
\DoxyCodeLine{23990 \textcolor{comment}{/****************** TIM Instances : supporting external clock mode 1 for TIX inputs*/}}
\DoxyCodeLine{23991 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{23992 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{23993 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{23994 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{23995 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{23996 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{23997 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{23998 \textcolor{preprocessor}{   ((INSTANCE) == TIM12)   || \(\backslash\)}}
\DoxyCodeLine{23999 \textcolor{preprocessor}{   ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{24000 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{24001 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{24002 }
\DoxyCodeLine{24003 \textcolor{comment}{/****************** TIM Instances : supporting internal trigger inputs(ITRX) *******/}}
\DoxyCodeLine{24004 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{24005 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{24006 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{24007 \textcolor{preprocessor}{   ((INSTANCE) == TIM3)    || \(\backslash\)}}
\DoxyCodeLine{24008 \textcolor{preprocessor}{   ((INSTANCE) == TIM4)    || \(\backslash\)}}
\DoxyCodeLine{24009 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{24010 \textcolor{preprocessor}{   ((INSTANCE) == TIM8)    || \(\backslash\)}}
\DoxyCodeLine{24011 \textcolor{preprocessor}{   ((INSTANCE) == TIM12)   || \(\backslash\)}}
\DoxyCodeLine{24012 \textcolor{preprocessor}{   ((INSTANCE) == TIM15)   || \(\backslash\)}}
\DoxyCodeLine{24013 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{24014 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{24015 }
\DoxyCodeLine{24016 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{24017 \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{24018 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{24019 \textcolor{preprocessor}{   ((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{24020 \textcolor{preprocessor}{   ((INSTANCE) == TIM3))}}
\DoxyCodeLine{24021 }
\DoxyCodeLine{24022 \textcolor{comment}{/****************** TIM Instances : TIM\_32B\_COUNTER ***************************/}}
\DoxyCodeLine{24023 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{24024 \textcolor{preprocessor}{  (((INSTANCE) == TIM2)    || \(\backslash\)}}
\DoxyCodeLine{24025 \textcolor{preprocessor}{   ((INSTANCE) == TIM5)    || \(\backslash\)}}
\DoxyCodeLine{24026 \textcolor{preprocessor}{   ((INSTANCE) == TIM23)   || \(\backslash\)}}
\DoxyCodeLine{24027 \textcolor{preprocessor}{   ((INSTANCE) == TIM24))}}
\DoxyCodeLine{24028 }
\DoxyCodeLine{24029 \textcolor{comment}{/****************** TIM Instances : TIM\_BKIN2 ***************************/}}
\DoxyCodeLine{24030 \textcolor{preprocessor}{\#define IS\_TIM\_BKIN2\_INSTANCE(INSTANCE)\(\backslash\)}}
\DoxyCodeLine{24031 \textcolor{preprocessor}{  (((INSTANCE) == TIM1)    || \(\backslash\)}}
\DoxyCodeLine{24032 \textcolor{preprocessor}{   ((INSTANCE) == TIM8))}}
\DoxyCodeLine{24033 }
\DoxyCodeLine{24034 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{24035 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(\_\_INSTANCE\_\_) (((\_\_INSTANCE\_\_) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{24036 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{24037 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{24038 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{24039 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{24040 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM15) || \(\backslash\)}}
\DoxyCodeLine{24041 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{24042 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM23) || \(\backslash\)}}
\DoxyCodeLine{24043 \textcolor{preprocessor}{                                                             ((\_\_INSTANCE\_\_) == TIM24))}}
\DoxyCodeLine{24044 }
\DoxyCodeLine{24045 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{24046 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24047 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24048 \textcolor{preprocessor}{                                     ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24049 \textcolor{preprocessor}{                                     ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24050 \textcolor{preprocessor}{                                     ((INSTANCE) == USART10))}}
\DoxyCodeLine{24051 }
\DoxyCodeLine{24052 \textcolor{comment}{/******************** USART Instances : SPI slave mode ************************/}}
\DoxyCodeLine{24053 \textcolor{preprocessor}{\#define IS\_UART\_SPI\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24054 \textcolor{preprocessor}{                                              ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24055 \textcolor{preprocessor}{                                              ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24056 \textcolor{preprocessor}{                                              ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24057 \textcolor{preprocessor}{                                              ((INSTANCE) == USART10))}}
\DoxyCodeLine{24058 }
\DoxyCodeLine{24059 \textcolor{comment}{/******************** UART Instances : Asynchronous mode **********************/}}
\DoxyCodeLine{24060 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24061 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24062 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24063 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24064 \textcolor{preprocessor}{                                    ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24065 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24066 \textcolor{preprocessor}{                                    ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24067 \textcolor{preprocessor}{                                    ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24068 \textcolor{preprocessor}{                                    ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24069 \textcolor{preprocessor}{                                    ((INSTANCE) == USART10))}}
\DoxyCodeLine{24070 }
\DoxyCodeLine{24071 \textcolor{comment}{/******************** UART Instances : FIFO mode.******************************/}}
\DoxyCodeLine{24072 \textcolor{preprocessor}{\#define IS\_UART\_FIFO\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24073 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24074 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24075 \textcolor{preprocessor}{                                         ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24076 \textcolor{preprocessor}{                                         ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24077 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24078 \textcolor{preprocessor}{                                         ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24079 \textcolor{preprocessor}{                                         ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24080 \textcolor{preprocessor}{                                         ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24081 \textcolor{preprocessor}{                                         ((INSTANCE) == USART10)|| \(\backslash\)}}
\DoxyCodeLine{24082 \textcolor{preprocessor}{                                         ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{24083 }
\DoxyCodeLine{24084 \textcolor{comment}{/****************** UART Instances : Auto Baud Rate detection *****************/}}
\DoxyCodeLine{24085 \textcolor{preprocessor}{\#define IS\_USART\_AUTOBAUDRATE\_DETECTION\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24086 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24087 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24088 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24089 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24090 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24091 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24092 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24093 \textcolor{preprocessor}{                                                            ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24094 \textcolor{preprocessor}{                                                            ((INSTANCE) == USART10))}}
\DoxyCodeLine{24095 }
\DoxyCodeLine{24096 \textcolor{comment}{/*********************** UART Instances : Driver Enable ***********************/}}
\DoxyCodeLine{24097 \textcolor{preprocessor}{\#define IS\_UART\_DRIVER\_ENABLE\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24098 \textcolor{preprocessor}{                                                  ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24099 \textcolor{preprocessor}{                                                  ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24100 \textcolor{preprocessor}{                                                  ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24101 \textcolor{preprocessor}{                                                  ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24102 \textcolor{preprocessor}{                                                  ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24103 \textcolor{preprocessor}{                                                  ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24104 \textcolor{preprocessor}{                                                  ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24105 \textcolor{preprocessor}{                                                  ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24106 \textcolor{preprocessor}{                                                  ((INSTANCE) == USART10)|| \(\backslash\)}}
\DoxyCodeLine{24107 \textcolor{preprocessor}{                                                  ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{24108 }
\DoxyCodeLine{24109 \textcolor{comment}{/********************* UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{24110 \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24111 \textcolor{preprocessor}{                                               ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24112 \textcolor{preprocessor}{                                               ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24113 \textcolor{preprocessor}{                                               ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24114 \textcolor{preprocessor}{                                               ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24115 \textcolor{preprocessor}{                                               ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24116 \textcolor{preprocessor}{                                               ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24117 \textcolor{preprocessor}{                                               ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24118 \textcolor{preprocessor}{                                               ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24119 \textcolor{preprocessor}{                                               ((INSTANCE) == USART10)|| \(\backslash\)}}
\DoxyCodeLine{24120 \textcolor{preprocessor}{                                               ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{24121 }
\DoxyCodeLine{24122 \textcolor{comment}{/******************* UART Instances : Hardware Flow control *******************/}}
\DoxyCodeLine{24123 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24124 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24125 \textcolor{preprocessor}{                                           ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24126 \textcolor{preprocessor}{                                           ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24127 \textcolor{preprocessor}{                                           ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24128 \textcolor{preprocessor}{                                           ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24129 \textcolor{preprocessor}{                                           ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24130 \textcolor{preprocessor}{                                           ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24131 \textcolor{preprocessor}{                                           ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24132 \textcolor{preprocessor}{                                           ((INSTANCE) == USART10)|| \(\backslash\)}}
\DoxyCodeLine{24133 \textcolor{preprocessor}{                                           ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{24134 }
\DoxyCodeLine{24135 \textcolor{comment}{/************************* UART Instances : LIN mode **************************/}}
\DoxyCodeLine{24136 \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24137 \textcolor{preprocessor}{                                        ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24138 \textcolor{preprocessor}{                                        ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24139 \textcolor{preprocessor}{                                        ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24140 \textcolor{preprocessor}{                                        ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24141 \textcolor{preprocessor}{                                        ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24142 \textcolor{preprocessor}{                                        ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24143 \textcolor{preprocessor}{                                        ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24144 \textcolor{preprocessor}{                                        ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24145 \textcolor{preprocessor}{                                        ((INSTANCE) == USART10))}}
\DoxyCodeLine{24146 }
\DoxyCodeLine{24147 \textcolor{comment}{/****************** UART Instances : Wake-\/up from Stop mode *******************/}}
\DoxyCodeLine{24148 \textcolor{preprocessor}{\#define IS\_UART\_WAKEUP\_FROMSTOP\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24149 \textcolor{preprocessor}{                                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24150 \textcolor{preprocessor}{                                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24151 \textcolor{preprocessor}{                                                    ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24152 \textcolor{preprocessor}{                                                    ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24153 \textcolor{preprocessor}{                                                    ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24154 \textcolor{preprocessor}{                                                    ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24155 \textcolor{preprocessor}{                                                    ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24156 \textcolor{preprocessor}{                                                    ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24157 \textcolor{preprocessor}{                                                    ((INSTANCE) == USART10)|| \(\backslash\)}}
\DoxyCodeLine{24158 \textcolor{preprocessor}{                                                    ((INSTANCE) == LPUART1))}}
\DoxyCodeLine{24159 }
\DoxyCodeLine{24160 \textcolor{comment}{/************************* UART Instances : IRDA mode *************************/}}
\DoxyCodeLine{24161 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24162 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24163 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24164 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{24165 \textcolor{preprocessor}{                                    ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{24166 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{24167 \textcolor{preprocessor}{                                    ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{24168 \textcolor{preprocessor}{                                    ((INSTANCE) == UART8)  || \(\backslash\)}}
\DoxyCodeLine{24169 \textcolor{preprocessor}{                                    ((INSTANCE) == UART9)  || \(\backslash\)}}
\DoxyCodeLine{24170 \textcolor{preprocessor}{                                    ((INSTANCE) == USART10))}}
\DoxyCodeLine{24171 }
\DoxyCodeLine{24172 \textcolor{comment}{/********************* USART Instances : Smard card mode **********************/}}
\DoxyCodeLine{24173 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{24174 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{24175 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{24176 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6) ||\(\backslash\)}}
\DoxyCodeLine{24177 \textcolor{preprocessor}{                                         ((INSTANCE) == USART10))}}
\DoxyCodeLine{24178 }
\DoxyCodeLine{24179 \textcolor{comment}{/****************************** LPUART Instance *******************************/}}
\DoxyCodeLine{24180 \textcolor{preprocessor}{\#define IS\_LPUART\_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)}}
\DoxyCodeLine{24181 }
\DoxyCodeLine{24182 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{24183 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG1)}}
\DoxyCodeLine{24184 \textcolor{comment}{/****************************** USB Instances ********************************/}}
\DoxyCodeLine{24185 \textcolor{preprocessor}{\#define IS\_USB\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB)}}
\DoxyCodeLine{24186 }
\DoxyCodeLine{24187 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{24188 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG1)}}
\DoxyCodeLine{24189 \textcolor{comment}{/****************************** MDIOS Instances ********************************/}}
\DoxyCodeLine{24190 \textcolor{preprocessor}{\#define IS\_MDIOS\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == MDIOS)}}
\DoxyCodeLine{24191 }
\DoxyCodeLine{24192 \textcolor{comment}{/****************************** CEC Instances *********************************/}}
\DoxyCodeLine{24193 \textcolor{preprocessor}{\#define IS\_CEC\_ALL\_INSTANCE(\_\_INSTANCE\_\_) ((\_\_INSTANCE\_\_) == CEC)}}
\DoxyCodeLine{24194 }
\DoxyCodeLine{24195 \textcolor{comment}{/****************************** SAI Instances ********************************/}}
\DoxyCodeLine{24196 \textcolor{preprocessor}{\#define IS\_SAI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SAI1\_Block\_A) || \(\backslash\)}}
\DoxyCodeLine{24197 \textcolor{preprocessor}{                                       ((INSTANCE) == SAI1\_Block\_B) || \(\backslash\)}}
\DoxyCodeLine{24198 \textcolor{preprocessor}{                                       ((INSTANCE) == SAI4\_Block\_A) || \(\backslash\)}}
\DoxyCodeLine{24199 \textcolor{preprocessor}{                                       ((INSTANCE) == SAI4\_Block\_B))}}
\DoxyCodeLine{24200 }
\DoxyCodeLine{24201 \textcolor{comment}{/****************************** SPDIFRX Instances ********************************/}}
\DoxyCodeLine{24202 \textcolor{preprocessor}{\#define IS\_SPDIFRX\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX)}}
\DoxyCodeLine{24203 }
\DoxyCodeLine{24204 \textcolor{comment}{/****************************** OPAMP Instances *******************************/}}
\DoxyCodeLine{24205 \textcolor{preprocessor}{\#define IS\_OPAMP\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \(\backslash\)}}
\DoxyCodeLine{24206 \textcolor{preprocessor}{                                         ((INSTANCE) == OPAMP2))}}
\DoxyCodeLine{24207 }
\DoxyCodeLine{24208 \textcolor{preprocessor}{\#define IS\_OPAMP\_COMMON\_INSTANCE(COMMON\_INSTANCE) ((COMMON\_INSTANCE) == OPAMP12\_COMMON)}}
\DoxyCodeLine{24209 }
\DoxyCodeLine{24210 \textcolor{comment}{/*********************** USB OTG PCD Instances ********************************/}}
\DoxyCodeLine{24211 \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB\_OTG\_HS)}}
\DoxyCodeLine{24212 }
\DoxyCodeLine{24213 \textcolor{comment}{/*********************** USB OTG HCD Instances ********************************/}}
\DoxyCodeLine{24214 \textcolor{preprocessor}{\#define IS\_HCD\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == USB\_OTG\_HS)}}
\DoxyCodeLine{24215 }
\DoxyCodeLine{24216 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{24217 \textcolor{comment}{/*  For a painless codes migration between the STM32H7xx device product       */}}
\DoxyCodeLine{24218 \textcolor{comment}{/*  lines, or with STM32F7xx devices the aliases defined below are put        */}}
\DoxyCodeLine{24219 \textcolor{comment}{/*   in place to overcome the differences in the interrupt handlers and IRQn  */}}
\DoxyCodeLine{24220 \textcolor{comment}{/*   definitions. No need to update developed interrupt code when moving      */}}
\DoxyCodeLine{24221 \textcolor{comment}{/*  across product lines within the same STM32H7 Family                       */}}
\DoxyCodeLine{24222 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{24223 }
\DoxyCodeLine{24224 \textcolor{comment}{/* Aliases for \_\_IRQn */}}
\DoxyCodeLine{24225 \textcolor{preprocessor}{\#define  HASH\_RNG\_IRQn                  RNG\_IRQn}}
\DoxyCodeLine{24226 \textcolor{preprocessor}{\#define  TIM1\_BRK\_TIM9\_IRQn             TIM1\_BRK\_IRQn}}
\DoxyCodeLine{24227 \textcolor{preprocessor}{\#define  TIM1\_UP\_TIM10\_IRQn             TIM1\_UP\_IRQn}}
\DoxyCodeLine{24228 \textcolor{preprocessor}{\#define  TIM1\_TRG\_COM\_TIM11\_IRQn        TIM1\_TRG\_COM\_IRQn}}
\DoxyCodeLine{24229 \textcolor{preprocessor}{\#define  PVD\_IRQn                       PVD\_AVD\_IRQn}}
\DoxyCodeLine{24230 }
\DoxyCodeLine{24231 }
\DoxyCodeLine{24232 \textcolor{comment}{/* Aliases for DCMI/PSSI \_\_IRQn */}}
\DoxyCodeLine{24233 \textcolor{preprocessor}{\#define  DCMI\_IRQn                      DCMI\_PSSI\_IRQn}}
\DoxyCodeLine{24234 }
\DoxyCodeLine{24235 \textcolor{comment}{/* Aliases for \_\_IRQHandler */}}
\DoxyCodeLine{24236 \textcolor{preprocessor}{\#define  HASH\_RNG\_IRQHandler           RNG\_IRQHandler}}
\DoxyCodeLine{24237 \textcolor{preprocessor}{\#define TIM1\_BRK\_TIM9\_IRQHandler       TIM1\_BRK\_IRQHandler}}
\DoxyCodeLine{24238 \textcolor{preprocessor}{\#define TIM1\_UP\_TIM9\_IRQHandler        TIM1\_UP\_IRQHandler}}
\DoxyCodeLine{24239 \textcolor{preprocessor}{\#define TIM1\_TRG\_COM\_TIM11\_IRQHandler  TIM1\_TRG\_COM\_IRQHandler}}
\DoxyCodeLine{24240 \textcolor{preprocessor}{\#define PVD\_IRQHandler                 PVD\_AVD\_IRQHandler}}
\DoxyCodeLine{24241 }
\DoxyCodeLine{24242 \textcolor{comment}{/* Aliases for COMP \_\_IRQHandler */}}
\DoxyCodeLine{24243 \textcolor{preprocessor}{\#define COMP\_IRQHandler                COMP1\_IRQHandler}}
\DoxyCodeLine{24244 }
\DoxyCodeLine{24257 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24258 \}}
\DoxyCodeLine{24259 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{24260 }
\DoxyCodeLine{24261 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H723xx\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{24262 }

\end{DoxyCode}
