<stg><name>matrix_mul::thread</name>


<trans_list>

<trans id="5519" from="1" to="2">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5520" from="2" to="3">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5521" from="3" to="4">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5522" from="4" to="5">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5523" from="5" to="6">
<condition id="209">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5529" from="5" to="9">
<condition id="218">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5524" from="6" to="7">
<condition id="210">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5525" from="6" to="6">
<condition id="212">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5527" from="7" to="8">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5528" from="8" to="5">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5530" from="9" to="10">
<condition id="222">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5531" from="9" to="13">
<condition id="220">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5532" from="10" to="11">
<condition id="223">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5533" from="10" to="10">
<condition id="225">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5535" from="11" to="12">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5536" from="12" to="9">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5537" from="13" to="14">
<condition id="231">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5702" from="13" to="176">
<condition id="399">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5538" from="14" to="15">
<condition id="232">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5701" from="14" to="13">
<condition id="397">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5540" from="15" to="16">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5541" from="16" to="17">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5542" from="17" to="18">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5543" from="18" to="19">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5544" from="19" to="20">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5545" from="20" to="21">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5546" from="21" to="22">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5547" from="22" to="23">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5548" from="23" to="24">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5549" from="24" to="25">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5550" from="25" to="26">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5551" from="26" to="27">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5552" from="27" to="28">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5553" from="28" to="29">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="29" to="30">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5555" from="30" to="31">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5556" from="31" to="32">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5557" from="32" to="33">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5558" from="33" to="34">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5559" from="34" to="35">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5560" from="35" to="36">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5561" from="36" to="37">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5562" from="37" to="38">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5563" from="38" to="39">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5564" from="39" to="40">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5565" from="40" to="41">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5566" from="41" to="42">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5567" from="42" to="43">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5568" from="43" to="44">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5569" from="44" to="45">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5570" from="45" to="46">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5571" from="46" to="47">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5572" from="47" to="48">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5573" from="48" to="49">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5574" from="49" to="50">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5575" from="50" to="51">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5576" from="51" to="52">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="52" to="53">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="53" to="54">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5579" from="54" to="55">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5580" from="55" to="56">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5581" from="56" to="57">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5582" from="57" to="58">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5583" from="58" to="59">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5584" from="59" to="60">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5585" from="60" to="61">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5586" from="61" to="62">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5587" from="62" to="63">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5588" from="63" to="64">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5589" from="64" to="65">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5590" from="65" to="66">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5591" from="66" to="67">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5592" from="67" to="68">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="68" to="69">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="69" to="70">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="70" to="71">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="71" to="72">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="72" to="73">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5598" from="73" to="74">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5599" from="74" to="75">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5600" from="75" to="76">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5601" from="76" to="77">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5602" from="77" to="78">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5603" from="78" to="79">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5604" from="79" to="80">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5605" from="80" to="81">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5606" from="81" to="82">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5607" from="82" to="83">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5608" from="83" to="84">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5609" from="84" to="85">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5610" from="85" to="86">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5611" from="86" to="87">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5612" from="87" to="88">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5613" from="88" to="89">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5614" from="89" to="90">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5615" from="90" to="91">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5616" from="91" to="92">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="92" to="93">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="93" to="94">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5619" from="94" to="95">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5620" from="95" to="96">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5621" from="96" to="97">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5622" from="97" to="98">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5623" from="98" to="99">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5624" from="99" to="100">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5625" from="100" to="101">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5626" from="101" to="102">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5627" from="102" to="103">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5628" from="103" to="104">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5629" from="104" to="105">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5630" from="105" to="106">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5631" from="106" to="107">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5632" from="107" to="108">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="108" to="109">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="109" to="110">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="110" to="111">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="111" to="112">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="112" to="113">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5638" from="113" to="114">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5639" from="114" to="115">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5640" from="115" to="116">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5641" from="116" to="117">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5642" from="117" to="118">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5643" from="118" to="119">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5644" from="119" to="120">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5645" from="120" to="121">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5646" from="121" to="122">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5647" from="122" to="123">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5648" from="123" to="124">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5649" from="124" to="125">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5650" from="125" to="126">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5651" from="126" to="127">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5652" from="127" to="128">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5653" from="128" to="129">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5654" from="129" to="130">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5655" from="130" to="131">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5656" from="131" to="132">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="132" to="133">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="133" to="134">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5659" from="134" to="135">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5660" from="135" to="136">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5661" from="136" to="137">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5662" from="137" to="138">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5663" from="138" to="139">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5664" from="139" to="140">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5665" from="140" to="141">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5666" from="141" to="142">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5667" from="142" to="143">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5668" from="143" to="144">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5669" from="144" to="145">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5670" from="145" to="146">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5671" from="146" to="147">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5672" from="147" to="148">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="148" to="149">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="149" to="150">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="150" to="151">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="151" to="152">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="152" to="153">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5678" from="153" to="154">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5679" from="154" to="155">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5680" from="155" to="156">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5681" from="156" to="157">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5682" from="157" to="158">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5683" from="158" to="159">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5684" from="159" to="160">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5685" from="160" to="161">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5686" from="161" to="162">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5687" from="162" to="163">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5688" from="163" to="164">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5689" from="164" to="165">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5690" from="165" to="166">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5691" from="166" to="167">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5692" from="167" to="168">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5693" from="168" to="169">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5694" from="169" to="170">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5695" from="170" to="171">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5696" from="171" to="172">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="172" to="173">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="173" to="174">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5699" from="174" to="175">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5700" from="175" to="14">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5703" from="176" to="4">
<condition id="401">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5704" from="176" to="177">
<condition id="403">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5705" from="177" to="178">
<condition id="404">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5706" from="177" to="177">
<condition id="406">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5708" from="178" to="179">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5709" from="179" to="180">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5710" from="180" to="176">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [11 x i8]* @p_str7, i32 0, i32 0, i1* %nResetPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [10 x i8]* @p_str8, i32 0, i32 0, i1* %ClockPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [17 x i8]* @p_str10, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str11, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [19 x i8]* @p_str12, [15 x i8]* @p_str13, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [18 x i8]* @p_str14, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str15, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [19 x i8]* @p_str12, [16 x i8]* @p_str16, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str5, i32 2, [7 x i8]* @p_str17) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str18) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:12  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:13  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:14  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:18  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str18, i32 %tmp) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:19  br label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb:0  %val_V_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_0"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0">
<![CDATA[
bb:1  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb11.i:0  %ptData32_assign_1_rec = phi i17 [ 0, %bb ], [ %ptData32_assign_4_rec, %bb7.i14 ] ; <i17> [#uses=2]

]]></node>
<StgValue><ssdm name="ptData32_assign_1_rec"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb11.i:1  %i = phi i17 [ 0, %bb ], [ %i_3, %bb7.i14 ]     ; <i17> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="17">
<![CDATA[
bb11.i:2  %ptData32_assign_1_rec_cast = zext i17 %ptData32_assign_1_rec to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_1_rec_cast"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb11.i:3  %m_operand1_addr_300 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %ptData32_assign_1_rec_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_300"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb11.i:5  %exitcond8 = icmp eq i17 %i, -41072             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb11.i:6  %i_3 = add i17 %i, 1                            ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i:7  br i1 %exitcond8, label %ModuleRead_1.exit, label %bb5.i13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ModuleRead_1.exit:0  %val_V_1_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_1_0"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
ModuleRead_1.exit:1  br label %bb11.i38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i13:0  %tmp_V = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i13:1  br i1 %tmp_V, label %bb.i65.i, label %bb7.i14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i:1  br label %bb5.i13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i14:0  %val_V = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
bb7.i14:1  store i32 %val_V, i32* %m_operand1_addr_300, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i14:2  %tmp_3 = icmp ult i17 %i, -41073                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="17" op_0_bw="1">
<![CDATA[
bb7.i14:3  %ptData3_0_i_cast = zext i1 %tmp_3 to i17       ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_i_cast"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i14:4  %ptData32_assign_4_rec = add i17 %ptData32_assign_1_rec, %ptData3_0_i_cast ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_4_rec"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i14:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i14:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i14:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i14:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
bb7.i14:9  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb11.i38:0  %ptData32_assign_3_rec = phi i17 [ 0, %ModuleRead_1.exit ], [ %ptData32_assign_7_rec, %bb7.i31 ] ; <i17> [#uses=2]

]]></node>
<StgValue><ssdm name="ptData32_assign_3_rec"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb11.i38:1  %i_1 = phi i17 [ 0, %ModuleRead_1.exit ], [ %i_5, %bb7.i31 ] ; <i17> [#uses=3]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="17">
<![CDATA[
bb11.i38:2  %ptData32_assign_3_rec_cast = zext i17 %ptData32_assign_3_rec to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_3_rec_cast"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb11.i38:3  %m_operand2_addr_300 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %ptData32_assign_3_rec_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_300"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i38:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb11.i38:5  %exitcond = icmp eq i17 %i_1, -41072            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb11.i38:6  %i_5 = add i17 %i_1, 1                          ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i38:7  br i1 %exitcond, label %bb7.i, label %bb5.i29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i29:0  %tmp_V_2 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i29:1  br i1 %tmp_V_2, label %bb.i65.i28, label %bb7.i31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i28:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i28:1  br label %bb5.i29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i31:0  %val_V_1 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
bb7.i31:1  store i32 %val_V_1, i32* %m_operand2_addr_300, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i31:2  %tmp_8 = icmp ult i17 %i_1, -41073              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="1">
<![CDATA[
bb7.i31:3  %ptData3_0_i1_cast = zext i1 %tmp_8 to i17      ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_i1_cast"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i31:4  %ptData32_assign_7_rec = add i17 %ptData32_assign_3_rec, %ptData3_0_i1_cast ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_7_rec"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i31:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i31:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i31:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i31:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
bb7.i31:9  br label %bb11.i38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb7.i:0  %i_2 = phi i9 [ %i_6, %bb6.i ], [ 0, %bb11.i38 ] ; <i9> [#uses=2]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb7.i:1  %phi_mul = phi i17 [ %next_mul, %bb6.i ], [ 0, %bb11.i38 ] ; <i17> [#uses=302]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i:2  %next_mul = add i17 %phi_mul, 300               ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.i:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb7.i:4  %exitcond7 = icmp eq i9 %i_2, -212              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb7.i:5  %i_6 = add i9 %i_2, 1                           ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.i:6  br i1 %exitcond7, label %multiplyMat.exit, label %bb.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb.i:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="17">
<![CDATA[
bb.i:2  %tmp_7_cast = zext i17 %phi_mul to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:3  %m_operand1_addr = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_7_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:4  %tmp_2_s = or i17 %phi_mul, 1                   ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_s"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="17">
<![CDATA[
bb.i:5  %tmp_2_cast = zext i17 %tmp_2_s to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:6  %m_operand1_addr_1 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:7  %tmp_2_1 = or i17 %phi_mul, 2                   ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="17">
<![CDATA[
bb.i:8  %tmp_2_1_cast = zext i17 %tmp_2_1 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_1_cast"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:9  %m_operand1_addr_2 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:10  %tmp_2_2 = or i17 %phi_mul, 3                   ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="17">
<![CDATA[
bb.i:11  %tmp_2_2_cast = zext i17 %tmp_2_2 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_2_cast"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:12  %m_operand1_addr_3 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_2_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_3"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:13  %tmp_2_4 = add i17 %phi_mul, 4                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_4"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="17">
<![CDATA[
bb.i:14  %tmp_2_4_cast = zext i17 %tmp_2_4 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_4_cast"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:15  %m_operand1_addr_4 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_4_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_4"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:16  %tmp_2_5 = add i17 %phi_mul, 5                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="17">
<![CDATA[
bb.i:17  %tmp_2_5_cast = zext i17 %tmp_2_5 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_5_cast"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:18  %m_operand1_addr_5 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_5_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_5"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:19  %tmp_2_6 = add i17 %phi_mul, 6                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_6"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="17">
<![CDATA[
bb.i:20  %tmp_2_6_cast = zext i17 %tmp_2_6 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_6_cast"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:21  %m_operand1_addr_6 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_6_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_6"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:22  %tmp_2_7 = add i17 %phi_mul, 7                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_7"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="17">
<![CDATA[
bb.i:23  %tmp_2_7_cast = zext i17 %tmp_2_7 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_7_cast"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:24  %m_operand1_addr_7 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_7_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_7"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:25  %tmp_2_8 = add i17 %phi_mul, 8                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_8"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="17">
<![CDATA[
bb.i:26  %tmp_2_8_cast = zext i17 %tmp_2_8 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_8_cast"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:27  %m_operand1_addr_8 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_8_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_8"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:28  %tmp_2_9 = add i17 %phi_mul, 9                  ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_9"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="17">
<![CDATA[
bb.i:29  %tmp_2_9_cast = zext i17 %tmp_2_9 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_9_cast"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:30  %m_operand1_addr_9 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_9_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_9"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:31  %tmp_2_3 = add i17 %phi_mul, 10                 ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="17">
<![CDATA[
bb.i:32  %tmp_2_3_cast = zext i17 %tmp_2_3 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_3_cast"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:33  %m_operand1_addr_10 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_3_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_10"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:34  %tmp_2_10 = add i17 %phi_mul, 11                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="17">
<![CDATA[
bb.i:35  %tmp_2_10_cast = zext i17 %tmp_2_10 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_10_cast"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:36  %m_operand1_addr_11 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_10_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_11"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:37  %tmp_2_11 = add i17 %phi_mul, 12                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_11"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="17">
<![CDATA[
bb.i:38  %tmp_2_11_cast = zext i17 %tmp_2_11 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_11_cast"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:39  %m_operand1_addr_12 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_11_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_12"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:40  %tmp_2_12 = add i17 %phi_mul, 13                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="17">
<![CDATA[
bb.i:41  %tmp_2_12_cast = zext i17 %tmp_2_12 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_12_cast"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:42  %m_operand1_addr_13 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_12_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_13"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:43  %tmp_2_13 = add i17 %phi_mul, 14                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_13"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="17">
<![CDATA[
bb.i:44  %tmp_2_13_cast = zext i17 %tmp_2_13 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_13_cast"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:45  %m_operand1_addr_14 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_13_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_14"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:46  %tmp_2_14 = add i17 %phi_mul, 15                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_14"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="17">
<![CDATA[
bb.i:47  %tmp_2_14_cast = zext i17 %tmp_2_14 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_14_cast"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:48  %m_operand1_addr_15 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_14_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_15"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:49  %tmp_2_15 = add i17 %phi_mul, 16                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_15"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="17">
<![CDATA[
bb.i:50  %tmp_2_15_cast = zext i17 %tmp_2_15 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_15_cast"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:51  %m_operand1_addr_16 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_15_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_16"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:52  %tmp_2_16 = add i17 %phi_mul, 17                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_16"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="17">
<![CDATA[
bb.i:53  %tmp_2_16_cast = zext i17 %tmp_2_16 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_16_cast"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:54  %m_operand1_addr_17 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_16_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_17"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:55  %tmp_2_17 = add i17 %phi_mul, 18                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_17"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="17">
<![CDATA[
bb.i:56  %tmp_2_17_cast = zext i17 %tmp_2_17 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_17_cast"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:57  %m_operand1_addr_18 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_17_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_18"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:58  %tmp_2_18 = add i17 %phi_mul, 19                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_18"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="17">
<![CDATA[
bb.i:59  %tmp_2_18_cast = zext i17 %tmp_2_18 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_18_cast"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:60  %m_operand1_addr_19 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_18_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_19"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:61  %tmp_2_19 = add i17 %phi_mul, 20                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_19"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="17">
<![CDATA[
bb.i:62  %tmp_2_19_cast = zext i17 %tmp_2_19 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_19_cast"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:63  %m_operand1_addr_20 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_19_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_20"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:64  %tmp_2_20 = add i17 %phi_mul, 21                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_20"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="17">
<![CDATA[
bb.i:65  %tmp_2_20_cast = zext i17 %tmp_2_20 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_20_cast"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:66  %m_operand1_addr_21 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_20_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_21"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:67  %tmp_2_21 = add i17 %phi_mul, 22                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_21"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="17">
<![CDATA[
bb.i:68  %tmp_2_21_cast = zext i17 %tmp_2_21 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_21_cast"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:69  %m_operand1_addr_22 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_21_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_22"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:70  %tmp_2_22 = add i17 %phi_mul, 23                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_22"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="17">
<![CDATA[
bb.i:71  %tmp_2_22_cast = zext i17 %tmp_2_22 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_22_cast"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:72  %m_operand1_addr_23 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_22_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_23"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:73  %tmp_2_23 = add i17 %phi_mul, 24                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_23"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="17">
<![CDATA[
bb.i:74  %tmp_2_23_cast = zext i17 %tmp_2_23 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_23_cast"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:75  %m_operand1_addr_24 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_23_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_24"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:76  %tmp_2_24 = add i17 %phi_mul, 25                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_24"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="17">
<![CDATA[
bb.i:77  %tmp_2_24_cast = zext i17 %tmp_2_24 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_24_cast"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:78  %m_operand1_addr_25 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_24_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_25"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:79  %tmp_2_25 = add i17 %phi_mul, 26                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_25"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="17">
<![CDATA[
bb.i:80  %tmp_2_25_cast = zext i17 %tmp_2_25 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_25_cast"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:81  %m_operand1_addr_26 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_25_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_26"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:82  %tmp_2_26 = add i17 %phi_mul, 27                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_26"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="17">
<![CDATA[
bb.i:83  %tmp_2_26_cast = zext i17 %tmp_2_26 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_26_cast"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:84  %m_operand1_addr_27 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_26_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_27"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:85  %tmp_2_27 = add i17 %phi_mul, 28                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_27"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="17">
<![CDATA[
bb.i:86  %tmp_2_27_cast = zext i17 %tmp_2_27 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_27_cast"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:87  %m_operand1_addr_28 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_27_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_28"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:88  %tmp_2_28 = add i17 %phi_mul, 29                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_28"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="17">
<![CDATA[
bb.i:89  %tmp_2_28_cast = zext i17 %tmp_2_28 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_28_cast"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:90  %m_operand1_addr_29 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_28_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_29"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:91  %tmp_2_29 = add i17 %phi_mul, 30                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_29"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="17">
<![CDATA[
bb.i:92  %tmp_2_29_cast = zext i17 %tmp_2_29 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_29_cast"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:93  %m_operand1_addr_30 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_29_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_30"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:94  %tmp_2_30 = add i17 %phi_mul, 31                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_30"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="17">
<![CDATA[
bb.i:95  %tmp_2_30_cast = zext i17 %tmp_2_30 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_30_cast"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:96  %m_operand1_addr_31 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_30_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_31"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:97  %tmp_2_31 = add i17 %phi_mul, 32                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_31"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="17">
<![CDATA[
bb.i:98  %tmp_2_31_cast = zext i17 %tmp_2_31 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_31_cast"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:99  %m_operand1_addr_32 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_31_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_32"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:100  %tmp_2_32 = add i17 %phi_mul, 33                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_32"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="17">
<![CDATA[
bb.i:101  %tmp_2_32_cast = zext i17 %tmp_2_32 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_32_cast"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:102  %m_operand1_addr_33 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_32_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_33"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:103  %tmp_2_33 = add i17 %phi_mul, 34                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_33"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="17">
<![CDATA[
bb.i:104  %tmp_2_33_cast = zext i17 %tmp_2_33 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_33_cast"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:105  %m_operand1_addr_34 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_33_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_34"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:106  %tmp_2_34 = add i17 %phi_mul, 35                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_34"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="17">
<![CDATA[
bb.i:107  %tmp_2_34_cast = zext i17 %tmp_2_34 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_34_cast"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:108  %m_operand1_addr_35 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_34_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_35"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:109  %tmp_2_35 = add i17 %phi_mul, 36                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_35"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="17">
<![CDATA[
bb.i:110  %tmp_2_35_cast = zext i17 %tmp_2_35 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_35_cast"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:111  %m_operand1_addr_36 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_35_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_36"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:112  %tmp_2_36 = add i17 %phi_mul, 37                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_36"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="17">
<![CDATA[
bb.i:113  %tmp_2_36_cast = zext i17 %tmp_2_36 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_36_cast"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:114  %m_operand1_addr_37 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_36_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_37"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:115  %tmp_2_37 = add i17 %phi_mul, 38                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_37"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="17">
<![CDATA[
bb.i:116  %tmp_2_37_cast = zext i17 %tmp_2_37 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_37_cast"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:117  %m_operand1_addr_38 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_37_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_38"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:118  %tmp_2_38 = add i17 %phi_mul, 39                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_38"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="17">
<![CDATA[
bb.i:119  %tmp_2_38_cast = zext i17 %tmp_2_38 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_38_cast"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:120  %m_operand1_addr_39 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_38_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_39"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:121  %tmp_2_39 = add i17 %phi_mul, 40                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_39"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="17">
<![CDATA[
bb.i:122  %tmp_2_39_cast = zext i17 %tmp_2_39 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_39_cast"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:123  %m_operand1_addr_40 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_39_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_40"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:124  %tmp_2_40 = add i17 %phi_mul, 41                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_40"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="17">
<![CDATA[
bb.i:125  %tmp_2_40_cast = zext i17 %tmp_2_40 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_40_cast"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:126  %m_operand1_addr_41 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_40_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_41"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:127  %tmp_2_41 = add i17 %phi_mul, 42                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_41"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="17">
<![CDATA[
bb.i:128  %tmp_2_41_cast = zext i17 %tmp_2_41 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_41_cast"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:129  %m_operand1_addr_42 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_41_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_42"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:130  %tmp_2_42 = add i17 %phi_mul, 43                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_42"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="17">
<![CDATA[
bb.i:131  %tmp_2_42_cast = zext i17 %tmp_2_42 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_42_cast"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:132  %m_operand1_addr_43 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_42_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_43"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:133  %tmp_2_43 = add i17 %phi_mul, 44                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_43"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="17">
<![CDATA[
bb.i:134  %tmp_2_43_cast = zext i17 %tmp_2_43 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_43_cast"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:135  %m_operand1_addr_44 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_43_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_44"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:136  %tmp_2_44 = add i17 %phi_mul, 45                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_44"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="17">
<![CDATA[
bb.i:137  %tmp_2_44_cast = zext i17 %tmp_2_44 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_44_cast"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:138  %m_operand1_addr_45 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_44_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_45"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:139  %tmp_2_45 = add i17 %phi_mul, 46                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_45"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="17">
<![CDATA[
bb.i:140  %tmp_2_45_cast = zext i17 %tmp_2_45 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_45_cast"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:141  %m_operand1_addr_46 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_45_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_46"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:142  %tmp_2_46 = add i17 %phi_mul, 47                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_46"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="17">
<![CDATA[
bb.i:143  %tmp_2_46_cast = zext i17 %tmp_2_46 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_46_cast"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:144  %m_operand1_addr_47 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_46_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_47"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:145  %tmp_2_47 = add i17 %phi_mul, 48                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_47"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="17">
<![CDATA[
bb.i:146  %tmp_2_47_cast = zext i17 %tmp_2_47 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_47_cast"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:147  %m_operand1_addr_48 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_47_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_48"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:148  %tmp_2_48 = add i17 %phi_mul, 49                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_48"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="17">
<![CDATA[
bb.i:149  %tmp_2_48_cast = zext i17 %tmp_2_48 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_48_cast"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:150  %m_operand1_addr_49 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_48_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_49"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:151  %tmp_2_49 = add i17 %phi_mul, 50                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_49"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="17">
<![CDATA[
bb.i:152  %tmp_2_49_cast = zext i17 %tmp_2_49 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_49_cast"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:153  %m_operand1_addr_50 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_49_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_50"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:154  %tmp_2_50 = add i17 %phi_mul, 51                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_50"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="17">
<![CDATA[
bb.i:155  %tmp_2_50_cast = zext i17 %tmp_2_50 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_50_cast"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:156  %m_operand1_addr_51 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_50_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_51"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:157  %tmp_2_51 = add i17 %phi_mul, 52                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_51"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="17">
<![CDATA[
bb.i:158  %tmp_2_51_cast = zext i17 %tmp_2_51 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_51_cast"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:159  %m_operand1_addr_52 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_51_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_52"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:160  %tmp_2_52 = add i17 %phi_mul, 53                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_52"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="17">
<![CDATA[
bb.i:161  %tmp_2_52_cast = zext i17 %tmp_2_52 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_52_cast"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:162  %m_operand1_addr_53 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_52_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_53"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:163  %tmp_2_53 = add i17 %phi_mul, 54                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_53"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="17">
<![CDATA[
bb.i:164  %tmp_2_53_cast = zext i17 %tmp_2_53 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_53_cast"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:165  %m_operand1_addr_54 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_53_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_54"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:166  %tmp_2_54 = add i17 %phi_mul, 55                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_54"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="17">
<![CDATA[
bb.i:167  %tmp_2_54_cast = zext i17 %tmp_2_54 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_54_cast"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:168  %m_operand1_addr_55 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_54_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_55"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:169  %tmp_2_55 = add i17 %phi_mul, 56                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_55"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="17">
<![CDATA[
bb.i:170  %tmp_2_55_cast = zext i17 %tmp_2_55 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_55_cast"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:171  %m_operand1_addr_56 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_55_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_56"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:172  %tmp_2_56 = add i17 %phi_mul, 57                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_56"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="17">
<![CDATA[
bb.i:173  %tmp_2_56_cast = zext i17 %tmp_2_56 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_56_cast"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:174  %m_operand1_addr_57 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_56_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_57"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:175  %tmp_2_57 = add i17 %phi_mul, 58                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_57"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="17">
<![CDATA[
bb.i:176  %tmp_2_57_cast = zext i17 %tmp_2_57 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_57_cast"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:177  %m_operand1_addr_58 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_57_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_58"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:178  %tmp_2_58 = add i17 %phi_mul, 59                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_58"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="17">
<![CDATA[
bb.i:179  %tmp_2_58_cast = zext i17 %tmp_2_58 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_58_cast"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:180  %m_operand1_addr_59 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_58_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_59"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:181  %tmp_2_59 = add i17 %phi_mul, 60                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_59"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="17">
<![CDATA[
bb.i:182  %tmp_2_59_cast = zext i17 %tmp_2_59 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_59_cast"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:183  %m_operand1_addr_60 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_59_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_60"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:184  %tmp_2_60 = add i17 %phi_mul, 61                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_60"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="17">
<![CDATA[
bb.i:185  %tmp_2_60_cast = zext i17 %tmp_2_60 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_60_cast"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:186  %m_operand1_addr_61 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_60_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_61"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:187  %tmp_2_61 = add i17 %phi_mul, 62                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_61"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="17">
<![CDATA[
bb.i:188  %tmp_2_61_cast = zext i17 %tmp_2_61 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_61_cast"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:189  %m_operand1_addr_62 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_61_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_62"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:190  %tmp_2_62 = add i17 %phi_mul, 63                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_62"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="17">
<![CDATA[
bb.i:191  %tmp_2_62_cast = zext i17 %tmp_2_62 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_62_cast"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:192  %m_operand1_addr_63 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_62_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_63"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:193  %tmp_2_63 = add i17 %phi_mul, 64                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_63"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="17">
<![CDATA[
bb.i:194  %tmp_2_63_cast = zext i17 %tmp_2_63 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_63_cast"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:195  %m_operand1_addr_64 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_63_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_64"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:196  %tmp_2_64 = add i17 %phi_mul, 65                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_64"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="17">
<![CDATA[
bb.i:197  %tmp_2_64_cast = zext i17 %tmp_2_64 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_64_cast"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:198  %m_operand1_addr_65 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_64_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_65"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:199  %tmp_2_65 = add i17 %phi_mul, 66                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_65"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="17">
<![CDATA[
bb.i:200  %tmp_2_65_cast = zext i17 %tmp_2_65 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_65_cast"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:201  %m_operand1_addr_66 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_65_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_66"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:202  %tmp_2_66 = add i17 %phi_mul, 67                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_66"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="17">
<![CDATA[
bb.i:203  %tmp_2_66_cast = zext i17 %tmp_2_66 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_66_cast"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:204  %m_operand1_addr_67 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_66_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_67"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:205  %tmp_2_67 = add i17 %phi_mul, 68                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_67"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="17">
<![CDATA[
bb.i:206  %tmp_2_67_cast = zext i17 %tmp_2_67 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_67_cast"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:207  %m_operand1_addr_68 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_67_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_68"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:208  %tmp_2_68 = add i17 %phi_mul, 69                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_68"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="17">
<![CDATA[
bb.i:209  %tmp_2_68_cast = zext i17 %tmp_2_68 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_68_cast"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:210  %m_operand1_addr_69 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_68_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_69"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:211  %tmp_2_69 = add i17 %phi_mul, 70                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_69"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="17">
<![CDATA[
bb.i:212  %tmp_2_69_cast = zext i17 %tmp_2_69 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_69_cast"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:213  %m_operand1_addr_70 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_69_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_70"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:214  %tmp_2_70 = add i17 %phi_mul, 71                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_70"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="17">
<![CDATA[
bb.i:215  %tmp_2_70_cast = zext i17 %tmp_2_70 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_70_cast"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:216  %m_operand1_addr_71 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_70_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_71"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:217  %tmp_2_71 = add i17 %phi_mul, 72                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_71"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="17">
<![CDATA[
bb.i:218  %tmp_2_71_cast = zext i17 %tmp_2_71 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_71_cast"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:219  %m_operand1_addr_72 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_71_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_72"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:220  %tmp_2_72 = add i17 %phi_mul, 73                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_72"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="17">
<![CDATA[
bb.i:221  %tmp_2_72_cast = zext i17 %tmp_2_72 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_72_cast"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:222  %m_operand1_addr_73 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_72_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_73"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:223  %tmp_2_73 = add i17 %phi_mul, 74                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_73"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="17">
<![CDATA[
bb.i:224  %tmp_2_73_cast = zext i17 %tmp_2_73 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_73_cast"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:225  %m_operand1_addr_74 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_73_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_74"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:226  %tmp_2_74 = add i17 %phi_mul, 75                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_74"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="17">
<![CDATA[
bb.i:227  %tmp_2_74_cast = zext i17 %tmp_2_74 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_74_cast"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:228  %m_operand1_addr_75 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_74_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_75"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:229  %tmp_2_75 = add i17 %phi_mul, 76                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_75"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="17">
<![CDATA[
bb.i:230  %tmp_2_75_cast = zext i17 %tmp_2_75 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_75_cast"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:231  %m_operand1_addr_76 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_75_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_76"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:232  %tmp_2_76 = add i17 %phi_mul, 77                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_76"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="17">
<![CDATA[
bb.i:233  %tmp_2_76_cast = zext i17 %tmp_2_76 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_76_cast"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:234  %m_operand1_addr_77 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_76_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_77"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:235  %tmp_2_77 = add i17 %phi_mul, 78                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_77"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="17">
<![CDATA[
bb.i:236  %tmp_2_77_cast = zext i17 %tmp_2_77 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_77_cast"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:237  %m_operand1_addr_78 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_77_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_78"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:238  %tmp_2_78 = add i17 %phi_mul, 79                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_78"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="17">
<![CDATA[
bb.i:239  %tmp_2_78_cast = zext i17 %tmp_2_78 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_78_cast"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:240  %m_operand1_addr_79 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_78_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_79"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:241  %tmp_2_79 = add i17 %phi_mul, 80                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_79"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="17">
<![CDATA[
bb.i:242  %tmp_2_79_cast = zext i17 %tmp_2_79 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_79_cast"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:243  %m_operand1_addr_80 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_79_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_80"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:244  %tmp_2_80 = add i17 %phi_mul, 81                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_80"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="17">
<![CDATA[
bb.i:245  %tmp_2_80_cast = zext i17 %tmp_2_80 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_80_cast"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:246  %m_operand1_addr_81 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_80_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_81"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:247  %tmp_2_81 = add i17 %phi_mul, 82                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_81"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="17">
<![CDATA[
bb.i:248  %tmp_2_81_cast = zext i17 %tmp_2_81 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_81_cast"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:249  %m_operand1_addr_82 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_81_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_82"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:250  %tmp_2_82 = add i17 %phi_mul, 83                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_82"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="17">
<![CDATA[
bb.i:251  %tmp_2_82_cast = zext i17 %tmp_2_82 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_82_cast"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:252  %m_operand1_addr_83 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_82_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_83"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:253  %tmp_2_83 = add i17 %phi_mul, 84                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_83"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="17">
<![CDATA[
bb.i:254  %tmp_2_83_cast = zext i17 %tmp_2_83 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_83_cast"/></StgValue>
</operation>

<operation id="511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:255  %m_operand1_addr_84 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_83_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_84"/></StgValue>
</operation>

<operation id="512" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:256  %tmp_2_84 = add i17 %phi_mul, 85                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_84"/></StgValue>
</operation>

<operation id="513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="17">
<![CDATA[
bb.i:257  %tmp_2_84_cast = zext i17 %tmp_2_84 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_84_cast"/></StgValue>
</operation>

<operation id="514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:258  %m_operand1_addr_85 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_84_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_85"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:259  %tmp_2_85 = add i17 %phi_mul, 86                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_85"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="17">
<![CDATA[
bb.i:260  %tmp_2_85_cast = zext i17 %tmp_2_85 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_85_cast"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:261  %m_operand1_addr_86 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_85_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_86"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:262  %tmp_2_86 = add i17 %phi_mul, 87                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_86"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="17">
<![CDATA[
bb.i:263  %tmp_2_86_cast = zext i17 %tmp_2_86 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_86_cast"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:264  %m_operand1_addr_87 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_86_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_87"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:265  %tmp_2_87 = add i17 %phi_mul, 88                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_87"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="17">
<![CDATA[
bb.i:266  %tmp_2_87_cast = zext i17 %tmp_2_87 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_87_cast"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:267  %m_operand1_addr_88 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_87_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_88"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:268  %tmp_2_88 = add i17 %phi_mul, 89                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_88"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="17">
<![CDATA[
bb.i:269  %tmp_2_88_cast = zext i17 %tmp_2_88 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_88_cast"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:270  %m_operand1_addr_89 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_88_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_89"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:271  %tmp_2_89 = add i17 %phi_mul, 90                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_89"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="17">
<![CDATA[
bb.i:272  %tmp_2_89_cast = zext i17 %tmp_2_89 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_89_cast"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:273  %m_operand1_addr_90 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_89_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_90"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:274  %tmp_2_90 = add i17 %phi_mul, 91                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_90"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="17">
<![CDATA[
bb.i:275  %tmp_2_90_cast = zext i17 %tmp_2_90 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_90_cast"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:276  %m_operand1_addr_91 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_90_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_91"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:277  %tmp_2_91 = add i17 %phi_mul, 92                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_91"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="17">
<![CDATA[
bb.i:278  %tmp_2_91_cast = zext i17 %tmp_2_91 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_91_cast"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:279  %m_operand1_addr_92 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_91_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_92"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:280  %tmp_2_92 = add i17 %phi_mul, 93                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_92"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="17">
<![CDATA[
bb.i:281  %tmp_2_92_cast = zext i17 %tmp_2_92 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_92_cast"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:282  %m_operand1_addr_93 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_92_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_93"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:283  %tmp_2_93 = add i17 %phi_mul, 94                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_93"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="17">
<![CDATA[
bb.i:284  %tmp_2_93_cast = zext i17 %tmp_2_93 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_93_cast"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:285  %m_operand1_addr_94 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_93_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_94"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:286  %tmp_2_94 = add i17 %phi_mul, 95                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_94"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="17">
<![CDATA[
bb.i:287  %tmp_2_94_cast = zext i17 %tmp_2_94 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_94_cast"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:288  %m_operand1_addr_95 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_94_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_95"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:289  %tmp_2_95 = add i17 %phi_mul, 96                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_95"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="17">
<![CDATA[
bb.i:290  %tmp_2_95_cast = zext i17 %tmp_2_95 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_95_cast"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:291  %m_operand1_addr_96 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_95_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_96"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:292  %tmp_2_96 = add i17 %phi_mul, 97                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_96"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="17">
<![CDATA[
bb.i:293  %tmp_2_96_cast = zext i17 %tmp_2_96 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_96_cast"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:294  %m_operand1_addr_97 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_96_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_97"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:295  %tmp_2_97 = add i17 %phi_mul, 98                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_97"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="17">
<![CDATA[
bb.i:296  %tmp_2_97_cast = zext i17 %tmp_2_97 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_97_cast"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:297  %m_operand1_addr_98 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_97_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_98"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:298  %tmp_2_98 = add i17 %phi_mul, 99                ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_98"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="17">
<![CDATA[
bb.i:299  %tmp_2_98_cast = zext i17 %tmp_2_98 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_98_cast"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:300  %m_operand1_addr_99 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_98_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_99"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:301  %tmp_2_99 = add i17 %phi_mul, 100               ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_99"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="17">
<![CDATA[
bb.i:302  %tmp_2_99_cast = zext i17 %tmp_2_99 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_99_cast"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:303  %m_operand1_addr_100 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_99_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_100"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:304  %tmp_2_100 = add i17 %phi_mul, 101              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_100"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="17">
<![CDATA[
bb.i:305  %tmp_2_100_cast = zext i17 %tmp_2_100 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_100_cast"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:306  %m_operand1_addr_101 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_100_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_101"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:307  %tmp_2_101 = add i17 %phi_mul, 102              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_101"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="17">
<![CDATA[
bb.i:308  %tmp_2_101_cast = zext i17 %tmp_2_101 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_101_cast"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:309  %m_operand1_addr_102 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_101_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_102"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:310  %tmp_2_102 = add i17 %phi_mul, 103              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_102"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="17">
<![CDATA[
bb.i:311  %tmp_2_102_cast = zext i17 %tmp_2_102 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_102_cast"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:312  %m_operand1_addr_103 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_102_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_103"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:313  %tmp_2_103 = add i17 %phi_mul, 104              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_103"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="17">
<![CDATA[
bb.i:314  %tmp_2_103_cast = zext i17 %tmp_2_103 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_103_cast"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:315  %m_operand1_addr_104 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_103_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_104"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:316  %tmp_2_104 = add i17 %phi_mul, 105              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_104"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="17">
<![CDATA[
bb.i:317  %tmp_2_104_cast = zext i17 %tmp_2_104 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_104_cast"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:318  %m_operand1_addr_105 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_104_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_105"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:319  %tmp_2_105 = add i17 %phi_mul, 106              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_105"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="17">
<![CDATA[
bb.i:320  %tmp_2_105_cast = zext i17 %tmp_2_105 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_105_cast"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:321  %m_operand1_addr_106 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_105_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_106"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:322  %tmp_2_106 = add i17 %phi_mul, 107              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_106"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="17">
<![CDATA[
bb.i:323  %tmp_2_106_cast = zext i17 %tmp_2_106 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_106_cast"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:324  %m_operand1_addr_107 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_106_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_107"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:325  %tmp_2_107 = add i17 %phi_mul, 108              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_107"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="17">
<![CDATA[
bb.i:326  %tmp_2_107_cast = zext i17 %tmp_2_107 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_107_cast"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:327  %m_operand1_addr_108 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_107_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_108"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:328  %tmp_2_108 = add i17 %phi_mul, 109              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_108"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="17">
<![CDATA[
bb.i:329  %tmp_2_108_cast = zext i17 %tmp_2_108 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_108_cast"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:330  %m_operand1_addr_109 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_108_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_109"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:331  %tmp_2_109 = add i17 %phi_mul, 110              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_109"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="17">
<![CDATA[
bb.i:332  %tmp_2_109_cast = zext i17 %tmp_2_109 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_109_cast"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:333  %m_operand1_addr_110 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_109_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_110"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:334  %tmp_2_110 = add i17 %phi_mul, 111              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_110"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="17">
<![CDATA[
bb.i:335  %tmp_2_110_cast = zext i17 %tmp_2_110 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_110_cast"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:336  %m_operand1_addr_111 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_110_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_111"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:337  %tmp_2_111 = add i17 %phi_mul, 112              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_111"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="17">
<![CDATA[
bb.i:338  %tmp_2_111_cast = zext i17 %tmp_2_111 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_111_cast"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:339  %m_operand1_addr_112 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_111_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_112"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:340  %tmp_2_112 = add i17 %phi_mul, 113              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_112"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="17">
<![CDATA[
bb.i:341  %tmp_2_112_cast = zext i17 %tmp_2_112 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_112_cast"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:342  %m_operand1_addr_113 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_112_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_113"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:343  %tmp_2_113 = add i17 %phi_mul, 114              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_113"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="17">
<![CDATA[
bb.i:344  %tmp_2_113_cast = zext i17 %tmp_2_113 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_113_cast"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:345  %m_operand1_addr_114 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_113_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_114"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:346  %tmp_2_114 = add i17 %phi_mul, 115              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_114"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="17">
<![CDATA[
bb.i:347  %tmp_2_114_cast = zext i17 %tmp_2_114 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_114_cast"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:348  %m_operand1_addr_115 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_114_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_115"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:349  %tmp_2_115 = add i17 %phi_mul, 116              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_115"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="17">
<![CDATA[
bb.i:350  %tmp_2_115_cast = zext i17 %tmp_2_115 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_115_cast"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:351  %m_operand1_addr_116 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_115_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_116"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:352  %tmp_2_116 = add i17 %phi_mul, 117              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_116"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="17">
<![CDATA[
bb.i:353  %tmp_2_116_cast = zext i17 %tmp_2_116 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_116_cast"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:354  %m_operand1_addr_117 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_116_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_117"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:355  %tmp_2_117 = add i17 %phi_mul, 118              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_117"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="17">
<![CDATA[
bb.i:356  %tmp_2_117_cast = zext i17 %tmp_2_117 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_117_cast"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:357  %m_operand1_addr_118 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_117_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_118"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:358  %tmp_2_118 = add i17 %phi_mul, 119              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_118"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="17">
<![CDATA[
bb.i:359  %tmp_2_118_cast = zext i17 %tmp_2_118 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_118_cast"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:360  %m_operand1_addr_119 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_118_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_119"/></StgValue>
</operation>

<operation id="617" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:361  %tmp_2_119 = add i17 %phi_mul, 120              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_119"/></StgValue>
</operation>

<operation id="618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="17">
<![CDATA[
bb.i:362  %tmp_2_119_cast = zext i17 %tmp_2_119 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_119_cast"/></StgValue>
</operation>

<operation id="619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:363  %m_operand1_addr_120 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_119_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_120"/></StgValue>
</operation>

<operation id="620" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:364  %tmp_2_120 = add i17 %phi_mul, 121              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_120"/></StgValue>
</operation>

<operation id="621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="17">
<![CDATA[
bb.i:365  %tmp_2_120_cast = zext i17 %tmp_2_120 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_120_cast"/></StgValue>
</operation>

<operation id="622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:366  %m_operand1_addr_121 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_120_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_121"/></StgValue>
</operation>

<operation id="623" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:367  %tmp_2_121 = add i17 %phi_mul, 122              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_121"/></StgValue>
</operation>

<operation id="624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="17">
<![CDATA[
bb.i:368  %tmp_2_121_cast = zext i17 %tmp_2_121 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_121_cast"/></StgValue>
</operation>

<operation id="625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:369  %m_operand1_addr_122 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_121_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_122"/></StgValue>
</operation>

<operation id="626" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:370  %tmp_2_122 = add i17 %phi_mul, 123              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_122"/></StgValue>
</operation>

<operation id="627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="17">
<![CDATA[
bb.i:371  %tmp_2_122_cast = zext i17 %tmp_2_122 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_122_cast"/></StgValue>
</operation>

<operation id="628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:372  %m_operand1_addr_123 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_122_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_123"/></StgValue>
</operation>

<operation id="629" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:373  %tmp_2_123 = add i17 %phi_mul, 124              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_123"/></StgValue>
</operation>

<operation id="630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="17">
<![CDATA[
bb.i:374  %tmp_2_123_cast = zext i17 %tmp_2_123 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_123_cast"/></StgValue>
</operation>

<operation id="631" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:375  %m_operand1_addr_124 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_123_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_124"/></StgValue>
</operation>

<operation id="632" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:376  %tmp_2_124 = add i17 %phi_mul, 125              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_124"/></StgValue>
</operation>

<operation id="633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="17">
<![CDATA[
bb.i:377  %tmp_2_124_cast = zext i17 %tmp_2_124 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_124_cast"/></StgValue>
</operation>

<operation id="634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:378  %m_operand1_addr_125 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_124_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_125"/></StgValue>
</operation>

<operation id="635" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:379  %tmp_2_125 = add i17 %phi_mul, 126              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_125"/></StgValue>
</operation>

<operation id="636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="17">
<![CDATA[
bb.i:380  %tmp_2_125_cast = zext i17 %tmp_2_125 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_125_cast"/></StgValue>
</operation>

<operation id="637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:381  %m_operand1_addr_126 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_125_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_126"/></StgValue>
</operation>

<operation id="638" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:382  %tmp_2_126 = add i17 %phi_mul, 127              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_126"/></StgValue>
</operation>

<operation id="639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="17">
<![CDATA[
bb.i:383  %tmp_2_126_cast = zext i17 %tmp_2_126 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_126_cast"/></StgValue>
</operation>

<operation id="640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:384  %m_operand1_addr_127 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_126_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_127"/></StgValue>
</operation>

<operation id="641" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:385  %tmp_2_127 = add i17 %phi_mul, 128              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_127"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="17">
<![CDATA[
bb.i:386  %tmp_2_127_cast = zext i17 %tmp_2_127 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_127_cast"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:387  %m_operand1_addr_128 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_127_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_128"/></StgValue>
</operation>

<operation id="644" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:388  %tmp_2_128 = add i17 %phi_mul, 129              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_128"/></StgValue>
</operation>

<operation id="645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="17">
<![CDATA[
bb.i:389  %tmp_2_128_cast = zext i17 %tmp_2_128 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_128_cast"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:390  %m_operand1_addr_129 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_128_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_129"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:391  %tmp_2_129 = add i17 %phi_mul, 130              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_129"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="17">
<![CDATA[
bb.i:392  %tmp_2_129_cast = zext i17 %tmp_2_129 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_129_cast"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:393  %m_operand1_addr_130 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_129_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_130"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:394  %tmp_2_130 = add i17 %phi_mul, 131              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_130"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="17">
<![CDATA[
bb.i:395  %tmp_2_130_cast = zext i17 %tmp_2_130 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_130_cast"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:396  %m_operand1_addr_131 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_130_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_131"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:397  %tmp_2_131 = add i17 %phi_mul, 132              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_131"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="17">
<![CDATA[
bb.i:398  %tmp_2_131_cast = zext i17 %tmp_2_131 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_131_cast"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:399  %m_operand1_addr_132 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_131_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_132"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:400  %tmp_2_132 = add i17 %phi_mul, 133              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_132"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="17">
<![CDATA[
bb.i:401  %tmp_2_132_cast = zext i17 %tmp_2_132 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_132_cast"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:402  %m_operand1_addr_133 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_132_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_133"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:403  %tmp_2_133 = add i17 %phi_mul, 134              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_133"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="17">
<![CDATA[
bb.i:404  %tmp_2_133_cast = zext i17 %tmp_2_133 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_133_cast"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:405  %m_operand1_addr_134 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_133_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_134"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:406  %tmp_2_134 = add i17 %phi_mul, 135              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_134"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="17">
<![CDATA[
bb.i:407  %tmp_2_134_cast = zext i17 %tmp_2_134 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_134_cast"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:408  %m_operand1_addr_135 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_134_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_135"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:409  %tmp_2_135 = add i17 %phi_mul, 136              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_135"/></StgValue>
</operation>

<operation id="666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="17">
<![CDATA[
bb.i:410  %tmp_2_135_cast = zext i17 %tmp_2_135 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_135_cast"/></StgValue>
</operation>

<operation id="667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:411  %m_operand1_addr_136 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_135_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_136"/></StgValue>
</operation>

<operation id="668" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:412  %tmp_2_136 = add i17 %phi_mul, 137              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_136"/></StgValue>
</operation>

<operation id="669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="17">
<![CDATA[
bb.i:413  %tmp_2_136_cast = zext i17 %tmp_2_136 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_136_cast"/></StgValue>
</operation>

<operation id="670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:414  %m_operand1_addr_137 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_136_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_137"/></StgValue>
</operation>

<operation id="671" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:415  %tmp_2_137 = add i17 %phi_mul, 138              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_137"/></StgValue>
</operation>

<operation id="672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="17">
<![CDATA[
bb.i:416  %tmp_2_137_cast = zext i17 %tmp_2_137 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_137_cast"/></StgValue>
</operation>

<operation id="673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:417  %m_operand1_addr_138 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_137_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_138"/></StgValue>
</operation>

<operation id="674" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:418  %tmp_2_138 = add i17 %phi_mul, 139              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_138"/></StgValue>
</operation>

<operation id="675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="17">
<![CDATA[
bb.i:419  %tmp_2_138_cast = zext i17 %tmp_2_138 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_138_cast"/></StgValue>
</operation>

<operation id="676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:420  %m_operand1_addr_139 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_138_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_139"/></StgValue>
</operation>

<operation id="677" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:421  %tmp_2_139 = add i17 %phi_mul, 140              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_139"/></StgValue>
</operation>

<operation id="678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="17">
<![CDATA[
bb.i:422  %tmp_2_139_cast = zext i17 %tmp_2_139 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_139_cast"/></StgValue>
</operation>

<operation id="679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:423  %m_operand1_addr_140 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_139_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_140"/></StgValue>
</operation>

<operation id="680" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:424  %tmp_2_140 = add i17 %phi_mul, 141              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_140"/></StgValue>
</operation>

<operation id="681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="17">
<![CDATA[
bb.i:425  %tmp_2_140_cast = zext i17 %tmp_2_140 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_140_cast"/></StgValue>
</operation>

<operation id="682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:426  %m_operand1_addr_141 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_140_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_141"/></StgValue>
</operation>

<operation id="683" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:427  %tmp_2_141 = add i17 %phi_mul, 142              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_141"/></StgValue>
</operation>

<operation id="684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="17">
<![CDATA[
bb.i:428  %tmp_2_141_cast = zext i17 %tmp_2_141 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_141_cast"/></StgValue>
</operation>

<operation id="685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:429  %m_operand1_addr_142 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_141_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_142"/></StgValue>
</operation>

<operation id="686" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:430  %tmp_2_142 = add i17 %phi_mul, 143              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_142"/></StgValue>
</operation>

<operation id="687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="17">
<![CDATA[
bb.i:431  %tmp_2_142_cast = zext i17 %tmp_2_142 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_142_cast"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:432  %m_operand1_addr_143 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_142_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_143"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:433  %tmp_2_143 = add i17 %phi_mul, 144              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_143"/></StgValue>
</operation>

<operation id="690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="17">
<![CDATA[
bb.i:434  %tmp_2_143_cast = zext i17 %tmp_2_143 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_143_cast"/></StgValue>
</operation>

<operation id="691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:435  %m_operand1_addr_144 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_143_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_144"/></StgValue>
</operation>

<operation id="692" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:436  %tmp_2_144 = add i17 %phi_mul, 145              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_144"/></StgValue>
</operation>

<operation id="693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="17">
<![CDATA[
bb.i:437  %tmp_2_144_cast = zext i17 %tmp_2_144 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_144_cast"/></StgValue>
</operation>

<operation id="694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:438  %m_operand1_addr_145 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_144_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_145"/></StgValue>
</operation>

<operation id="695" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:439  %tmp_2_145 = add i17 %phi_mul, 146              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_145"/></StgValue>
</operation>

<operation id="696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="17">
<![CDATA[
bb.i:440  %tmp_2_145_cast = zext i17 %tmp_2_145 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_145_cast"/></StgValue>
</operation>

<operation id="697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:441  %m_operand1_addr_146 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_145_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_146"/></StgValue>
</operation>

<operation id="698" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:442  %tmp_2_146 = add i17 %phi_mul, 147              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_146"/></StgValue>
</operation>

<operation id="699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="17">
<![CDATA[
bb.i:443  %tmp_2_146_cast = zext i17 %tmp_2_146 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_146_cast"/></StgValue>
</operation>

<operation id="700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:444  %m_operand1_addr_147 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_146_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_147"/></StgValue>
</operation>

<operation id="701" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:445  %tmp_2_147 = add i17 %phi_mul, 148              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_147"/></StgValue>
</operation>

<operation id="702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="17">
<![CDATA[
bb.i:446  %tmp_2_147_cast = zext i17 %tmp_2_147 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_147_cast"/></StgValue>
</operation>

<operation id="703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:447  %m_operand1_addr_148 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_147_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_148"/></StgValue>
</operation>

<operation id="704" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:448  %tmp_2_148 = add i17 %phi_mul, 149              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_148"/></StgValue>
</operation>

<operation id="705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="17">
<![CDATA[
bb.i:449  %tmp_2_148_cast = zext i17 %tmp_2_148 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_148_cast"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:450  %m_operand1_addr_149 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_148_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_149"/></StgValue>
</operation>

<operation id="707" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:451  %tmp_2_149 = add i17 %phi_mul, 150              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_149"/></StgValue>
</operation>

<operation id="708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="17">
<![CDATA[
bb.i:452  %tmp_2_149_cast = zext i17 %tmp_2_149 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_149_cast"/></StgValue>
</operation>

<operation id="709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:453  %m_operand1_addr_150 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_149_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_150"/></StgValue>
</operation>

<operation id="710" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:454  %tmp_2_150 = add i17 %phi_mul, 151              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_150"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="17">
<![CDATA[
bb.i:455  %tmp_2_150_cast = zext i17 %tmp_2_150 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_150_cast"/></StgValue>
</operation>

<operation id="712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:456  %m_operand1_addr_151 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_150_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_151"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:457  %tmp_2_151 = add i17 %phi_mul, 152              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_151"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="17">
<![CDATA[
bb.i:458  %tmp_2_151_cast = zext i17 %tmp_2_151 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_151_cast"/></StgValue>
</operation>

<operation id="715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:459  %m_operand1_addr_152 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_151_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_152"/></StgValue>
</operation>

<operation id="716" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:460  %tmp_2_152 = add i17 %phi_mul, 153              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_152"/></StgValue>
</operation>

<operation id="717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="32" op_0_bw="17">
<![CDATA[
bb.i:461  %tmp_2_152_cast = zext i17 %tmp_2_152 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_152_cast"/></StgValue>
</operation>

<operation id="718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:462  %m_operand1_addr_153 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_152_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_153"/></StgValue>
</operation>

<operation id="719" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:463  %tmp_2_153 = add i17 %phi_mul, 154              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_153"/></StgValue>
</operation>

<operation id="720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="17">
<![CDATA[
bb.i:464  %tmp_2_153_cast = zext i17 %tmp_2_153 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_153_cast"/></StgValue>
</operation>

<operation id="721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:465  %m_operand1_addr_154 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_153_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_154"/></StgValue>
</operation>

<operation id="722" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:466  %tmp_2_154 = add i17 %phi_mul, 155              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_154"/></StgValue>
</operation>

<operation id="723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="17">
<![CDATA[
bb.i:467  %tmp_2_154_cast = zext i17 %tmp_2_154 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_154_cast"/></StgValue>
</operation>

<operation id="724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:468  %m_operand1_addr_155 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_154_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_155"/></StgValue>
</operation>

<operation id="725" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:469  %tmp_2_155 = add i17 %phi_mul, 156              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_155"/></StgValue>
</operation>

<operation id="726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="17">
<![CDATA[
bb.i:470  %tmp_2_155_cast = zext i17 %tmp_2_155 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_155_cast"/></StgValue>
</operation>

<operation id="727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:471  %m_operand1_addr_156 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_155_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_156"/></StgValue>
</operation>

<operation id="728" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:472  %tmp_2_156 = add i17 %phi_mul, 157              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_156"/></StgValue>
</operation>

<operation id="729" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="32" op_0_bw="17">
<![CDATA[
bb.i:473  %tmp_2_156_cast = zext i17 %tmp_2_156 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_156_cast"/></StgValue>
</operation>

<operation id="730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:474  %m_operand1_addr_157 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_156_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_157"/></StgValue>
</operation>

<operation id="731" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:475  %tmp_2_157 = add i17 %phi_mul, 158              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_157"/></StgValue>
</operation>

<operation id="732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="17">
<![CDATA[
bb.i:476  %tmp_2_157_cast = zext i17 %tmp_2_157 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_157_cast"/></StgValue>
</operation>

<operation id="733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:477  %m_operand1_addr_158 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_157_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_158"/></StgValue>
</operation>

<operation id="734" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:478  %tmp_2_158 = add i17 %phi_mul, 159              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_158"/></StgValue>
</operation>

<operation id="735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="17">
<![CDATA[
bb.i:479  %tmp_2_158_cast = zext i17 %tmp_2_158 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_158_cast"/></StgValue>
</operation>

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:480  %m_operand1_addr_159 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_158_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_159"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:481  %tmp_2_159 = add i17 %phi_mul, 160              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_159"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="17">
<![CDATA[
bb.i:482  %tmp_2_159_cast = zext i17 %tmp_2_159 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_159_cast"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:483  %m_operand1_addr_160 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_159_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_160"/></StgValue>
</operation>

<operation id="740" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:484  %tmp_2_160 = add i17 %phi_mul, 161              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_160"/></StgValue>
</operation>

<operation id="741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="17">
<![CDATA[
bb.i:485  %tmp_2_160_cast = zext i17 %tmp_2_160 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_160_cast"/></StgValue>
</operation>

<operation id="742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:486  %m_operand1_addr_161 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_160_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_161"/></StgValue>
</operation>

<operation id="743" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:487  %tmp_2_161 = add i17 %phi_mul, 162              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_161"/></StgValue>
</operation>

<operation id="744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="32" op_0_bw="17">
<![CDATA[
bb.i:488  %tmp_2_161_cast = zext i17 %tmp_2_161 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_161_cast"/></StgValue>
</operation>

<operation id="745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:489  %m_operand1_addr_162 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_161_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_162"/></StgValue>
</operation>

<operation id="746" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:490  %tmp_2_162 = add i17 %phi_mul, 163              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_162"/></StgValue>
</operation>

<operation id="747" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="32" op_0_bw="17">
<![CDATA[
bb.i:491  %tmp_2_162_cast = zext i17 %tmp_2_162 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_162_cast"/></StgValue>
</operation>

<operation id="748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:492  %m_operand1_addr_163 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_162_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_163"/></StgValue>
</operation>

<operation id="749" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:493  %tmp_2_163 = add i17 %phi_mul, 164              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_163"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="32" op_0_bw="17">
<![CDATA[
bb.i:494  %tmp_2_163_cast = zext i17 %tmp_2_163 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_163_cast"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:495  %m_operand1_addr_164 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_163_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_164"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:496  %tmp_2_164 = add i17 %phi_mul, 165              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_164"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="32" op_0_bw="17">
<![CDATA[
bb.i:497  %tmp_2_164_cast = zext i17 %tmp_2_164 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_164_cast"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:498  %m_operand1_addr_165 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_164_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_165"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:499  %tmp_2_165 = add i17 %phi_mul, 166              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_165"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="32" op_0_bw="17">
<![CDATA[
bb.i:500  %tmp_2_165_cast = zext i17 %tmp_2_165 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_165_cast"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:501  %m_operand1_addr_166 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_165_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_166"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:502  %tmp_2_166 = add i17 %phi_mul, 167              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_166"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="17">
<![CDATA[
bb.i:503  %tmp_2_166_cast = zext i17 %tmp_2_166 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_166_cast"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:504  %m_operand1_addr_167 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_166_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_167"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:505  %tmp_2_167 = add i17 %phi_mul, 168              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_167"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="17">
<![CDATA[
bb.i:506  %tmp_2_167_cast = zext i17 %tmp_2_167 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_167_cast"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:507  %m_operand1_addr_168 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_167_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_168"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:508  %tmp_2_168 = add i17 %phi_mul, 169              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_168"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="17">
<![CDATA[
bb.i:509  %tmp_2_168_cast = zext i17 %tmp_2_168 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_168_cast"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:510  %m_operand1_addr_169 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_168_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_169"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:511  %tmp_2_169 = add i17 %phi_mul, 170              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_169"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="17">
<![CDATA[
bb.i:512  %tmp_2_169_cast = zext i17 %tmp_2_169 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_169_cast"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:513  %m_operand1_addr_170 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_169_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_170"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:514  %tmp_2_170 = add i17 %phi_mul, 171              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_170"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="32" op_0_bw="17">
<![CDATA[
bb.i:515  %tmp_2_170_cast = zext i17 %tmp_2_170 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_170_cast"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="615" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:516  %m_operand1_addr_171 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_170_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_171"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="616" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:517  %tmp_2_171 = add i17 %phi_mul, 172              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_171"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="17">
<![CDATA[
bb.i:518  %tmp_2_171_cast = zext i17 %tmp_2_171 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_171_cast"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="618" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:519  %m_operand1_addr_172 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_171_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_172"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:520  %tmp_2_172 = add i17 %phi_mul, 173              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_172"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="17">
<![CDATA[
bb.i:521  %tmp_2_172_cast = zext i17 %tmp_2_172 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_172_cast"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:522  %m_operand1_addr_173 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_172_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_173"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:523  %tmp_2_173 = add i17 %phi_mul, 174              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_173"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="17">
<![CDATA[
bb.i:524  %tmp_2_173_cast = zext i17 %tmp_2_173 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_173_cast"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:525  %m_operand1_addr_174 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_173_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_174"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:526  %tmp_2_174 = add i17 %phi_mul, 175              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_174"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="17">
<![CDATA[
bb.i:527  %tmp_2_174_cast = zext i17 %tmp_2_174 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_174_cast"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:528  %m_operand1_addr_175 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_174_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_175"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:529  %tmp_2_175 = add i17 %phi_mul, 176              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_175"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="17">
<![CDATA[
bb.i:530  %tmp_2_175_cast = zext i17 %tmp_2_175 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_175_cast"/></StgValue>
</operation>

<operation id="787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:531  %m_operand1_addr_176 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_175_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_176"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:532  %tmp_2_176 = add i17 %phi_mul, 177              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_176"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="17">
<![CDATA[
bb.i:533  %tmp_2_176_cast = zext i17 %tmp_2_176 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_176_cast"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:534  %m_operand1_addr_177 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_176_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_177"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:535  %tmp_2_177 = add i17 %phi_mul, 178              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_177"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="17">
<![CDATA[
bb.i:536  %tmp_2_177_cast = zext i17 %tmp_2_177 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_177_cast"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:537  %m_operand1_addr_178 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_177_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_178"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:538  %tmp_2_178 = add i17 %phi_mul, 179              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_178"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="17">
<![CDATA[
bb.i:539  %tmp_2_178_cast = zext i17 %tmp_2_178 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_178_cast"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:540  %m_operand1_addr_179 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_178_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_179"/></StgValue>
</operation>

<operation id="797" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:541  %tmp_2_179 = add i17 %phi_mul, 180              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_179"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="17">
<![CDATA[
bb.i:542  %tmp_2_179_cast = zext i17 %tmp_2_179 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_179_cast"/></StgValue>
</operation>

<operation id="799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="642" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:543  %m_operand1_addr_180 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_179_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_180"/></StgValue>
</operation>

<operation id="800" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:544  %tmp_2_180 = add i17 %phi_mul, 181              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_180"/></StgValue>
</operation>

<operation id="801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="17">
<![CDATA[
bb.i:545  %tmp_2_180_cast = zext i17 %tmp_2_180 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_180_cast"/></StgValue>
</operation>

<operation id="802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:546  %m_operand1_addr_181 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_180_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_181"/></StgValue>
</operation>

<operation id="803" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:547  %tmp_2_181 = add i17 %phi_mul, 182              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_181"/></StgValue>
</operation>

<operation id="804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="17">
<![CDATA[
bb.i:548  %tmp_2_181_cast = zext i17 %tmp_2_181 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_181_cast"/></StgValue>
</operation>

<operation id="805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:549  %m_operand1_addr_182 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_181_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_182"/></StgValue>
</operation>

<operation id="806" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:550  %tmp_2_182 = add i17 %phi_mul, 183              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_182"/></StgValue>
</operation>

<operation id="807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="17">
<![CDATA[
bb.i:551  %tmp_2_182_cast = zext i17 %tmp_2_182 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_182_cast"/></StgValue>
</operation>

<operation id="808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:552  %m_operand1_addr_183 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_182_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_183"/></StgValue>
</operation>

<operation id="809" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:553  %tmp_2_183 = add i17 %phi_mul, 184              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_183"/></StgValue>
</operation>

<operation id="810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="17">
<![CDATA[
bb.i:554  %tmp_2_183_cast = zext i17 %tmp_2_183 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_183_cast"/></StgValue>
</operation>

<operation id="811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:555  %m_operand1_addr_184 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_183_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_184"/></StgValue>
</operation>

<operation id="812" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:556  %tmp_2_184 = add i17 %phi_mul, 185              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_184"/></StgValue>
</operation>

<operation id="813" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="17">
<![CDATA[
bb.i:557  %tmp_2_184_cast = zext i17 %tmp_2_184 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_184_cast"/></StgValue>
</operation>

<operation id="814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:558  %m_operand1_addr_185 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_184_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_185"/></StgValue>
</operation>

<operation id="815" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:559  %tmp_2_185 = add i17 %phi_mul, 186              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_185"/></StgValue>
</operation>

<operation id="816" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="32" op_0_bw="17">
<![CDATA[
bb.i:560  %tmp_2_185_cast = zext i17 %tmp_2_185 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_185_cast"/></StgValue>
</operation>

<operation id="817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:561  %m_operand1_addr_186 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_185_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_186"/></StgValue>
</operation>

<operation id="818" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:562  %tmp_2_186 = add i17 %phi_mul, 187              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_186"/></StgValue>
</operation>

<operation id="819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="32" op_0_bw="17">
<![CDATA[
bb.i:563  %tmp_2_186_cast = zext i17 %tmp_2_186 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_186_cast"/></StgValue>
</operation>

<operation id="820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:564  %m_operand1_addr_187 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_186_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_187"/></StgValue>
</operation>

<operation id="821" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:565  %tmp_2_187 = add i17 %phi_mul, 188              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_187"/></StgValue>
</operation>

<operation id="822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="17">
<![CDATA[
bb.i:566  %tmp_2_187_cast = zext i17 %tmp_2_187 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_187_cast"/></StgValue>
</operation>

<operation id="823" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:567  %m_operand1_addr_188 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_187_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_188"/></StgValue>
</operation>

<operation id="824" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:568  %tmp_2_188 = add i17 %phi_mul, 189              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_188"/></StgValue>
</operation>

<operation id="825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="17">
<![CDATA[
bb.i:569  %tmp_2_188_cast = zext i17 %tmp_2_188 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_188_cast"/></StgValue>
</operation>

<operation id="826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:570  %m_operand1_addr_189 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_188_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_189"/></StgValue>
</operation>

<operation id="827" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:571  %tmp_2_189 = add i17 %phi_mul, 190              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_189"/></StgValue>
</operation>

<operation id="828" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="17">
<![CDATA[
bb.i:572  %tmp_2_189_cast = zext i17 %tmp_2_189 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_189_cast"/></StgValue>
</operation>

<operation id="829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:573  %m_operand1_addr_190 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_189_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_190"/></StgValue>
</operation>

<operation id="830" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:574  %tmp_2_190 = add i17 %phi_mul, 191              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_190"/></StgValue>
</operation>

<operation id="831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="32" op_0_bw="17">
<![CDATA[
bb.i:575  %tmp_2_190_cast = zext i17 %tmp_2_190 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_190_cast"/></StgValue>
</operation>

<operation id="832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:576  %m_operand1_addr_191 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_190_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_191"/></StgValue>
</operation>

<operation id="833" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:577  %tmp_2_191 = add i17 %phi_mul, 192              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_191"/></StgValue>
</operation>

<operation id="834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="17">
<![CDATA[
bb.i:578  %tmp_2_191_cast = zext i17 %tmp_2_191 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_191_cast"/></StgValue>
</operation>

<operation id="835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:579  %m_operand1_addr_192 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_191_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_192"/></StgValue>
</operation>

<operation id="836" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:580  %tmp_2_192 = add i17 %phi_mul, 193              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_192"/></StgValue>
</operation>

<operation id="837" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="17">
<![CDATA[
bb.i:581  %tmp_2_192_cast = zext i17 %tmp_2_192 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_192_cast"/></StgValue>
</operation>

<operation id="838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:582  %m_operand1_addr_193 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_192_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_193"/></StgValue>
</operation>

<operation id="839" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:583  %tmp_2_193 = add i17 %phi_mul, 194              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_193"/></StgValue>
</operation>

<operation id="840" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="17">
<![CDATA[
bb.i:584  %tmp_2_193_cast = zext i17 %tmp_2_193 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_193_cast"/></StgValue>
</operation>

<operation id="841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:585  %m_operand1_addr_194 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_193_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_194"/></StgValue>
</operation>

<operation id="842" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:586  %tmp_2_194 = add i17 %phi_mul, 195              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_194"/></StgValue>
</operation>

<operation id="843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="17">
<![CDATA[
bb.i:587  %tmp_2_194_cast = zext i17 %tmp_2_194 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_194_cast"/></StgValue>
</operation>

<operation id="844" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:588  %m_operand1_addr_195 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_194_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_195"/></StgValue>
</operation>

<operation id="845" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:589  %tmp_2_195 = add i17 %phi_mul, 196              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_195"/></StgValue>
</operation>

<operation id="846" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="17">
<![CDATA[
bb.i:590  %tmp_2_195_cast = zext i17 %tmp_2_195 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_195_cast"/></StgValue>
</operation>

<operation id="847" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:591  %m_operand1_addr_196 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_195_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_196"/></StgValue>
</operation>

<operation id="848" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:592  %tmp_2_196 = add i17 %phi_mul, 197              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_196"/></StgValue>
</operation>

<operation id="849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="17">
<![CDATA[
bb.i:593  %tmp_2_196_cast = zext i17 %tmp_2_196 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_196_cast"/></StgValue>
</operation>

<operation id="850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:594  %m_operand1_addr_197 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_196_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_197"/></StgValue>
</operation>

<operation id="851" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:595  %tmp_2_197 = add i17 %phi_mul, 198              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_197"/></StgValue>
</operation>

<operation id="852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="17">
<![CDATA[
bb.i:596  %tmp_2_197_cast = zext i17 %tmp_2_197 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_197_cast"/></StgValue>
</operation>

<operation id="853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:597  %m_operand1_addr_198 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_197_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_198"/></StgValue>
</operation>

<operation id="854" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:598  %tmp_2_198 = add i17 %phi_mul, 199              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_198"/></StgValue>
</operation>

<operation id="855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="17">
<![CDATA[
bb.i:599  %tmp_2_198_cast = zext i17 %tmp_2_198 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_198_cast"/></StgValue>
</operation>

<operation id="856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:600  %m_operand1_addr_199 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_198_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_199"/></StgValue>
</operation>

<operation id="857" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:601  %tmp_2_199 = add i17 %phi_mul, 200              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_199"/></StgValue>
</operation>

<operation id="858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="17">
<![CDATA[
bb.i:602  %tmp_2_199_cast = zext i17 %tmp_2_199 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_199_cast"/></StgValue>
</operation>

<operation id="859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:603  %m_operand1_addr_200 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_199_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_200"/></StgValue>
</operation>

<operation id="860" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:604  %tmp_2_200 = add i17 %phi_mul, 201              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_200"/></StgValue>
</operation>

<operation id="861" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="17">
<![CDATA[
bb.i:605  %tmp_2_200_cast = zext i17 %tmp_2_200 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_200_cast"/></StgValue>
</operation>

<operation id="862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:606  %m_operand1_addr_201 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_200_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_201"/></StgValue>
</operation>

<operation id="863" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:607  %tmp_2_201 = add i17 %phi_mul, 202              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_201"/></StgValue>
</operation>

<operation id="864" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="17">
<![CDATA[
bb.i:608  %tmp_2_201_cast = zext i17 %tmp_2_201 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_201_cast"/></StgValue>
</operation>

<operation id="865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:609  %m_operand1_addr_202 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_201_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_202"/></StgValue>
</operation>

<operation id="866" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:610  %tmp_2_202 = add i17 %phi_mul, 203              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_202"/></StgValue>
</operation>

<operation id="867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="17">
<![CDATA[
bb.i:611  %tmp_2_202_cast = zext i17 %tmp_2_202 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_202_cast"/></StgValue>
</operation>

<operation id="868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:612  %m_operand1_addr_203 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_202_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_203"/></StgValue>
</operation>

<operation id="869" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:613  %tmp_2_203 = add i17 %phi_mul, 204              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_203"/></StgValue>
</operation>

<operation id="870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="17">
<![CDATA[
bb.i:614  %tmp_2_203_cast = zext i17 %tmp_2_203 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_203_cast"/></StgValue>
</operation>

<operation id="871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:615  %m_operand1_addr_204 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_203_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_204"/></StgValue>
</operation>

<operation id="872" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:616  %tmp_2_204 = add i17 %phi_mul, 205              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_204"/></StgValue>
</operation>

<operation id="873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="17">
<![CDATA[
bb.i:617  %tmp_2_204_cast = zext i17 %tmp_2_204 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_204_cast"/></StgValue>
</operation>

<operation id="874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:618  %m_operand1_addr_205 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_204_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_205"/></StgValue>
</operation>

<operation id="875" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:619  %tmp_2_205 = add i17 %phi_mul, 206              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_205"/></StgValue>
</operation>

<operation id="876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="17">
<![CDATA[
bb.i:620  %tmp_2_205_cast = zext i17 %tmp_2_205 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_205_cast"/></StgValue>
</operation>

<operation id="877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:621  %m_operand1_addr_206 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_205_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_206"/></StgValue>
</operation>

<operation id="878" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:622  %tmp_2_206 = add i17 %phi_mul, 207              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_206"/></StgValue>
</operation>

<operation id="879" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="17">
<![CDATA[
bb.i:623  %tmp_2_206_cast = zext i17 %tmp_2_206 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_206_cast"/></StgValue>
</operation>

<operation id="880" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:624  %m_operand1_addr_207 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_206_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_207"/></StgValue>
</operation>

<operation id="881" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:625  %tmp_2_207 = add i17 %phi_mul, 208              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_207"/></StgValue>
</operation>

<operation id="882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="17">
<![CDATA[
bb.i:626  %tmp_2_207_cast = zext i17 %tmp_2_207 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_207_cast"/></StgValue>
</operation>

<operation id="883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="726" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:627  %m_operand1_addr_208 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_207_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_208"/></StgValue>
</operation>

<operation id="884" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:628  %tmp_2_208 = add i17 %phi_mul, 209              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_208"/></StgValue>
</operation>

<operation id="885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="17">
<![CDATA[
bb.i:629  %tmp_2_208_cast = zext i17 %tmp_2_208 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_208_cast"/></StgValue>
</operation>

<operation id="886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:630  %m_operand1_addr_209 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_208_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_209"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:631  %tmp_2_209 = add i17 %phi_mul, 210              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_209"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="17">
<![CDATA[
bb.i:632  %tmp_2_209_cast = zext i17 %tmp_2_209 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_209_cast"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:633  %m_operand1_addr_210 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_209_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_210"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:634  %tmp_2_210 = add i17 %phi_mul, 211              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_210"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="17">
<![CDATA[
bb.i:635  %tmp_2_210_cast = zext i17 %tmp_2_210 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_210_cast"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:636  %m_operand1_addr_211 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_210_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_211"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:637  %tmp_2_211 = add i17 %phi_mul, 212              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_211"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="17">
<![CDATA[
bb.i:638  %tmp_2_211_cast = zext i17 %tmp_2_211 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_211_cast"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:639  %m_operand1_addr_212 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_211_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_212"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:640  %tmp_2_212 = add i17 %phi_mul, 213              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_212"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="17">
<![CDATA[
bb.i:641  %tmp_2_212_cast = zext i17 %tmp_2_212 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_212_cast"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:642  %m_operand1_addr_213 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_212_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_213"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:643  %tmp_2_213 = add i17 %phi_mul, 214              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_213"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="17">
<![CDATA[
bb.i:644  %tmp_2_213_cast = zext i17 %tmp_2_213 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_213_cast"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:645  %m_operand1_addr_214 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_213_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_214"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:646  %tmp_2_214 = add i17 %phi_mul, 215              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_214"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="17">
<![CDATA[
bb.i:647  %tmp_2_214_cast = zext i17 %tmp_2_214 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_214_cast"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:648  %m_operand1_addr_215 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_214_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_215"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:649  %tmp_2_215 = add i17 %phi_mul, 216              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_215"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="17">
<![CDATA[
bb.i:650  %tmp_2_215_cast = zext i17 %tmp_2_215 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_215_cast"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:651  %m_operand1_addr_216 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_215_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_216"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:652  %tmp_2_216 = add i17 %phi_mul, 217              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_216"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="17">
<![CDATA[
bb.i:653  %tmp_2_216_cast = zext i17 %tmp_2_216 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_216_cast"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:654  %m_operand1_addr_217 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_216_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_217"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:655  %tmp_2_217 = add i17 %phi_mul, 218              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_217"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="17">
<![CDATA[
bb.i:656  %tmp_2_217_cast = zext i17 %tmp_2_217 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_217_cast"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:657  %m_operand1_addr_218 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_217_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_218"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:658  %tmp_2_218 = add i17 %phi_mul, 219              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_218"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="17">
<![CDATA[
bb.i:659  %tmp_2_218_cast = zext i17 %tmp_2_218 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_218_cast"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:660  %m_operand1_addr_219 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_218_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_219"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:661  %tmp_2_219 = add i17 %phi_mul, 220              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_219"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="17">
<![CDATA[
bb.i:662  %tmp_2_219_cast = zext i17 %tmp_2_219 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_219_cast"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:663  %m_operand1_addr_220 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_219_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_220"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:664  %tmp_2_220 = add i17 %phi_mul, 221              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_220"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="17">
<![CDATA[
bb.i:665  %tmp_2_220_cast = zext i17 %tmp_2_220 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_220_cast"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:666  %m_operand1_addr_221 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_220_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_221"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:667  %tmp_2_221 = add i17 %phi_mul, 222              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_221"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="17">
<![CDATA[
bb.i:668  %tmp_2_221_cast = zext i17 %tmp_2_221 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_221_cast"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:669  %m_operand1_addr_222 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_221_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_222"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:670  %tmp_2_222 = add i17 %phi_mul, 223              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_222"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="17">
<![CDATA[
bb.i:671  %tmp_2_222_cast = zext i17 %tmp_2_222 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_222_cast"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:672  %m_operand1_addr_223 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_222_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_223"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:673  %tmp_2_223 = add i17 %phi_mul, 224              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_223"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="17">
<![CDATA[
bb.i:674  %tmp_2_223_cast = zext i17 %tmp_2_223 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_223_cast"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:675  %m_operand1_addr_224 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_223_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_224"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:676  %tmp_2_224 = add i17 %phi_mul, 225              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_224"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="17">
<![CDATA[
bb.i:677  %tmp_2_224_cast = zext i17 %tmp_2_224 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_224_cast"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:678  %m_operand1_addr_225 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_224_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_225"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:679  %tmp_2_225 = add i17 %phi_mul, 226              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_225"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="17">
<![CDATA[
bb.i:680  %tmp_2_225_cast = zext i17 %tmp_2_225 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_225_cast"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:681  %m_operand1_addr_226 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_225_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_226"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:682  %tmp_2_226 = add i17 %phi_mul, 227              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_226"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="17">
<![CDATA[
bb.i:683  %tmp_2_226_cast = zext i17 %tmp_2_226 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_226_cast"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:684  %m_operand1_addr_227 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_226_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_227"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:685  %tmp_2_227 = add i17 %phi_mul, 228              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_227"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="17">
<![CDATA[
bb.i:686  %tmp_2_227_cast = zext i17 %tmp_2_227 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_227_cast"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:687  %m_operand1_addr_228 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_227_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_228"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:688  %tmp_2_228 = add i17 %phi_mul, 229              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_228"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="17">
<![CDATA[
bb.i:689  %tmp_2_228_cast = zext i17 %tmp_2_228 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_228_cast"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:690  %m_operand1_addr_229 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_228_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_229"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:691  %tmp_2_229 = add i17 %phi_mul, 230              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_229"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="17">
<![CDATA[
bb.i:692  %tmp_2_229_cast = zext i17 %tmp_2_229 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_229_cast"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:693  %m_operand1_addr_230 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_229_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_230"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:694  %tmp_2_230 = add i17 %phi_mul, 231              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_230"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="17">
<![CDATA[
bb.i:695  %tmp_2_230_cast = zext i17 %tmp_2_230 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_230_cast"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:696  %m_operand1_addr_231 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_230_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_231"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:697  %tmp_2_231 = add i17 %phi_mul, 232              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_231"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="17">
<![CDATA[
bb.i:698  %tmp_2_231_cast = zext i17 %tmp_2_231 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_231_cast"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:699  %m_operand1_addr_232 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_231_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_232"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:700  %tmp_2_232 = add i17 %phi_mul, 233              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_232"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="17">
<![CDATA[
bb.i:701  %tmp_2_232_cast = zext i17 %tmp_2_232 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_232_cast"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:702  %m_operand1_addr_233 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_232_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_233"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:703  %tmp_2_233 = add i17 %phi_mul, 234              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_233"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="17">
<![CDATA[
bb.i:704  %tmp_2_233_cast = zext i17 %tmp_2_233 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_233_cast"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:705  %m_operand1_addr_234 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_233_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_234"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:706  %tmp_2_234 = add i17 %phi_mul, 235              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_234"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="17">
<![CDATA[
bb.i:707  %tmp_2_234_cast = zext i17 %tmp_2_234 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_234_cast"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:708  %m_operand1_addr_235 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_234_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_235"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:709  %tmp_2_235 = add i17 %phi_mul, 236              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_235"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="17">
<![CDATA[
bb.i:710  %tmp_2_235_cast = zext i17 %tmp_2_235 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_235_cast"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:711  %m_operand1_addr_236 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_235_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_236"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:712  %tmp_2_236 = add i17 %phi_mul, 237              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_236"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="17">
<![CDATA[
bb.i:713  %tmp_2_236_cast = zext i17 %tmp_2_236 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_236_cast"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:714  %m_operand1_addr_237 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_236_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_237"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:715  %tmp_2_237 = add i17 %phi_mul, 238              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_237"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="17">
<![CDATA[
bb.i:716  %tmp_2_237_cast = zext i17 %tmp_2_237 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_237_cast"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:717  %m_operand1_addr_238 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_237_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_238"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:718  %tmp_2_238 = add i17 %phi_mul, 239              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_238"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="17">
<![CDATA[
bb.i:719  %tmp_2_238_cast = zext i17 %tmp_2_238 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_238_cast"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:720  %m_operand1_addr_239 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_238_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_239"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:721  %tmp_2_239 = add i17 %phi_mul, 240              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_239"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="17">
<![CDATA[
bb.i:722  %tmp_2_239_cast = zext i17 %tmp_2_239 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_239_cast"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:723  %m_operand1_addr_240 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_239_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_240"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:724  %tmp_2_240 = add i17 %phi_mul, 241              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_240"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="17">
<![CDATA[
bb.i:725  %tmp_2_240_cast = zext i17 %tmp_2_240 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_240_cast"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:726  %m_operand1_addr_241 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_240_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_241"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:727  %tmp_2_241 = add i17 %phi_mul, 242              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_241"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="17">
<![CDATA[
bb.i:728  %tmp_2_241_cast = zext i17 %tmp_2_241 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_241_cast"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:729  %m_operand1_addr_242 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_241_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_242"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:730  %tmp_2_242 = add i17 %phi_mul, 243              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_242"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="17">
<![CDATA[
bb.i:731  %tmp_2_242_cast = zext i17 %tmp_2_242 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_242_cast"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:732  %m_operand1_addr_243 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_242_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_243"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:733  %tmp_2_243 = add i17 %phi_mul, 244              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_243"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="17">
<![CDATA[
bb.i:734  %tmp_2_243_cast = zext i17 %tmp_2_243 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_243_cast"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:735  %m_operand1_addr_244 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_243_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_244"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:736  %tmp_2_244 = add i17 %phi_mul, 245              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_244"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="17">
<![CDATA[
bb.i:737  %tmp_2_244_cast = zext i17 %tmp_2_244 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_244_cast"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:738  %m_operand1_addr_245 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_244_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_245"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:739  %tmp_2_245 = add i17 %phi_mul, 246              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_245"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="17">
<![CDATA[
bb.i:740  %tmp_2_245_cast = zext i17 %tmp_2_245 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_245_cast"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:741  %m_operand1_addr_246 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_245_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_246"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:742  %tmp_2_246 = add i17 %phi_mul, 247              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_246"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="17">
<![CDATA[
bb.i:743  %tmp_2_246_cast = zext i17 %tmp_2_246 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_246_cast"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:744  %m_operand1_addr_247 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_246_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_247"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:745  %tmp_2_247 = add i17 %phi_mul, 248              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_247"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="17">
<![CDATA[
bb.i:746  %tmp_2_247_cast = zext i17 %tmp_2_247 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_247_cast"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:747  %m_operand1_addr_248 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_247_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_248"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:748  %tmp_2_248 = add i17 %phi_mul, 249              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_248"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="17">
<![CDATA[
bb.i:749  %tmp_2_248_cast = zext i17 %tmp_2_248 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_248_cast"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:750  %m_operand1_addr_249 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_248_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_249"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:751  %tmp_2_249 = add i17 %phi_mul, 250              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_249"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="17">
<![CDATA[
bb.i:752  %tmp_2_249_cast = zext i17 %tmp_2_249 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_249_cast"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:753  %m_operand1_addr_250 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_249_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_250"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:754  %tmp_2_250 = add i17 %phi_mul, 251              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_250"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="17">
<![CDATA[
bb.i:755  %tmp_2_250_cast = zext i17 %tmp_2_250 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_250_cast"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:756  %m_operand1_addr_251 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_250_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_251"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:757  %tmp_2_251 = add i17 %phi_mul, 252              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_251"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="17">
<![CDATA[
bb.i:758  %tmp_2_251_cast = zext i17 %tmp_2_251 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_251_cast"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:759  %m_operand1_addr_252 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_251_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_252"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:760  %tmp_2_252 = add i17 %phi_mul, 253              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_252"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="17">
<![CDATA[
bb.i:761  %tmp_2_252_cast = zext i17 %tmp_2_252 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_252_cast"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:762  %m_operand1_addr_253 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_252_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_253"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:763  %tmp_2_253 = add i17 %phi_mul, 254              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_253"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="17">
<![CDATA[
bb.i:764  %tmp_2_253_cast = zext i17 %tmp_2_253 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_253_cast"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:765  %m_operand1_addr_254 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_253_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_254"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:766  %tmp_2_254 = add i17 %phi_mul, 255              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_254"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="17">
<![CDATA[
bb.i:767  %tmp_2_254_cast = zext i17 %tmp_2_254 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_254_cast"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:768  %m_operand1_addr_255 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_254_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_255"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:769  %tmp_2_255 = add i17 %phi_mul, 256              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_255"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="17">
<![CDATA[
bb.i:770  %tmp_2_255_cast = zext i17 %tmp_2_255 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_255_cast"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:771  %m_operand1_addr_256 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_255_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_256"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:772  %tmp_2_256 = add i17 %phi_mul, 257              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_256"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="17">
<![CDATA[
bb.i:773  %tmp_2_256_cast = zext i17 %tmp_2_256 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_256_cast"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:774  %m_operand1_addr_257 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_256_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_257"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:775  %tmp_2_257 = add i17 %phi_mul, 258              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_257"/></StgValue>
</operation>

<operation id="1032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="17">
<![CDATA[
bb.i:776  %tmp_2_257_cast = zext i17 %tmp_2_257 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_257_cast"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:777  %m_operand1_addr_258 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_257_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_258"/></StgValue>
</operation>

<operation id="1034" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:778  %tmp_2_258 = add i17 %phi_mul, 259              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_258"/></StgValue>
</operation>

<operation id="1035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="17">
<![CDATA[
bb.i:779  %tmp_2_258_cast = zext i17 %tmp_2_258 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_258_cast"/></StgValue>
</operation>

<operation id="1036" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:780  %m_operand1_addr_259 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_258_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_259"/></StgValue>
</operation>

<operation id="1037" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:781  %tmp_2_259 = add i17 %phi_mul, 260              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_259"/></StgValue>
</operation>

<operation id="1038" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="17">
<![CDATA[
bb.i:782  %tmp_2_259_cast = zext i17 %tmp_2_259 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_259_cast"/></StgValue>
</operation>

<operation id="1039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:783  %m_operand1_addr_260 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_259_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_260"/></StgValue>
</operation>

<operation id="1040" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:784  %tmp_2_260 = add i17 %phi_mul, 261              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_260"/></StgValue>
</operation>

<operation id="1041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="17">
<![CDATA[
bb.i:785  %tmp_2_260_cast = zext i17 %tmp_2_260 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_260_cast"/></StgValue>
</operation>

<operation id="1042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:786  %m_operand1_addr_261 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_260_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_261"/></StgValue>
</operation>

<operation id="1043" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:787  %tmp_2_261 = add i17 %phi_mul, 262              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_261"/></StgValue>
</operation>

<operation id="1044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="17">
<![CDATA[
bb.i:788  %tmp_2_261_cast = zext i17 %tmp_2_261 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_261_cast"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:789  %m_operand1_addr_262 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_261_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_262"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:790  %tmp_2_262 = add i17 %phi_mul, 263              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_262"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="17">
<![CDATA[
bb.i:791  %tmp_2_262_cast = zext i17 %tmp_2_262 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_262_cast"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:792  %m_operand1_addr_263 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_262_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_263"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:793  %tmp_2_263 = add i17 %phi_mul, 264              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_263"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="17">
<![CDATA[
bb.i:794  %tmp_2_263_cast = zext i17 %tmp_2_263 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_263_cast"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:795  %m_operand1_addr_264 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_263_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_264"/></StgValue>
</operation>

<operation id="1052" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:796  %tmp_2_264 = add i17 %phi_mul, 265              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_264"/></StgValue>
</operation>

<operation id="1053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="17">
<![CDATA[
bb.i:797  %tmp_2_264_cast = zext i17 %tmp_2_264 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_264_cast"/></StgValue>
</operation>

<operation id="1054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:798  %m_operand1_addr_265 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_264_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_265"/></StgValue>
</operation>

<operation id="1055" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:799  %tmp_2_265 = add i17 %phi_mul, 266              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_265"/></StgValue>
</operation>

<operation id="1056" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="17">
<![CDATA[
bb.i:800  %tmp_2_265_cast = zext i17 %tmp_2_265 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_265_cast"/></StgValue>
</operation>

<operation id="1057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:801  %m_operand1_addr_266 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_265_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_266"/></StgValue>
</operation>

<operation id="1058" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:802  %tmp_2_266 = add i17 %phi_mul, 267              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_266"/></StgValue>
</operation>

<operation id="1059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="17">
<![CDATA[
bb.i:803  %tmp_2_266_cast = zext i17 %tmp_2_266 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_266_cast"/></StgValue>
</operation>

<operation id="1060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:804  %m_operand1_addr_267 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_266_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_267"/></StgValue>
</operation>

<operation id="1061" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:805  %tmp_2_267 = add i17 %phi_mul, 268              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_267"/></StgValue>
</operation>

<operation id="1062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="17">
<![CDATA[
bb.i:806  %tmp_2_267_cast = zext i17 %tmp_2_267 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_267_cast"/></StgValue>
</operation>

<operation id="1063" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:807  %m_operand1_addr_268 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_267_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_268"/></StgValue>
</operation>

<operation id="1064" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:808  %tmp_2_268 = add i17 %phi_mul, 269              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_268"/></StgValue>
</operation>

<operation id="1065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="17">
<![CDATA[
bb.i:809  %tmp_2_268_cast = zext i17 %tmp_2_268 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_268_cast"/></StgValue>
</operation>

<operation id="1066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:810  %m_operand1_addr_269 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_268_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_269"/></StgValue>
</operation>

<operation id="1067" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:811  %tmp_2_269 = add i17 %phi_mul, 270              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_269"/></StgValue>
</operation>

<operation id="1068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="17">
<![CDATA[
bb.i:812  %tmp_2_269_cast = zext i17 %tmp_2_269 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_269_cast"/></StgValue>
</operation>

<operation id="1069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:813  %m_operand1_addr_270 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_269_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_270"/></StgValue>
</operation>

<operation id="1070" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:814  %tmp_2_270 = add i17 %phi_mul, 271              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_270"/></StgValue>
</operation>

<operation id="1071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="17">
<![CDATA[
bb.i:815  %tmp_2_270_cast = zext i17 %tmp_2_270 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_270_cast"/></StgValue>
</operation>

<operation id="1072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:816  %m_operand1_addr_271 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_270_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_271"/></StgValue>
</operation>

<operation id="1073" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:817  %tmp_2_271 = add i17 %phi_mul, 272              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_271"/></StgValue>
</operation>

<operation id="1074" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="17">
<![CDATA[
bb.i:818  %tmp_2_271_cast = zext i17 %tmp_2_271 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_271_cast"/></StgValue>
</operation>

<operation id="1075" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:819  %m_operand1_addr_272 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_271_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_272"/></StgValue>
</operation>

<operation id="1076" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:820  %tmp_2_272 = add i17 %phi_mul, 273              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_272"/></StgValue>
</operation>

<operation id="1077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="17">
<![CDATA[
bb.i:821  %tmp_2_272_cast = zext i17 %tmp_2_272 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_272_cast"/></StgValue>
</operation>

<operation id="1078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:822  %m_operand1_addr_273 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_272_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_273"/></StgValue>
</operation>

<operation id="1079" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:823  %tmp_2_273 = add i17 %phi_mul, 274              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_273"/></StgValue>
</operation>

<operation id="1080" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="17">
<![CDATA[
bb.i:824  %tmp_2_273_cast = zext i17 %tmp_2_273 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_273_cast"/></StgValue>
</operation>

<operation id="1081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:825  %m_operand1_addr_274 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_273_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_274"/></StgValue>
</operation>

<operation id="1082" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:826  %tmp_2_274 = add i17 %phi_mul, 275              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_274"/></StgValue>
</operation>

<operation id="1083" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="17">
<![CDATA[
bb.i:827  %tmp_2_274_cast = zext i17 %tmp_2_274 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_274_cast"/></StgValue>
</operation>

<operation id="1084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:828  %m_operand1_addr_275 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_274_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_275"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="928" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:829  %tmp_2_275 = add i17 %phi_mul, 276              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_275"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="17">
<![CDATA[
bb.i:830  %tmp_2_275_cast = zext i17 %tmp_2_275 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_275_cast"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:831  %m_operand1_addr_276 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_275_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_276"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:832  %tmp_2_276 = add i17 %phi_mul, 277              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_276"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="17">
<![CDATA[
bb.i:833  %tmp_2_276_cast = zext i17 %tmp_2_276 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_276_cast"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:834  %m_operand1_addr_277 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_276_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_277"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:835  %tmp_2_277 = add i17 %phi_mul, 278              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_277"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="17">
<![CDATA[
bb.i:836  %tmp_2_277_cast = zext i17 %tmp_2_277 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_277_cast"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:837  %m_operand1_addr_278 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_277_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_278"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:838  %tmp_2_278 = add i17 %phi_mul, 279              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_278"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="17">
<![CDATA[
bb.i:839  %tmp_2_278_cast = zext i17 %tmp_2_278 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_278_cast"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:840  %m_operand1_addr_279 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_278_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_279"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:841  %tmp_2_279 = add i17 %phi_mul, 280              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_279"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="17">
<![CDATA[
bb.i:842  %tmp_2_279_cast = zext i17 %tmp_2_279 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_279_cast"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:843  %m_operand1_addr_280 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_279_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_280"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:844  %tmp_2_280 = add i17 %phi_mul, 281              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_280"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="17">
<![CDATA[
bb.i:845  %tmp_2_280_cast = zext i17 %tmp_2_280 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_280_cast"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:846  %m_operand1_addr_281 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_280_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_281"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:847  %tmp_2_281 = add i17 %phi_mul, 282              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_281"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="17">
<![CDATA[
bb.i:848  %tmp_2_281_cast = zext i17 %tmp_2_281 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_281_cast"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:849  %m_operand1_addr_282 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_281_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_282"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:850  %tmp_2_282 = add i17 %phi_mul, 283              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_282"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="17">
<![CDATA[
bb.i:851  %tmp_2_282_cast = zext i17 %tmp_2_282 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_282_cast"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:852  %m_operand1_addr_283 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_282_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_283"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:853  %tmp_2_283 = add i17 %phi_mul, 284              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_283"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="17">
<![CDATA[
bb.i:854  %tmp_2_283_cast = zext i17 %tmp_2_283 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_283_cast"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:855  %m_operand1_addr_284 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_283_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_284"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:856  %tmp_2_284 = add i17 %phi_mul, 285              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_284"/></StgValue>
</operation>

<operation id="1113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="17">
<![CDATA[
bb.i:857  %tmp_2_284_cast = zext i17 %tmp_2_284 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_284_cast"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:858  %m_operand1_addr_285 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_284_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_285"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:859  %tmp_2_285 = add i17 %phi_mul, 286              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_285"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="17">
<![CDATA[
bb.i:860  %tmp_2_285_cast = zext i17 %tmp_2_285 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_285_cast"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:861  %m_operand1_addr_286 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_285_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_286"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:862  %tmp_2_286 = add i17 %phi_mul, 287              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_286"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="17">
<![CDATA[
bb.i:863  %tmp_2_286_cast = zext i17 %tmp_2_286 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_286_cast"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:864  %m_operand1_addr_287 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_286_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_287"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:865  %tmp_2_287 = add i17 %phi_mul, 288              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_287"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="17">
<![CDATA[
bb.i:866  %tmp_2_287_cast = zext i17 %tmp_2_287 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_287_cast"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:867  %m_operand1_addr_288 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_287_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_288"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:868  %tmp_2_288 = add i17 %phi_mul, 289              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_288"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="17">
<![CDATA[
bb.i:869  %tmp_2_288_cast = zext i17 %tmp_2_288 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_288_cast"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:870  %m_operand1_addr_289 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_288_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_289"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:871  %tmp_2_289 = add i17 %phi_mul, 290              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_289"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="17">
<![CDATA[
bb.i:872  %tmp_2_289_cast = zext i17 %tmp_2_289 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_289_cast"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:873  %m_operand1_addr_290 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_289_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_290"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:874  %tmp_2_290 = add i17 %phi_mul, 291              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_290"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="17">
<![CDATA[
bb.i:875  %tmp_2_290_cast = zext i17 %tmp_2_290 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_290_cast"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:876  %m_operand1_addr_291 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_290_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_291"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:877  %tmp_2_291 = add i17 %phi_mul, 292              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_291"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="17">
<![CDATA[
bb.i:878  %tmp_2_291_cast = zext i17 %tmp_2_291 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_291_cast"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:879  %m_operand1_addr_292 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_291_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_292"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:880  %tmp_2_292 = add i17 %phi_mul, 293              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_292"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="17">
<![CDATA[
bb.i:881  %tmp_2_292_cast = zext i17 %tmp_2_292 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_292_cast"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:882  %m_operand1_addr_293 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_292_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_293"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:883  %tmp_2_293 = add i17 %phi_mul, 294              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_293"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="17">
<![CDATA[
bb.i:884  %tmp_2_293_cast = zext i17 %tmp_2_293 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_293_cast"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:885  %m_operand1_addr_294 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_293_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_294"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:886  %tmp_2_294 = add i17 %phi_mul, 295              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_294"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="17">
<![CDATA[
bb.i:887  %tmp_2_294_cast = zext i17 %tmp_2_294 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_294_cast"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:888  %m_operand1_addr_295 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_294_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_295"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:889  %tmp_2_295 = add i17 %phi_mul, 296              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_295"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="17">
<![CDATA[
bb.i:890  %tmp_2_295_cast = zext i17 %tmp_2_295 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_295_cast"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:891  %m_operand1_addr_296 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_295_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_296"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="991" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:892  %tmp_2_296 = add i17 %phi_mul, 297              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_296"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="17">
<![CDATA[
bb.i:893  %tmp_2_296_cast = zext i17 %tmp_2_296 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_296_cast"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:894  %m_operand1_addr_297 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_296_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_297"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:895  %tmp_2_297 = add i17 %phi_mul, 298              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_297"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="17">
<![CDATA[
bb.i:896  %tmp_2_297_cast = zext i17 %tmp_2_297 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_297_cast"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:897  %m_operand1_addr_298 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_297_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_298"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb.i:898  %tmp_2_298 = add i17 %phi_mul, 299              ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_298"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="17">
<![CDATA[
bb.i:899  %tmp_2_298_cast = zext i17 %tmp_2_298 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_298_cast"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i:900  %m_operand1_addr_299 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_298_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_addr_299"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="0">
<![CDATA[
bb.i:901  br label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
multiplyMat.exit:0  %val_V_3_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_3_0"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3241" bw="0" op_0_bw="0">
<![CDATA[
multiplyMat.exit:1  br label %bb10.i53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb5.i:0  %j = phi i9 [ %j_1, %bb1.i ], [ 0, %bb.i ]      ; <i9> [#uses=25]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="17" op_0_bw="9">
<![CDATA[
bb5.i:1  %j_cast1 = zext i9 %j to i17                    ; <i17> [#uses=83]

]]></node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="1162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="16" op_0_bw="9">
<![CDATA[
bb5.i:2  %j_cast2 = zext i9 %j to i16                    ; <i16> [#uses=55]

]]></node>
<StgValue><ssdm name="j_cast2"/></StgValue>
</operation>

<operation id="1163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="13" op_0_bw="9">
<![CDATA[
bb5.i:3  %j_cast2_cast1 = zext i9 %j to i13              ; <i13> [#uses=7]

]]></node>
<StgValue><ssdm name="j_cast2_cast1"/></StgValue>
</operation>

<operation id="1164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="14" op_0_bw="9">
<![CDATA[
bb5.i:4  %j_cast2_cast2 = zext i9 %j to i14              ; <i14> [#uses=13]

]]></node>
<StgValue><ssdm name="j_cast2_cast2"/></StgValue>
</operation>

<operation id="1165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="15" op_0_bw="9">
<![CDATA[
bb5.i:5  %j_cast2_cast = zext i9 %j to i15               ; <i15> [#uses=28]

]]></node>
<StgValue><ssdm name="j_cast2_cast"/></StgValue>
</operation>

<operation id="1166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="13" op_0_bw="9">
<![CDATA[
bb5.i:6  %j_cast314_cast1 = zext i9 %j to i13            ; <i13> [#uses=8]

]]></node>
<StgValue><ssdm name="j_cast314_cast1"/></StgValue>
</operation>

<operation id="1167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="10" op_0_bw="9">
<![CDATA[
bb5.i:7  %j_cast314_cast1_cast1 = zext i9 %j to i10      ; <i10> [#uses=4]

]]></node>
<StgValue><ssdm name="j_cast314_cast1_cast1"/></StgValue>
</operation>

<operation id="1168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="11" op_0_bw="9">
<![CDATA[
bb5.i:8  %j_cast314_cast1_cast2 = zext i9 %j to i11      ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="j_cast314_cast1_cast2"/></StgValue>
</operation>

<operation id="1169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="12" op_0_bw="9">
<![CDATA[
bb5.i:9  %j_cast314_cast1_cast = zext i9 %j to i12       ; <i12> [#uses=3]

]]></node>
<StgValue><ssdm name="j_cast314_cast1_cast"/></StgValue>
</operation>

<operation id="1170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="14" op_0_bw="9">
<![CDATA[
bb5.i:10  %j_cast314_cast2 = zext i9 %j to i14            ; <i14> [#uses=14]

]]></node>
<StgValue><ssdm name="j_cast314_cast2"/></StgValue>
</operation>

<operation id="1171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="11" op_0_bw="9">
<![CDATA[
bb5.i:11  %j_cast314_cast2_cast1 = zext i9 %j to i11      ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="j_cast314_cast2_cast1"/></StgValue>
</operation>

<operation id="1172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="12" op_0_bw="9">
<![CDATA[
bb5.i:12  %j_cast314_cast2_cast2 = zext i9 %j to i12      ; <i12> [#uses=4]

]]></node>
<StgValue><ssdm name="j_cast314_cast2_cast2"/></StgValue>
</operation>

<operation id="1173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="13" op_0_bw="9">
<![CDATA[
bb5.i:13  %j_cast314_cast2_cast = zext i9 %j to i13       ; <i13> [#uses=7]

]]></node>
<StgValue><ssdm name="j_cast314_cast2_cast"/></StgValue>
</operation>

<operation id="1174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="15" op_0_bw="9">
<![CDATA[
bb5.i:14  %j_cast314_cast = zext i9 %j to i15             ; <i15> [#uses=28]

]]></node>
<StgValue><ssdm name="j_cast314_cast"/></StgValue>
</operation>

<operation id="1175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="12" op_0_bw="9">
<![CDATA[
bb5.i:15  %j_cast314_cast_cast1 = zext i9 %j to i12       ; <i12> [#uses=7]

]]></node>
<StgValue><ssdm name="j_cast314_cast_cast1"/></StgValue>
</operation>

<operation id="1176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="13" op_0_bw="9">
<![CDATA[
bb5.i:16  %j_cast314_cast_cast2 = zext i9 %j to i13       ; <i13> [#uses=7]

]]></node>
<StgValue><ssdm name="j_cast314_cast_cast2"/></StgValue>
</operation>

<operation id="1177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="14" op_0_bw="9">
<![CDATA[
bb5.i:17  %j_cast314_cast_cast = zext i9 %j to i14        ; <i14> [#uses=14]

]]></node>
<StgValue><ssdm name="j_cast314_cast_cast"/></StgValue>
</operation>

<operation id="1178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="12" op_0_bw="9">
<![CDATA[
bb5.i:18  %j_cast6 = zext i9 %j to i12                    ; <i12> [#uses=5]

]]></node>
<StgValue><ssdm name="j_cast6"/></StgValue>
</operation>

<operation id="1179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="10" op_0_bw="9">
<![CDATA[
bb5.i:19  %j_cast6_cast9 = zext i9 %j to i10              ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="j_cast6_cast9"/></StgValue>
</operation>

<operation id="1180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="11" op_0_bw="9">
<![CDATA[
bb5.i:20  %j_cast6_cast = zext i9 %j to i11               ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="j_cast6_cast"/></StgValue>
</operation>

<operation id="1181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="11" op_0_bw="9">
<![CDATA[
bb5.i:21  %j_cast7 = zext i9 %j to i11                    ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="j_cast7"/></StgValue>
</operation>

<operation id="1182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="10" op_0_bw="9">
<![CDATA[
bb5.i:22  %j_cast8 = zext i9 %j to i10                    ; <i10> [#uses=2]

]]></node>
<StgValue><ssdm name="j_cast8"/></StgValue>
</operation>

<operation id="1183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="9">
<![CDATA[
bb5.i:23  %j_cast = zext i9 %j to i32                     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="1184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb5.i:24  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1185" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5.i:25  %exitcond6 = icmp eq i9 %j, -212                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="1186" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5.i:26  %j_1 = add i9 %j, 1                             ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i:27  br i1 %exitcond6, label %bb6.i, label %bb1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load"/></StgValue>
</operation>

<operation id="1189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:2  %m_operand2_addr = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %j_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr"/></StgValue>
</operation>

<operation id="1190" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:3  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load"/></StgValue>
</operation>

<operation id="1191" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:5  %m_operand1_load_1 = load i32* %m_operand1_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_1"/></StgValue>
</operation>

<operation id="1192" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:6  %tmp_5_1 = add i10 %j_cast8, 300                ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="1193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="10">
<![CDATA[
bb1.i:7  %tmp_5_1_cast = zext i10 %tmp_5_1 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="1194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1039" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:8  %m_operand2_addr_1 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_1"/></StgValue>
</operation>

<operation id="1195" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:9  %m_operand2_load_1 = load i32* %m_operand2_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_1"/></StgValue>
</operation>

<operation id="1196" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:12  %tmp_5_2 = add i10 %j_cast8, -424               ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="1197" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:2200  %tmp_1 = add i17 %j_cast1, %phi_mul             ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3237" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb6.i:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_2) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3238" bw="0" op_0_bw="0">
<![CDATA[
bb6.i:1  br label %bb7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1200" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load"/></StgValue>
</operation>

<operation id="1201" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:3  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load"/></StgValue>
</operation>

<operation id="1202" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:5  %m_operand1_load_1 = load i32* %m_operand1_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_1"/></StgValue>
</operation>

<operation id="1203" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:9  %m_operand2_load_1 = load i32* %m_operand2_addr_1, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_1"/></StgValue>
</operation>

<operation id="1204" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:11  %m_operand1_load_2 = load i32* %m_operand1_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_2"/></StgValue>
</operation>

<operation id="1205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="10">
<![CDATA[
bb1.i:13  %tmp_5_2_cast = zext i10 %tmp_5_2 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_2_cast"/></StgValue>
</operation>

<operation id="1206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:14  %m_operand2_addr_2 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_2_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_2"/></StgValue>
</operation>

<operation id="1207" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:15  %m_operand2_load_2 = load i32* %m_operand2_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_2"/></StgValue>
</operation>

<operation id="1208" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:17  %m_operand1_load_3 = load i32* %m_operand1_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_3"/></StgValue>
</operation>

<operation id="1209" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:18  %tmp_5_3 = add i11 %j_cast7, 900                ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="1210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="11">
<![CDATA[
bb1.i:19  %tmp_5_3_cast = zext i11 %tmp_5_3 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="1211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:20  %m_operand2_addr_3 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_3_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_3"/></StgValue>
</operation>

<operation id="1212" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:21  %m_operand2_load_3 = load i32* %m_operand2_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1213" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1214" st_id="16" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1215" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:11  %m_operand1_load_2 = load i32* %m_operand1_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_2"/></StgValue>
</operation>

<operation id="1216" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:15  %m_operand2_load_2 = load i32* %m_operand2_addr_2, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_2"/></StgValue>
</operation>

<operation id="1217" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:17  %m_operand1_load_3 = load i32* %m_operand1_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_3"/></StgValue>
</operation>

<operation id="1218" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:21  %m_operand2_load_3 = load i32* %m_operand2_addr_3, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_3"/></StgValue>
</operation>

<operation id="1219" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:23  %m_operand1_load_4 = load i32* %m_operand1_addr_4, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_4"/></StgValue>
</operation>

<operation id="1220" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:24  %tmp_5_4 = add i11 %j_cast7, -848               ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="1221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="11">
<![CDATA[
bb1.i:25  %tmp_5_4_cast = zext i11 %tmp_5_4 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_4_cast"/></StgValue>
</operation>

<operation id="1222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:26  %m_operand2_addr_4 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_4_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_4"/></StgValue>
</operation>

<operation id="1223" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:27  %m_operand2_load_4 = load i32* %m_operand2_addr_4, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_4"/></StgValue>
</operation>

<operation id="1224" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:29  %m_operand1_load_5 = load i32* %m_operand1_addr_5, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_5"/></StgValue>
</operation>

<operation id="1225" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:30  %tmp_5_5 = add i11 %j_cast7, -548               ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="1226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="32" op_0_bw="11">
<![CDATA[
bb1.i:31  %tmp_5_5_cast = zext i11 %tmp_5_5 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_5_cast"/></StgValue>
</operation>

<operation id="1227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:32  %m_operand2_addr_5 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_5_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_5"/></StgValue>
</operation>

<operation id="1228" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:33  %m_operand2_load_5 = load i32* %m_operand2_addr_5, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1229" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1230" st_id="17" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1231" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1232" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1233" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:23  %m_operand1_load_4 = load i32* %m_operand1_addr_4, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_4"/></StgValue>
</operation>

<operation id="1234" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:27  %m_operand2_load_4 = load i32* %m_operand2_addr_4, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_4"/></StgValue>
</operation>

<operation id="1235" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:29  %m_operand1_load_5 = load i32* %m_operand1_addr_5, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_5"/></StgValue>
</operation>

<operation id="1236" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:33  %m_operand2_load_5 = load i32* %m_operand2_addr_5, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_5"/></StgValue>
</operation>

<operation id="1237" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:35  %m_operand1_load_6 = load i32* %m_operand1_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_6"/></StgValue>
</operation>

<operation id="1238" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1067" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:36  %tmp_5_6 = add i12 %j_cast6, 1800               ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="1239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:37  %tmp_5_6_cast = zext i12 %tmp_5_6 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="1240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:38  %m_operand2_addr_6 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_6_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_6"/></StgValue>
</operation>

<operation id="1241" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:39  %m_operand2_load_6 = load i32* %m_operand2_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_6"/></StgValue>
</operation>

<operation id="1242" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:41  %m_operand1_load_7 = load i32* %m_operand1_addr_7, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_7"/></StgValue>
</operation>

<operation id="1243" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:42  %tmp_5_7 = add i12 %j_cast6, -1996              ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="1244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:43  %tmp_5_7_cast = zext i12 %tmp_5_7 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="1245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:44  %m_operand2_addr_7 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_7_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_7"/></StgValue>
</operation>

<operation id="1246" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:45  %m_operand2_load_7 = load i32* %m_operand2_addr_7, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1247" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:35  %m_operand1_load_6 = load i32* %m_operand1_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_6"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:39  %m_operand2_load_6 = load i32* %m_operand2_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_6"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:41  %m_operand1_load_7 = load i32* %m_operand1_addr_7, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_7"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:45  %m_operand2_load_7 = load i32* %m_operand2_addr_7, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_7"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:47  %m_operand1_load_8 = load i32* %m_operand1_addr_8, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_8"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:48  %tmp_5_8 = add i12 %j_cast6, -1696              ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:49  %tmp_5_8_cast = zext i12 %tmp_5_8 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_8_cast"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:50  %m_operand2_addr_8 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_8_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_8"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:51  %m_operand2_load_8 = load i32* %m_operand2_addr_8, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_8"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:53  %m_operand1_load_9 = load i32* %m_operand1_addr_9, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_9"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:54  %tmp_5_9 = add i12 %j_cast6, -1396              ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:55  %tmp_5_9_cast = zext i12 %tmp_5_9 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_9_cast"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:56  %m_operand2_addr_9 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_9_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_9"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:57  %m_operand2_load_9 = load i32* %m_operand2_addr_9, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1267" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1268" st_id="19" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1269" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1270" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1271" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1272" st_id="19" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1273" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1274" st_id="19" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1275" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:47  %m_operand1_load_8 = load i32* %m_operand1_addr_8, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_8"/></StgValue>
</operation>

<operation id="1276" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:51  %m_operand2_load_8 = load i32* %m_operand2_addr_8, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_8"/></StgValue>
</operation>

<operation id="1277" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1084" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:53  %m_operand1_load_9 = load i32* %m_operand1_addr_9, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_9"/></StgValue>
</operation>

<operation id="1278" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:57  %m_operand2_load_9 = load i32* %m_operand2_addr_9, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_9"/></StgValue>
</operation>

<operation id="1279" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:59  %m_operand1_load_10 = load i32* %m_operand1_addr_10, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_10"/></StgValue>
</operation>

<operation id="1280" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1091" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:60  %tmp_5_s = add i12 %j_cast6, -1096              ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="1281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1092" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:61  %tmp_5_cast = zext i12 %tmp_5_s to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="1282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:62  %m_operand2_addr_10 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_10"/></StgValue>
</operation>

<operation id="1283" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:63  %m_operand2_load_10 = load i32* %m_operand2_addr_10, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_10"/></StgValue>
</operation>

<operation id="1284" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:65  %m_operand1_load_11 = load i32* %m_operand1_addr_11, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_11"/></StgValue>
</operation>

<operation id="1285" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:66  %tmp_5_10 = add i11 %j_cast6_cast, -796         ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="1286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="12" op_0_bw="11">
<![CDATA[
bb1.i:67  %tmp_5_10_cast1 = sext i11 %tmp_5_10 to i12     ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_10_cast1"/></StgValue>
</operation>

<operation id="1287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:68  %tmp_5_10_cast = zext i12 %tmp_5_10_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_10_cast"/></StgValue>
</operation>

<operation id="1288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:69  %m_operand2_addr_11 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_10_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_11"/></StgValue>
</operation>

<operation id="1289" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:70  %m_operand2_load_11 = load i32* %m_operand2_addr_11, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1290" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1291" st_id="20" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1292" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1293" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1294" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1295" st_id="20" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1296" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1297" st_id="20" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1298" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1299" st_id="20" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1300" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:59  %m_operand1_load_10 = load i32* %m_operand1_addr_10, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_10"/></StgValue>
</operation>

<operation id="1301" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:63  %m_operand2_load_10 = load i32* %m_operand2_addr_10, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_10"/></StgValue>
</operation>

<operation id="1302" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:65  %m_operand1_load_11 = load i32* %m_operand1_addr_11, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_11"/></StgValue>
</operation>

<operation id="1303" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:70  %m_operand2_load_11 = load i32* %m_operand2_addr_11, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_11"/></StgValue>
</operation>

<operation id="1304" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:72  %m_operand1_load_12 = load i32* %m_operand1_addr_12, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_12"/></StgValue>
</operation>

<operation id="1305" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:73  %tmp_5_11 = add i10 %j_cast6_cast9, -496        ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="1306" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="12" op_0_bw="10">
<![CDATA[
bb1.i:74  %tmp_5_11_cast1 = sext i10 %tmp_5_11 to i12     ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_11_cast1"/></StgValue>
</operation>

<operation id="1307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="12">
<![CDATA[
bb1.i:75  %tmp_5_11_cast = zext i12 %tmp_5_11_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="1308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:76  %m_operand2_addr_12 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_11_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_12"/></StgValue>
</operation>

<operation id="1309" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:77  %m_operand2_load_12 = load i32* %m_operand2_addr_12, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_12"/></StgValue>
</operation>

<operation id="1310" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:79  %m_operand1_load_13 = load i32* %m_operand1_addr_13, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_13"/></StgValue>
</operation>

<operation id="1311" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:80  %tmp_5_12 = add i13 %j_cast314_cast1, 3900      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="1312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:81  %tmp_5_12_cast = zext i13 %tmp_5_12 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="1313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:82  %m_operand2_addr_13 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_12_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_13"/></StgValue>
</operation>

<operation id="1314" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:83  %m_operand2_load_13 = load i32* %m_operand2_addr_13, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1315" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:4  %sum = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="1316" st_id="21" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:10  %tmp_6_1 = mul i32 %m_operand2_load_1, %m_operand1_load_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="1317" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1318" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1319" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1320" st_id="21" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1321" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1322" st_id="21" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1323" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1324" st_id="21" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1325" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1326" st_id="21" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1327" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:72  %m_operand1_load_12 = load i32* %m_operand1_addr_12, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_12"/></StgValue>
</operation>

<operation id="1328" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:77  %m_operand2_load_12 = load i32* %m_operand2_addr_12, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_12"/></StgValue>
</operation>

<operation id="1329" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:79  %m_operand1_load_13 = load i32* %m_operand1_addr_13, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_13"/></StgValue>
</operation>

<operation id="1330" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:83  %m_operand2_load_13 = load i32* %m_operand2_addr_13, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_13"/></StgValue>
</operation>

<operation id="1331" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:85  %m_operand1_load_14 = load i32* %m_operand1_addr_14, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_14"/></StgValue>
</operation>

<operation id="1332" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:86  %tmp_5_13 = add i13 %j_cast314_cast1, -3992     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="1333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1118" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:87  %tmp_5_13_cast = zext i13 %tmp_5_13 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="1334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:88  %m_operand2_addr_14 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_13_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_14"/></StgValue>
</operation>

<operation id="1335" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:89  %m_operand2_load_14 = load i32* %m_operand2_addr_14, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_14"/></StgValue>
</operation>

<operation id="1336" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:91  %m_operand1_load_15 = load i32* %m_operand1_addr_15, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_15"/></StgValue>
</operation>

<operation id="1337" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:92  %tmp_5_14 = add i13 %j_cast314_cast1, -3692     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:93  %tmp_5_14_cast = zext i13 %tmp_5_14 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_14_cast"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:94  %m_operand2_addr_15 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_14_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_15"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:95  %m_operand2_load_15 = load i32* %m_operand2_addr_15, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1341" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:16  %tmp_6_2 = mul i32 %m_operand2_load_2, %m_operand1_load_2 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="1342" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:22  %tmp_6_3 = mul i32 %m_operand2_load_3, %m_operand1_load_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="1343" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1344" st_id="22" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1350" st_id="22" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1351" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1352" st_id="22" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1353" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1116" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:85  %m_operand1_load_14 = load i32* %m_operand1_addr_14, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_14"/></StgValue>
</operation>

<operation id="1354" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:89  %m_operand2_load_14 = load i32* %m_operand2_addr_14, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_14"/></StgValue>
</operation>

<operation id="1355" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:91  %m_operand1_load_15 = load i32* %m_operand1_addr_15, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_15"/></StgValue>
</operation>

<operation id="1356" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:95  %m_operand2_load_15 = load i32* %m_operand2_addr_15, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_15"/></StgValue>
</operation>

<operation id="1357" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:97  %m_operand1_load_16 = load i32* %m_operand1_addr_16, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_16"/></StgValue>
</operation>

<operation id="1358" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:98  %tmp_5_15 = add i13 %j_cast314_cast1, -3392     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="1359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:99  %tmp_5_15_cast = zext i13 %tmp_5_15 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_15_cast"/></StgValue>
</operation>

<operation id="1360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:100  %m_operand2_addr_16 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_15_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_16"/></StgValue>
</operation>

<operation id="1361" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:101  %m_operand2_load_16 = load i32* %m_operand2_addr_16, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_16"/></StgValue>
</operation>

<operation id="1362" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:103  %m_operand1_load_17 = load i32* %m_operand1_addr_17, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_17"/></StgValue>
</operation>

<operation id="1363" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:104  %tmp_5_16 = add i13 %j_cast314_cast1, -3092     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="1364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:105  %tmp_5_16_cast = zext i13 %tmp_5_16 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_16_cast"/></StgValue>
</operation>

<operation id="1365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:106  %m_operand2_addr_17 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_16_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_17"/></StgValue>
</operation>

<operation id="1366" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:107  %m_operand2_load_17 = load i32* %m_operand2_addr_17, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_17"/></StgValue>
</operation>

<operation id="1367" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1901  %tmp1 = add i32 %tmp_6_1, %sum                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1368" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:28  %tmp_6_4 = mul i32 %m_operand2_load_4, %m_operand1_load_4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="1369" st_id="23" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_6_5 = mul i32 %m_operand2_load_5, %m_operand1_load_5 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="1370" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1371" st_id="23" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1372" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1373" st_id="23" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1374" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1375" st_id="23" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1376" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:97  %m_operand1_load_16 = load i32* %m_operand1_addr_16, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_16"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:101  %m_operand2_load_16 = load i32* %m_operand2_addr_16, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_16"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:103  %m_operand1_load_17 = load i32* %m_operand1_addr_17, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_17"/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1138" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:107  %m_operand2_load_17 = load i32* %m_operand2_addr_17, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_17"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:109  %m_operand1_load_18 = load i32* %m_operand1_addr_18, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_18"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:110  %tmp_5_17 = add i13 %j_cast314_cast1, -2792     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1142" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:111  %tmp_5_17_cast = zext i13 %tmp_5_17 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_17_cast"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1143" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:112  %m_operand2_addr_18 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_17_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_18"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:113  %m_operand2_load_18 = load i32* %m_operand2_addr_18, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_18"/></StgValue>
</operation>

<operation id="1389" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:115  %m_operand1_load_19 = load i32* %m_operand1_addr_19, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_19"/></StgValue>
</operation>

<operation id="1390" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:116  %tmp_5_18 = add i13 %j_cast314_cast1, -2492     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="1391" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:117  %tmp_5_18_cast = zext i13 %tmp_5_18 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_18_cast"/></StgValue>
</operation>

<operation id="1392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:118  %m_operand2_addr_19 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_18_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_19"/></StgValue>
</operation>

<operation id="1393" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:119  %m_operand2_load_19 = load i32* %m_operand2_addr_19, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_19"/></StgValue>
</operation>

<operation id="1394" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1902  %tmp2 = add i32 %tmp_6_2, %tmp_6_3              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1395" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1903  %tmp3 = add i32 %tmp2, %tmp1                    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1396" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:40  %tmp_6_6 = mul i32 %m_operand2_load_6, %m_operand1_load_6 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="1397" st_id="24" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:46  %tmp_6_7 = mul i32 %m_operand2_load_7, %m_operand1_load_7 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="1398" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1399" st_id="24" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1400" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1401" st_id="24" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1402" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1403" st_id="24" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1404" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1405" st_id="24" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1406" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1407" st_id="24" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1408" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1140" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:109  %m_operand1_load_18 = load i32* %m_operand1_addr_18, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_18"/></StgValue>
</operation>

<operation id="1409" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1144" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:113  %m_operand2_load_18 = load i32* %m_operand2_addr_18, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_18"/></StgValue>
</operation>

<operation id="1410" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:115  %m_operand1_load_19 = load i32* %m_operand1_addr_19, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_19"/></StgValue>
</operation>

<operation id="1411" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1150" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:119  %m_operand2_load_19 = load i32* %m_operand2_addr_19, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_19"/></StgValue>
</operation>

<operation id="1412" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:121  %m_operand1_load_20 = load i32* %m_operand1_addr_20, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_20"/></StgValue>
</operation>

<operation id="1413" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:122  %tmp_5_19 = add i13 %j_cast314_cast1, -2192     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="1414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:123  %tmp_5_19_cast = zext i13 %tmp_5_19 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_19_cast"/></StgValue>
</operation>

<operation id="1415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1155" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:124  %m_operand2_addr_20 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_19_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_20"/></StgValue>
</operation>

<operation id="1416" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:125  %m_operand2_load_20 = load i32* %m_operand2_addr_20, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_20"/></StgValue>
</operation>

<operation id="1417" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:127  %m_operand1_load_21 = load i32* %m_operand1_addr_21, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_21"/></StgValue>
</operation>

<operation id="1418" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:128  %tmp_5_20 = add i12 %j_cast314_cast1_cast, -1892 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="1419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="13" op_0_bw="12">
<![CDATA[
bb1.i:129  %tmp_5_20_cast1 = sext i12 %tmp_5_20 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_20_cast1"/></StgValue>
</operation>

<operation id="1420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:130  %tmp_5_20_cast = zext i13 %tmp_5_20_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_20_cast"/></StgValue>
</operation>

<operation id="1421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1162" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:131  %m_operand2_addr_21 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_20_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_21"/></StgValue>
</operation>

<operation id="1422" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:132  %m_operand2_load_21 = load i32* %m_operand2_addr_21, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_21"/></StgValue>
</operation>

<operation id="1423" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1904  %tmp4 = add i32 %tmp_6_4, %tmp_6_5              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1424" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:52  %tmp_6_8 = mul i32 %m_operand2_load_8, %m_operand1_load_8 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="1425" st_id="25" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_6_9 = mul i32 %m_operand2_load_9, %m_operand1_load_9 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="1426" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1427" st_id="25" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1428" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1429" st_id="25" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1430" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1431" st_id="25" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1432" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1433" st_id="25" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1434" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1435" st_id="25" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1436" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:121  %m_operand1_load_20 = load i32* %m_operand1_addr_20, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_20"/></StgValue>
</operation>

<operation id="1437" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1156" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:125  %m_operand2_load_20 = load i32* %m_operand2_addr_20, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_20"/></StgValue>
</operation>

<operation id="1438" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:127  %m_operand1_load_21 = load i32* %m_operand1_addr_21, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_21"/></StgValue>
</operation>

<operation id="1439" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1163" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:132  %m_operand2_load_21 = load i32* %m_operand2_addr_21, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_21"/></StgValue>
</operation>

<operation id="1440" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:134  %m_operand1_load_22 = load i32* %m_operand1_addr_22, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_22"/></StgValue>
</operation>

<operation id="1441" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:135  %tmp_5_21 = add i12 %j_cast314_cast1_cast, -1592 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="1442" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1167" bw="13" op_0_bw="12">
<![CDATA[
bb1.i:136  %tmp_5_21_cast1 = sext i12 %tmp_5_21 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_21_cast1"/></StgValue>
</operation>

<operation id="1443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:137  %tmp_5_21_cast = zext i13 %tmp_5_21_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_21_cast"/></StgValue>
</operation>

<operation id="1444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1169" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:138  %m_operand2_addr_22 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_21_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_22"/></StgValue>
</operation>

<operation id="1445" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:139  %m_operand2_load_22 = load i32* %m_operand2_addr_22, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_22"/></StgValue>
</operation>

<operation id="1446" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:141  %m_operand1_load_23 = load i32* %m_operand1_addr_23, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_23"/></StgValue>
</operation>

<operation id="1447" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:142  %tmp_5_22 = add i12 %j_cast314_cast1_cast, -1292 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="1448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1174" bw="13" op_0_bw="12">
<![CDATA[
bb1.i:143  %tmp_5_22_cast1 = sext i12 %tmp_5_22 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_22_cast1"/></StgValue>
</operation>

<operation id="1449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:144  %tmp_5_22_cast = zext i13 %tmp_5_22_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_22_cast"/></StgValue>
</operation>

<operation id="1450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:145  %m_operand2_addr_23 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_22_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_23"/></StgValue>
</operation>

<operation id="1451" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:146  %m_operand2_load_23 = load i32* %m_operand2_addr_23, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1452" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:64  %tmp_6_s = mul i32 %m_operand2_load_10, %m_operand1_load_10 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="1453" st_id="26" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:71  %tmp_6_10 = mul i32 %m_operand2_load_11, %m_operand1_load_11 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="1454" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1455" st_id="26" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1456" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1457" st_id="26" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1458" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1459" st_id="26" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1460" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1461" st_id="26" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1462" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1463" st_id="26" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1464" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:134  %m_operand1_load_22 = load i32* %m_operand1_addr_22, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_22"/></StgValue>
</operation>

<operation id="1465" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:139  %m_operand2_load_22 = load i32* %m_operand2_addr_22, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_22"/></StgValue>
</operation>

<operation id="1466" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1172" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:141  %m_operand1_load_23 = load i32* %m_operand1_addr_23, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_23"/></StgValue>
</operation>

<operation id="1467" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1177" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:146  %m_operand2_load_23 = load i32* %m_operand2_addr_23, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_23"/></StgValue>
</operation>

<operation id="1468" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:148  %m_operand1_load_24 = load i32* %m_operand1_addr_24, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_24"/></StgValue>
</operation>

<operation id="1469" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:149  %tmp_5_23 = add i11 %j_cast314_cast1_cast2, -992 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="1470" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="13" op_0_bw="11">
<![CDATA[
bb1.i:150  %tmp_5_23_cast1 = sext i11 %tmp_5_23 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_23_cast1"/></StgValue>
</operation>

<operation id="1471" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:151  %tmp_5_23_cast = zext i13 %tmp_5_23_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_23_cast"/></StgValue>
</operation>

<operation id="1472" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:152  %m_operand2_addr_24 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_23_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_24"/></StgValue>
</operation>

<operation id="1473" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:153  %m_operand2_load_24 = load i32* %m_operand2_addr_24, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_24"/></StgValue>
</operation>

<operation id="1474" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:155  %m_operand1_load_25 = load i32* %m_operand1_addr_25, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_25"/></StgValue>
</operation>

<operation id="1475" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:156  %tmp_5_24 = add i11 %j_cast314_cast1_cast2, -692 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="1476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1188" bw="13" op_0_bw="11">
<![CDATA[
bb1.i:157  %tmp_5_24_cast1 = sext i11 %tmp_5_24 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_24_cast1"/></StgValue>
</operation>

<operation id="1477" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:158  %tmp_5_24_cast = zext i13 %tmp_5_24_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_24_cast"/></StgValue>
</operation>

<operation id="1478" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:159  %m_operand2_addr_25 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_24_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_25"/></StgValue>
</operation>

<operation id="1479" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:160  %m_operand2_load_25 = load i32* %m_operand2_addr_25, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_25"/></StgValue>
</operation>

<operation id="1480" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1905  %tmp5 = add i32 %tmp_6_7, %tmp_6_8              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1481" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1906  %tmp6 = add i32 %tmp5, %tmp_6_6                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1482" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:78  %tmp_6_11 = mul i32 %m_operand2_load_12, %m_operand1_load_12 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="1483" st_id="27" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:84  %tmp_6_12 = mul i32 %m_operand2_load_13, %m_operand1_load_13 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="1484" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1485" st_id="27" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1486" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1487" st_id="27" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1488" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1489" st_id="27" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1490" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1491" st_id="27" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1492" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1493" st_id="27" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1494" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:148  %m_operand1_load_24 = load i32* %m_operand1_addr_24, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_24"/></StgValue>
</operation>

<operation id="1495" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:153  %m_operand2_load_24 = load i32* %m_operand2_addr_24, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_24"/></StgValue>
</operation>

<operation id="1496" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1186" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:155  %m_operand1_load_25 = load i32* %m_operand1_addr_25, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_25"/></StgValue>
</operation>

<operation id="1497" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1191" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:160  %m_operand2_load_25 = load i32* %m_operand2_addr_25, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_25"/></StgValue>
</operation>

<operation id="1498" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:162  %m_operand1_load_26 = load i32* %m_operand1_addr_26, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_26"/></StgValue>
</operation>

<operation id="1499" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:163  %tmp_5_25 = add i10 %j_cast314_cast1_cast1, -392 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="1500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1195" bw="13" op_0_bw="10">
<![CDATA[
bb1.i:164  %tmp_5_25_cast1 = sext i10 %tmp_5_25 to i13     ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_25_cast1"/></StgValue>
</operation>

<operation id="1501" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="13">
<![CDATA[
bb1.i:165  %tmp_5_25_cast = zext i13 %tmp_5_25_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_25_cast"/></StgValue>
</operation>

<operation id="1502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1197" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:166  %m_operand2_addr_26 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_25_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_26"/></StgValue>
</operation>

<operation id="1503" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:167  %m_operand2_load_26 = load i32* %m_operand2_addr_26, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_26"/></StgValue>
</operation>

<operation id="1504" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:169  %m_operand1_load_27 = load i32* %m_operand1_addr_27, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_27"/></StgValue>
</operation>

<operation id="1505" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:170  %tmp_5_26 = add i14 %j_cast314_cast2, 8100      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="1506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1202" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:171  %tmp_5_26_cast = zext i14 %tmp_5_26 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_26_cast"/></StgValue>
</operation>

<operation id="1507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1203" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:172  %m_operand2_addr_27 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_26_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_27"/></StgValue>
</operation>

<operation id="1508" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:173  %m_operand2_load_27 = load i32* %m_operand2_addr_27, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_27"/></StgValue>
</operation>

<operation id="1509" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1907  %tmp7 = add i32 %tmp6, %tmp4                    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1510" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1908  %tmp8 = add i32 %tmp7, %tmp3                    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1511" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1909  %tmp13 = add i32 %tmp_6_9, %tmp_6_s             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1512" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_6_13 = mul i32 %m_operand2_load_14, %m_operand1_load_14 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="1513" st_id="28" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:96  %tmp_6_14 = mul i32 %m_operand2_load_15, %m_operand1_load_15 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="1514" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1515" st_id="28" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1516" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1517" st_id="28" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1518" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1519" st_id="28" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1520" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1521" st_id="28" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1522" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1523" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1524" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:162  %m_operand1_load_26 = load i32* %m_operand1_addr_26, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_26"/></StgValue>
</operation>

<operation id="1525" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:167  %m_operand2_load_26 = load i32* %m_operand2_addr_26, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_26"/></StgValue>
</operation>

<operation id="1526" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:169  %m_operand1_load_27 = load i32* %m_operand1_addr_27, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_27"/></StgValue>
</operation>

<operation id="1527" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1204" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:173  %m_operand2_load_27 = load i32* %m_operand2_addr_27, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_27"/></StgValue>
</operation>

<operation id="1528" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:175  %m_operand1_load_28 = load i32* %m_operand1_addr_28, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_28"/></StgValue>
</operation>

<operation id="1529" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:176  %tmp_5_27 = add i14 %j_cast314_cast2, -7984     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="1530" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:177  %tmp_5_27_cast = zext i14 %tmp_5_27 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_27_cast"/></StgValue>
</operation>

<operation id="1531" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:178  %m_operand2_addr_28 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_27_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_28"/></StgValue>
</operation>

<operation id="1532" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:179  %m_operand2_load_28 = load i32* %m_operand2_addr_28, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_28"/></StgValue>
</operation>

<operation id="1533" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:181  %m_operand1_load_29 = load i32* %m_operand1_addr_29, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_29"/></StgValue>
</operation>

<operation id="1534" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:182  %tmp_5_28 = add i14 %j_cast314_cast2, -7684     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="1535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:183  %tmp_5_28_cast = zext i14 %tmp_5_28 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_28_cast"/></StgValue>
</operation>

<operation id="1536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:184  %m_operand2_addr_29 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_28_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_29"/></StgValue>
</operation>

<operation id="1537" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:185  %m_operand2_load_29 = load i32* %m_operand2_addr_29, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_29"/></StgValue>
</operation>

<operation id="1538" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1910  %tmp14 = add i32 %tmp_6_10, %tmp_6_11           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1539" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1911  %tmp15 = add i32 %tmp14, %tmp13                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1540" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:102  %tmp_6_15 = mul i32 %m_operand2_load_16, %m_operand1_load_16 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="1541" st_id="29" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:108  %tmp_6_16 = mul i32 %m_operand2_load_17, %m_operand1_load_17 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="1542" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1543" st_id="29" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1544" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1545" st_id="29" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1546" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1547" st_id="29" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1548" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1549" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1550" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1551" st_id="29" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1552" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:175  %m_operand1_load_28 = load i32* %m_operand1_addr_28, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_28"/></StgValue>
</operation>

<operation id="1553" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1210" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:179  %m_operand2_load_28 = load i32* %m_operand2_addr_28, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_28"/></StgValue>
</operation>

<operation id="1554" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:181  %m_operand1_load_29 = load i32* %m_operand1_addr_29, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_29"/></StgValue>
</operation>

<operation id="1555" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1216" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:185  %m_operand2_load_29 = load i32* %m_operand2_addr_29, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_29"/></StgValue>
</operation>

<operation id="1556" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:187  %m_operand1_load_30 = load i32* %m_operand1_addr_30, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_30"/></StgValue>
</operation>

<operation id="1557" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:188  %tmp_5_29 = add i14 %j_cast314_cast2, -7384     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="1558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:189  %tmp_5_29_cast = zext i14 %tmp_5_29 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_29_cast"/></StgValue>
</operation>

<operation id="1559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1221" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:190  %m_operand2_addr_30 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_29_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_30"/></StgValue>
</operation>

<operation id="1560" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:191  %m_operand2_load_30 = load i32* %m_operand2_addr_30, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_30"/></StgValue>
</operation>

<operation id="1561" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:193  %m_operand1_load_31 = load i32* %m_operand1_addr_31, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_31"/></StgValue>
</operation>

<operation id="1562" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:194  %tmp_5_30 = add i14 %j_cast314_cast2, -7084     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="1563" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1226" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:195  %tmp_5_30_cast = zext i14 %tmp_5_30 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_30_cast"/></StgValue>
</operation>

<operation id="1564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1227" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:196  %m_operand2_addr_31 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_30_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_31"/></StgValue>
</operation>

<operation id="1565" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:197  %m_operand2_load_31 = load i32* %m_operand2_addr_31, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_31"/></StgValue>
</operation>

<operation id="1566" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1912  %tmp16 = add i32 %tmp_6_12, %tmp_6_13           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1567" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:114  %tmp_6_17 = mul i32 %m_operand2_load_18, %m_operand1_load_18 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="1568" st_id="30" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:120  %tmp_6_18 = mul i32 %m_operand2_load_19, %m_operand1_load_19 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="1569" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1570" st_id="30" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1571" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1572" st_id="30" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1573" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1574" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1575" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1576" st_id="30" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1577" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1578" st_id="30" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1579" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:187  %m_operand1_load_30 = load i32* %m_operand1_addr_30, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_30"/></StgValue>
</operation>

<operation id="1580" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1222" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:191  %m_operand2_load_30 = load i32* %m_operand2_addr_30, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_30"/></StgValue>
</operation>

<operation id="1581" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:193  %m_operand1_load_31 = load i32* %m_operand1_addr_31, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_31"/></StgValue>
</operation>

<operation id="1582" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1228" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:197  %m_operand2_load_31 = load i32* %m_operand2_addr_31, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_31"/></StgValue>
</operation>

<operation id="1583" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:199  %m_operand1_load_32 = load i32* %m_operand1_addr_32, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_32"/></StgValue>
</operation>

<operation id="1584" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:200  %tmp_5_31 = add i14 %j_cast314_cast2, -6784     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>

<operation id="1585" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:201  %tmp_5_31_cast = zext i14 %tmp_5_31 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_31_cast"/></StgValue>
</operation>

<operation id="1586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:202  %m_operand2_addr_32 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_31_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_32"/></StgValue>
</operation>

<operation id="1587" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:203  %m_operand2_load_32 = load i32* %m_operand2_addr_32, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_32"/></StgValue>
</operation>

<operation id="1588" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:205  %m_operand1_load_33 = load i32* %m_operand1_addr_33, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_33"/></StgValue>
</operation>

<operation id="1589" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:206  %tmp_5_32 = add i14 %j_cast314_cast2, -6484     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>

<operation id="1590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1238" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:207  %tmp_5_32_cast = zext i14 %tmp_5_32 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_32_cast"/></StgValue>
</operation>

<operation id="1591" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1239" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:208  %m_operand2_addr_33 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_32_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_33"/></StgValue>
</operation>

<operation id="1592" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:209  %m_operand2_load_33 = load i32* %m_operand2_addr_33, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_33"/></StgValue>
</operation>

<operation id="1593" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1913  %tmp17 = add i32 %tmp_6_15, %tmp_6_16           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1594" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1914  %tmp18 = add i32 %tmp17, %tmp_6_14              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1595" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:126  %tmp_6_19 = mul i32 %m_operand2_load_20, %m_operand1_load_20 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="1596" st_id="31" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:133  %tmp_6_20 = mul i32 %m_operand2_load_21, %m_operand1_load_21 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="1597" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1598" st_id="31" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1599" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1600" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1601" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1602" st_id="31" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1603" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1604" st_id="31" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1605" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1606" st_id="31" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1607" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:199  %m_operand1_load_32 = load i32* %m_operand1_addr_32, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_32"/></StgValue>
</operation>

<operation id="1608" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:203  %m_operand2_load_32 = load i32* %m_operand2_addr_32, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_32"/></StgValue>
</operation>

<operation id="1609" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:205  %m_operand1_load_33 = load i32* %m_operand1_addr_33, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_33"/></StgValue>
</operation>

<operation id="1610" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:209  %m_operand2_load_33 = load i32* %m_operand2_addr_33, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_33"/></StgValue>
</operation>

<operation id="1611" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:211  %m_operand1_load_34 = load i32* %m_operand1_addr_34, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_34"/></StgValue>
</operation>

<operation id="1612" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:212  %tmp_5_33 = add i14 %j_cast314_cast2, -6184     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>

<operation id="1613" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1244" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:213  %tmp_5_33_cast = zext i14 %tmp_5_33 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_33_cast"/></StgValue>
</operation>

<operation id="1614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1245" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:214  %m_operand2_addr_34 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_33_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_34"/></StgValue>
</operation>

<operation id="1615" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:215  %m_operand2_load_34 = load i32* %m_operand2_addr_34, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_34"/></StgValue>
</operation>

<operation id="1616" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:217  %m_operand1_load_35 = load i32* %m_operand1_addr_35, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_35"/></StgValue>
</operation>

<operation id="1617" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:218  %tmp_5_34 = add i14 %j_cast314_cast2, -5884     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>

<operation id="1618" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1250" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:219  %tmp_5_34_cast = zext i14 %tmp_5_34 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_34_cast"/></StgValue>
</operation>

<operation id="1619" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1251" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:220  %m_operand2_addr_35 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_34_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_35"/></StgValue>
</operation>

<operation id="1620" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:221  %m_operand2_load_35 = load i32* %m_operand2_addr_35, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_35"/></StgValue>
</operation>

<operation id="1621" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1915  %tmp19 = add i32 %tmp18, %tmp16                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1622" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1916  %tmp20 = add i32 %tmp19, %tmp15                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1623" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1918  %tmp21 = add i32 %tmp_6_17, %tmp_6_18           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1624" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:140  %tmp_6_21 = mul i32 %m_operand2_load_22, %m_operand1_load_22 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="1625" st_id="32" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:147  %tmp_6_22 = mul i32 %m_operand2_load_23, %m_operand1_load_23 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="1626" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1627" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1628" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1629" st_id="32" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1630" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1631" st_id="32" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1632" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1633" st_id="32" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1634" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1635" st_id="32" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1636" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:211  %m_operand1_load_34 = load i32* %m_operand1_addr_34, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_34"/></StgValue>
</operation>

<operation id="1637" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1246" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:215  %m_operand2_load_34 = load i32* %m_operand2_addr_34, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_34"/></StgValue>
</operation>

<operation id="1638" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:217  %m_operand1_load_35 = load i32* %m_operand1_addr_35, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_35"/></StgValue>
</operation>

<operation id="1639" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1252" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:221  %m_operand2_load_35 = load i32* %m_operand2_addr_35, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_35"/></StgValue>
</operation>

<operation id="1640" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:223  %m_operand1_load_36 = load i32* %m_operand1_addr_36, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_36"/></StgValue>
</operation>

<operation id="1641" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:224  %tmp_5_35 = add i14 %j_cast314_cast2, -5584     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>

<operation id="1642" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:225  %tmp_5_35_cast = zext i14 %tmp_5_35 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_35_cast"/></StgValue>
</operation>

<operation id="1643" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:226  %m_operand2_addr_36 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_35_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_36"/></StgValue>
</operation>

<operation id="1644" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:227  %m_operand2_load_36 = load i32* %m_operand2_addr_36, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_36"/></StgValue>
</operation>

<operation id="1645" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:229  %m_operand1_load_37 = load i32* %m_operand1_addr_37, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_37"/></StgValue>
</operation>

<operation id="1646" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:230  %tmp_5_36 = add i14 %j_cast314_cast2, -5284     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>

<operation id="1647" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:231  %tmp_5_36_cast = zext i14 %tmp_5_36 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_36_cast"/></StgValue>
</operation>

<operation id="1648" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1263" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:232  %m_operand2_addr_37 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_36_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_37"/></StgValue>
</operation>

<operation id="1649" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:233  %m_operand2_load_37 = load i32* %m_operand2_addr_37, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_37"/></StgValue>
</operation>

<operation id="1650" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1917  %tmp12 = add i32 %tmp20, %tmp8                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1651" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1919  %tmp22 = add i32 %tmp_6_19, %tmp_6_20           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1652" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1920  %tmp23 = add i32 %tmp22, %tmp21                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1653" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:154  %tmp_6_23 = mul i32 %m_operand2_load_24, %m_operand1_load_24 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="1654" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:161  %tmp_6_24 = mul i32 %m_operand2_load_25, %m_operand1_load_25 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="1655" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1656" st_id="33" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1657" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1658" st_id="33" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1659" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1660" st_id="33" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1661" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1662" st_id="33" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1663" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1664" st_id="33" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1665" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:223  %m_operand1_load_36 = load i32* %m_operand1_addr_36, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_36"/></StgValue>
</operation>

<operation id="1666" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:227  %m_operand2_load_36 = load i32* %m_operand2_addr_36, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_36"/></StgValue>
</operation>

<operation id="1667" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1260" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:229  %m_operand1_load_37 = load i32* %m_operand1_addr_37, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_37"/></StgValue>
</operation>

<operation id="1668" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:233  %m_operand2_load_37 = load i32* %m_operand2_addr_37, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_37"/></StgValue>
</operation>

<operation id="1669" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:235  %m_operand1_load_38 = load i32* %m_operand1_addr_38, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_38"/></StgValue>
</operation>

<operation id="1670" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:236  %tmp_5_37 = add i14 %j_cast314_cast2, -4984     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>

<operation id="1671" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1268" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:237  %tmp_5_37_cast = zext i14 %tmp_5_37 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_37_cast"/></StgValue>
</operation>

<operation id="1672" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1269" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:238  %m_operand2_addr_38 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_37_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_38"/></StgValue>
</operation>

<operation id="1673" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:239  %m_operand2_load_38 = load i32* %m_operand2_addr_38, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_38"/></StgValue>
</operation>

<operation id="1674" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:241  %m_operand1_load_39 = load i32* %m_operand1_addr_39, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_39"/></StgValue>
</operation>

<operation id="1675" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:242  %tmp_5_38 = add i14 %j_cast314_cast2, -4684     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>

<operation id="1676" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1274" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:243  %tmp_5_38_cast = zext i14 %tmp_5_38 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_38_cast"/></StgValue>
</operation>

<operation id="1677" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1275" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:244  %m_operand2_addr_39 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_38_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_39"/></StgValue>
</operation>

<operation id="1678" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:245  %m_operand2_load_39 = load i32* %m_operand2_addr_39, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_39"/></StgValue>
</operation>

<operation id="1679" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2952" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1921  %tmp24 = add i32 %tmp_6_21, %tmp_6_22           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1680" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:168  %tmp_6_25 = mul i32 %m_operand2_load_26, %m_operand1_load_26 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_25"/></StgValue>
</operation>

<operation id="1681" st_id="34" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:174  %tmp_6_26 = mul i32 %m_operand2_load_27, %m_operand1_load_27 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_26"/></StgValue>
</operation>

<operation id="1682" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1683" st_id="34" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1684" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1685" st_id="34" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1686" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1687" st_id="34" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1688" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1689" st_id="34" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1690" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1691" st_id="34" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1692" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1266" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:235  %m_operand1_load_38 = load i32* %m_operand1_addr_38, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_38"/></StgValue>
</operation>

<operation id="1693" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1270" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:239  %m_operand2_load_38 = load i32* %m_operand2_addr_38, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_38"/></StgValue>
</operation>

<operation id="1694" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:241  %m_operand1_load_39 = load i32* %m_operand1_addr_39, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_39"/></StgValue>
</operation>

<operation id="1695" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1276" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:245  %m_operand2_load_39 = load i32* %m_operand2_addr_39, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_39"/></StgValue>
</operation>

<operation id="1696" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:247  %m_operand1_load_40 = load i32* %m_operand1_addr_40, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_40"/></StgValue>
</operation>

<operation id="1697" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:248  %tmp_5_39 = add i14 %j_cast314_cast2, -4384     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>

<operation id="1698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:249  %tmp_5_39_cast = zext i14 %tmp_5_39 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_39_cast"/></StgValue>
</operation>

<operation id="1699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:250  %m_operand2_addr_40 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_39_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_40"/></StgValue>
</operation>

<operation id="1700" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:251  %m_operand2_load_40 = load i32* %m_operand2_addr_40, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_40"/></StgValue>
</operation>

<operation id="1701" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:253  %m_operand1_load_41 = load i32* %m_operand1_addr_41, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_41"/></StgValue>
</operation>

<operation id="1702" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:254  %tmp_5_40 = add i13 %j_cast314_cast2_cast, -4084 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>

<operation id="1703" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1286" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:255  %tmp_5_40_cast1 = sext i13 %tmp_5_40 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_40_cast1"/></StgValue>
</operation>

<operation id="1704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1287" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:256  %tmp_5_40_cast = zext i14 %tmp_5_40_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_40_cast"/></StgValue>
</operation>

<operation id="1705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1288" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:257  %m_operand2_addr_41 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_40_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_41"/></StgValue>
</operation>

<operation id="1706" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:258  %m_operand2_load_41 = load i32* %m_operand2_addr_41, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_41"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1707" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:180  %tmp_6_27 = mul i32 %m_operand2_load_28, %m_operand1_load_28 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_27"/></StgValue>
</operation>

<operation id="1708" st_id="35" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:186  %tmp_6_28 = mul i32 %m_operand2_load_29, %m_operand1_load_29 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="1709" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1710" st_id="35" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1711" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1712" st_id="35" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1713" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1714" st_id="35" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1715" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1716" st_id="35" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1717" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1718" st_id="35" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1719" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:247  %m_operand1_load_40 = load i32* %m_operand1_addr_40, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_40"/></StgValue>
</operation>

<operation id="1720" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1282" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:251  %m_operand2_load_40 = load i32* %m_operand2_addr_40, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_40"/></StgValue>
</operation>

<operation id="1721" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:253  %m_operand1_load_41 = load i32* %m_operand1_addr_41, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_41"/></StgValue>
</operation>

<operation id="1722" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:258  %m_operand2_load_41 = load i32* %m_operand2_addr_41, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_41"/></StgValue>
</operation>

<operation id="1723" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:260  %m_operand1_load_42 = load i32* %m_operand1_addr_42, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_42"/></StgValue>
</operation>

<operation id="1724" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:261  %tmp_5_41 = add i13 %j_cast314_cast2_cast, -3784 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>

<operation id="1725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1293" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:262  %tmp_5_41_cast1 = sext i13 %tmp_5_41 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_41_cast1"/></StgValue>
</operation>

<operation id="1726" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1294" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:263  %tmp_5_41_cast = zext i14 %tmp_5_41_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_41_cast"/></StgValue>
</operation>

<operation id="1727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1295" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:264  %m_operand2_addr_42 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_41_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_42"/></StgValue>
</operation>

<operation id="1728" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:265  %m_operand2_load_42 = load i32* %m_operand2_addr_42, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_42"/></StgValue>
</operation>

<operation id="1729" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:267  %m_operand1_load_43 = load i32* %m_operand1_addr_43, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_43"/></StgValue>
</operation>

<operation id="1730" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1299" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:268  %tmp_5_42 = add i13 %j_cast314_cast2_cast, -3484 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>

<operation id="1731" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:269  %tmp_5_42_cast1 = sext i13 %tmp_5_42 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_42_cast1"/></StgValue>
</operation>

<operation id="1732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:270  %tmp_5_42_cast = zext i14 %tmp_5_42_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_42_cast"/></StgValue>
</operation>

<operation id="1733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:271  %m_operand2_addr_43 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_42_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_43"/></StgValue>
</operation>

<operation id="1734" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:272  %m_operand2_load_43 = load i32* %m_operand2_addr_43, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_43"/></StgValue>
</operation>

<operation id="1735" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1922  %tmp25 = add i32 %tmp_6_24, %tmp_6_25           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1736" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1923  %tmp26 = add i32 %tmp25, %tmp_6_23              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1737" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:192  %tmp_6_29 = mul i32 %m_operand2_load_30, %m_operand1_load_30 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_29"/></StgValue>
</operation>

<operation id="1738" st_id="36" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:198  %tmp_6_30 = mul i32 %m_operand2_load_31, %m_operand1_load_31 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_30"/></StgValue>
</operation>

<operation id="1739" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1740" st_id="36" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1741" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1742" st_id="36" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1743" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1744" st_id="36" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1745" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1746" st_id="36" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1747" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1748" st_id="36" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1749" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:260  %m_operand1_load_42 = load i32* %m_operand1_addr_42, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_42"/></StgValue>
</operation>

<operation id="1750" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:265  %m_operand2_load_42 = load i32* %m_operand2_addr_42, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_42"/></StgValue>
</operation>

<operation id="1751" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1298" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:267  %m_operand1_load_43 = load i32* %m_operand1_addr_43, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_43"/></StgValue>
</operation>

<operation id="1752" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:272  %m_operand2_load_43 = load i32* %m_operand2_addr_43, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_43"/></StgValue>
</operation>

<operation id="1753" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:274  %m_operand1_load_44 = load i32* %m_operand1_addr_44, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_44"/></StgValue>
</operation>

<operation id="1754" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1306" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:275  %tmp_5_43 = add i13 %j_cast314_cast2_cast, -3184 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>

<operation id="1755" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1307" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:276  %tmp_5_43_cast1 = sext i13 %tmp_5_43 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_43_cast1"/></StgValue>
</operation>

<operation id="1756" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:277  %tmp_5_43_cast = zext i14 %tmp_5_43_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_43_cast"/></StgValue>
</operation>

<operation id="1757" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:278  %m_operand2_addr_44 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_43_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_44"/></StgValue>
</operation>

<operation id="1758" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:279  %m_operand2_load_44 = load i32* %m_operand2_addr_44, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_44"/></StgValue>
</operation>

<operation id="1759" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:281  %m_operand1_load_45 = load i32* %m_operand1_addr_45, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_45"/></StgValue>
</operation>

<operation id="1760" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:282  %tmp_5_44 = add i13 %j_cast314_cast2_cast, -2884 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>

<operation id="1761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1314" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:283  %tmp_5_44_cast1 = sext i13 %tmp_5_44 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_44_cast1"/></StgValue>
</operation>

<operation id="1762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:284  %tmp_5_44_cast = zext i14 %tmp_5_44_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_44_cast"/></StgValue>
</operation>

<operation id="1763" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1316" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:285  %m_operand2_addr_45 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_44_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_45"/></StgValue>
</operation>

<operation id="1764" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:286  %m_operand2_load_45 = load i32* %m_operand2_addr_45, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_45"/></StgValue>
</operation>

<operation id="1765" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1924  %tmp27 = add i32 %tmp26, %tmp24                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1766" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1925  %tmp28 = add i32 %tmp27, %tmp23                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1767" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1926  %tmp30 = add i32 %tmp_6_26, %tmp_6_27           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1768" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:204  %tmp_6_31 = mul i32 %m_operand2_load_32, %m_operand1_load_32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_31"/></StgValue>
</operation>

<operation id="1769" st_id="37" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:210  %tmp_6_32 = mul i32 %m_operand2_load_33, %m_operand1_load_33 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_32"/></StgValue>
</operation>

<operation id="1770" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1771" st_id="37" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1772" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1773" st_id="37" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1774" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1775" st_id="37" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1776" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1777" st_id="37" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1778" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1779" st_id="37" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1780" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:274  %m_operand1_load_44 = load i32* %m_operand1_addr_44, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_44"/></StgValue>
</operation>

<operation id="1781" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1310" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:279  %m_operand2_load_44 = load i32* %m_operand2_addr_44, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_44"/></StgValue>
</operation>

<operation id="1782" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1312" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:281  %m_operand1_load_45 = load i32* %m_operand1_addr_45, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_45"/></StgValue>
</operation>

<operation id="1783" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:286  %m_operand2_load_45 = load i32* %m_operand2_addr_45, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_45"/></StgValue>
</operation>

<operation id="1784" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:288  %m_operand1_load_46 = load i32* %m_operand1_addr_46, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_46"/></StgValue>
</operation>

<operation id="1785" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:289  %tmp_5_45 = add i13 %j_cast314_cast2_cast, -2584 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>

<operation id="1786" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1321" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:290  %tmp_5_45_cast1 = sext i13 %tmp_5_45 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_45_cast1"/></StgValue>
</operation>

<operation id="1787" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:291  %tmp_5_45_cast = zext i14 %tmp_5_45_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_45_cast"/></StgValue>
</operation>

<operation id="1788" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1323" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:292  %m_operand2_addr_46 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_45_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_46"/></StgValue>
</operation>

<operation id="1789" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:293  %m_operand2_load_46 = load i32* %m_operand2_addr_46, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_46"/></StgValue>
</operation>

<operation id="1790" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:295  %m_operand1_load_47 = load i32* %m_operand1_addr_47, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_47"/></StgValue>
</operation>

<operation id="1791" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:296  %tmp_5_46 = add i13 %j_cast314_cast2_cast, -2284 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>

<operation id="1792" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="14" op_0_bw="13">
<![CDATA[
bb1.i:297  %tmp_5_46_cast1 = sext i13 %tmp_5_46 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_46_cast1"/></StgValue>
</operation>

<operation id="1793" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:298  %tmp_5_46_cast = zext i14 %tmp_5_46_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_46_cast"/></StgValue>
</operation>

<operation id="1794" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1330" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:299  %m_operand2_addr_47 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_46_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_47"/></StgValue>
</operation>

<operation id="1795" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:300  %m_operand2_load_47 = load i32* %m_operand2_addr_47, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_47"/></StgValue>
</operation>

<operation id="1796" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2958" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1927  %tmp31 = add i32 %tmp_6_29, %tmp_6_30           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1797" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1928  %tmp32 = add i32 %tmp31, %tmp_6_28              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1798" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:216  %tmp_6_33 = mul i32 %m_operand2_load_34, %m_operand1_load_34 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_33"/></StgValue>
</operation>

<operation id="1799" st_id="38" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:222  %tmp_6_34 = mul i32 %m_operand2_load_35, %m_operand1_load_35 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_34"/></StgValue>
</operation>

<operation id="1800" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1801" st_id="38" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1802" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1803" st_id="38" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1804" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1805" st_id="38" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1806" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1807" st_id="38" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1808" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1809" st_id="38" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1810" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:288  %m_operand1_load_46 = load i32* %m_operand1_addr_46, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_46"/></StgValue>
</operation>

<operation id="1811" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:293  %m_operand2_load_46 = load i32* %m_operand2_addr_46, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_46"/></StgValue>
</operation>

<operation id="1812" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:295  %m_operand1_load_47 = load i32* %m_operand1_addr_47, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_47"/></StgValue>
</operation>

<operation id="1813" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1331" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:300  %m_operand2_load_47 = load i32* %m_operand2_addr_47, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_47"/></StgValue>
</operation>

<operation id="1814" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:302  %m_operand1_load_48 = load i32* %m_operand1_addr_48, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_48"/></StgValue>
</operation>

<operation id="1815" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:303  %tmp_5_47 = add i12 %j_cast314_cast2_cast2, -1984 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>

<operation id="1816" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1335" bw="14" op_0_bw="12">
<![CDATA[
bb1.i:304  %tmp_5_47_cast1 = sext i12 %tmp_5_47 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_47_cast1"/></StgValue>
</operation>

<operation id="1817" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1336" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:305  %tmp_5_47_cast = zext i14 %tmp_5_47_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_47_cast"/></StgValue>
</operation>

<operation id="1818" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1337" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:306  %m_operand2_addr_48 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_47_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_48"/></StgValue>
</operation>

<operation id="1819" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:307  %m_operand2_load_48 = load i32* %m_operand2_addr_48, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_48"/></StgValue>
</operation>

<operation id="1820" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:309  %m_operand1_load_49 = load i32* %m_operand1_addr_49, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_49"/></StgValue>
</operation>

<operation id="1821" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:310  %tmp_5_48 = add i12 %j_cast314_cast2_cast2, -1684 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>

<operation id="1822" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1342" bw="14" op_0_bw="12">
<![CDATA[
bb1.i:311  %tmp_5_48_cast1 = sext i12 %tmp_5_48 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_48_cast1"/></StgValue>
</operation>

<operation id="1823" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:312  %tmp_5_48_cast = zext i14 %tmp_5_48_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_48_cast"/></StgValue>
</operation>

<operation id="1824" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:313  %m_operand2_addr_49 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_48_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_49"/></StgValue>
</operation>

<operation id="1825" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:314  %m_operand2_load_49 = load i32* %m_operand2_addr_49, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_49"/></StgValue>
</operation>

<operation id="1826" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2960" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1929  %tmp33 = add i32 %tmp32, %tmp30                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1827" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2961" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1930  %tmp34 = add i32 %tmp_6_31, %tmp_6_32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1828" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:228  %tmp_6_35 = mul i32 %m_operand2_load_36, %m_operand1_load_36 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_35"/></StgValue>
</operation>

<operation id="1829" st_id="39" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:234  %tmp_6_36 = mul i32 %m_operand2_load_37, %m_operand1_load_37 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_36"/></StgValue>
</operation>

<operation id="1830" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1831" st_id="39" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1832" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1833" st_id="39" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1834" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1835" st_id="39" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1836" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1837" st_id="39" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1838" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1839" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1840" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:302  %m_operand1_load_48 = load i32* %m_operand1_addr_48, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_48"/></StgValue>
</operation>

<operation id="1841" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1338" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:307  %m_operand2_load_48 = load i32* %m_operand2_addr_48, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_48"/></StgValue>
</operation>

<operation id="1842" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1340" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:309  %m_operand1_load_49 = load i32* %m_operand1_addr_49, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_49"/></StgValue>
</operation>

<operation id="1843" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1345" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:314  %m_operand2_load_49 = load i32* %m_operand2_addr_49, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_49"/></StgValue>
</operation>

<operation id="1844" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:316  %m_operand1_load_50 = load i32* %m_operand1_addr_50, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_50"/></StgValue>
</operation>

<operation id="1845" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:317  %tmp_5_49 = add i12 %j_cast314_cast2_cast2, -1384 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_49"/></StgValue>
</operation>

<operation id="1846" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="14" op_0_bw="12">
<![CDATA[
bb1.i:318  %tmp_5_49_cast1 = sext i12 %tmp_5_49 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_49_cast1"/></StgValue>
</operation>

<operation id="1847" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:319  %tmp_5_49_cast = zext i14 %tmp_5_49_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_49_cast"/></StgValue>
</operation>

<operation id="1848" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:320  %m_operand2_addr_50 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_49_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_50"/></StgValue>
</operation>

<operation id="1849" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:321  %m_operand2_load_50 = load i32* %m_operand2_addr_50, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_50"/></StgValue>
</operation>

<operation id="1850" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:323  %m_operand1_load_51 = load i32* %m_operand1_addr_51, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_51"/></StgValue>
</operation>

<operation id="1851" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:324  %tmp_5_50 = add i12 %j_cast314_cast2_cast2, -1084 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_50"/></StgValue>
</operation>

<operation id="1852" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1356" bw="14" op_0_bw="12">
<![CDATA[
bb1.i:325  %tmp_5_50_cast1 = sext i12 %tmp_5_50 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_50_cast1"/></StgValue>
</operation>

<operation id="1853" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:326  %tmp_5_50_cast = zext i14 %tmp_5_50_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_50_cast"/></StgValue>
</operation>

<operation id="1854" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1358" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:327  %m_operand2_addr_51 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_50_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_51"/></StgValue>
</operation>

<operation id="1855" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:328  %m_operand2_load_51 = load i32* %m_operand2_addr_51, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_51"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1856" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:240  %tmp_6_37 = mul i32 %m_operand2_load_38, %m_operand1_load_38 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_37"/></StgValue>
</operation>

<operation id="1857" st_id="40" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:246  %tmp_6_38 = mul i32 %m_operand2_load_39, %m_operand1_load_39 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_38"/></StgValue>
</operation>

<operation id="1858" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1859" st_id="40" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1860" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1861" st_id="40" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1862" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1863" st_id="40" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1864" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1865" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1866" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1867" st_id="40" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1868" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:316  %m_operand1_load_50 = load i32* %m_operand1_addr_50, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_50"/></StgValue>
</operation>

<operation id="1869" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:321  %m_operand2_load_50 = load i32* %m_operand2_addr_50, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_50"/></StgValue>
</operation>

<operation id="1870" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1354" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:323  %m_operand1_load_51 = load i32* %m_operand1_addr_51, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_51"/></StgValue>
</operation>

<operation id="1871" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1359" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:328  %m_operand2_load_51 = load i32* %m_operand2_addr_51, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_51"/></StgValue>
</operation>

<operation id="1872" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:330  %m_operand1_load_52 = load i32* %m_operand1_addr_52, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_52"/></StgValue>
</operation>

<operation id="1873" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:331  %tmp_5_51 = add i11 %j_cast314_cast2_cast1, -784 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_51"/></StgValue>
</operation>

<operation id="1874" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1363" bw="14" op_0_bw="11">
<![CDATA[
bb1.i:332  %tmp_5_51_cast1 = sext i11 %tmp_5_51 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_51_cast1"/></StgValue>
</operation>

<operation id="1875" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1364" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:333  %tmp_5_51_cast = zext i14 %tmp_5_51_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_51_cast"/></StgValue>
</operation>

<operation id="1876" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1365" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:334  %m_operand2_addr_52 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_51_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_52"/></StgValue>
</operation>

<operation id="1877" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:335  %m_operand2_load_52 = load i32* %m_operand2_addr_52, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_52"/></StgValue>
</operation>

<operation id="1878" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:337  %m_operand1_load_53 = load i32* %m_operand1_addr_53, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_53"/></StgValue>
</operation>

<operation id="1879" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:338  %tmp_5_52 = add i10 %j_cast314_cast1_cast1, -484 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_52"/></StgValue>
</operation>

<operation id="1880" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1370" bw="14" op_0_bw="10">
<![CDATA[
bb1.i:339  %tmp_5_52_cast1 = sext i10 %tmp_5_52 to i14     ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_52_cast1"/></StgValue>
</operation>

<operation id="1881" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1371" bw="32" op_0_bw="14">
<![CDATA[
bb1.i:340  %tmp_5_52_cast = zext i14 %tmp_5_52_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_52_cast"/></StgValue>
</operation>

<operation id="1882" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1372" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:341  %m_operand2_addr_53 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_52_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_53"/></StgValue>
</operation>

<operation id="1883" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:342  %m_operand2_load_53 = load i32* %m_operand2_addr_53, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_53"/></StgValue>
</operation>

<operation id="1884" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2962" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1931  %tmp35 = add i32 %tmp_6_34, %tmp_6_35           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1885" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1932  %tmp36 = add i32 %tmp35, %tmp_6_33              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1886" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:252  %tmp_6_39 = mul i32 %m_operand2_load_40, %m_operand1_load_40 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_39"/></StgValue>
</operation>

<operation id="1887" st_id="41" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:259  %tmp_6_40 = mul i32 %m_operand2_load_41, %m_operand1_load_41 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_40"/></StgValue>
</operation>

<operation id="1888" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1889" st_id="41" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1890" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1891" st_id="41" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1892" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1893" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1894" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1895" st_id="41" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1896" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="1897" st_id="41" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="1898" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:330  %m_operand1_load_52 = load i32* %m_operand1_addr_52, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_52"/></StgValue>
</operation>

<operation id="1899" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:335  %m_operand2_load_52 = load i32* %m_operand2_addr_52, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_52"/></StgValue>
</operation>

<operation id="1900" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:337  %m_operand1_load_53 = load i32* %m_operand1_addr_53, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_53"/></StgValue>
</operation>

<operation id="1901" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:342  %m_operand2_load_53 = load i32* %m_operand2_addr_53, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_53"/></StgValue>
</operation>

<operation id="1902" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:344  %m_operand1_load_54 = load i32* %m_operand1_addr_54, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_54"/></StgValue>
</operation>

<operation id="1903" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:345  %tmp_5_53 = add i15 %j_cast314_cast, 16200      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_53"/></StgValue>
</operation>

<operation id="1904" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:346  %tmp_5_53_cast = zext i15 %tmp_5_53 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_53_cast"/></StgValue>
</operation>

<operation id="1905" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1378" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:347  %m_operand2_addr_54 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_53_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_54"/></StgValue>
</operation>

<operation id="1906" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:348  %m_operand2_load_54 = load i32* %m_operand2_addr_54, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_54"/></StgValue>
</operation>

<operation id="1907" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:350  %m_operand1_load_55 = load i32* %m_operand1_addr_55, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_55"/></StgValue>
</operation>

<operation id="1908" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1382" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:351  %tmp_5_54 = add i15 %j_cast314_cast, -16268     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_54"/></StgValue>
</operation>

<operation id="1909" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1383" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:352  %tmp_5_54_cast = zext i15 %tmp_5_54 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_54_cast"/></StgValue>
</operation>

<operation id="1910" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1384" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:353  %m_operand2_addr_55 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_54_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_55"/></StgValue>
</operation>

<operation id="1911" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:354  %m_operand2_load_55 = load i32* %m_operand2_addr_55, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_55"/></StgValue>
</operation>

<operation id="1912" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2964" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1933  %tmp37 = add i32 %tmp36, %tmp34                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1913" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1934  %tmp38 = add i32 %tmp37, %tmp33                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1914" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1937  %tmp39 = add i32 %tmp_6_36, %tmp_6_37           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1915" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:266  %tmp_6_41 = mul i32 %m_operand2_load_42, %m_operand1_load_42 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_41"/></StgValue>
</operation>

<operation id="1916" st_id="42" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:273  %tmp_6_42 = mul i32 %m_operand2_load_43, %m_operand1_load_43 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_42"/></StgValue>
</operation>

<operation id="1917" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1918" st_id="42" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1919" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1920" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1921" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1922" st_id="42" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1923" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="1924" st_id="42" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="1925" st_id="42" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="1926" st_id="42" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="1927" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:344  %m_operand1_load_54 = load i32* %m_operand1_addr_54, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_54"/></StgValue>
</operation>

<operation id="1928" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:348  %m_operand2_load_54 = load i32* %m_operand2_addr_54, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_54"/></StgValue>
</operation>

<operation id="1929" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:350  %m_operand1_load_55 = load i32* %m_operand1_addr_55, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_55"/></StgValue>
</operation>

<operation id="1930" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:354  %m_operand2_load_55 = load i32* %m_operand2_addr_55, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_55"/></StgValue>
</operation>

<operation id="1931" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:356  %m_operand1_load_56 = load i32* %m_operand1_addr_56, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_56"/></StgValue>
</operation>

<operation id="1932" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:357  %tmp_5_55 = add i15 %j_cast314_cast, -15968     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_55"/></StgValue>
</operation>

<operation id="1933" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:358  %tmp_5_55_cast = zext i15 %tmp_5_55 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_55_cast"/></StgValue>
</operation>

<operation id="1934" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:359  %m_operand2_addr_56 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_55_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_56"/></StgValue>
</operation>

<operation id="1935" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:360  %m_operand2_load_56 = load i32* %m_operand2_addr_56, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_56"/></StgValue>
</operation>

<operation id="1936" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:362  %m_operand1_load_57 = load i32* %m_operand1_addr_57, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_57"/></StgValue>
</operation>

<operation id="1937" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1394" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:363  %tmp_5_56 = add i15 %j_cast314_cast, -15668     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_56"/></StgValue>
</operation>

<operation id="1938" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1395" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:364  %tmp_5_56_cast = zext i15 %tmp_5_56 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_56_cast"/></StgValue>
</operation>

<operation id="1939" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1396" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:365  %m_operand2_addr_57 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_56_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_57"/></StgValue>
</operation>

<operation id="1940" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:366  %m_operand2_load_57 = load i32* %m_operand2_addr_57, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_57"/></StgValue>
</operation>

<operation id="1941" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1935  %tmp29 = add i32 %tmp38, %tmp28                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1942" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2967" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1936  %tmp11 = add i32 %tmp29, %tmp12                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1943" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1938  %tmp40 = add i32 %tmp_6_38, %tmp_6_39           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1944" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1939  %tmp41 = add i32 %tmp40, %tmp39                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1945" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:280  %tmp_6_43 = mul i32 %m_operand2_load_44, %m_operand1_load_44 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_43"/></StgValue>
</operation>

<operation id="1946" st_id="43" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:287  %tmp_6_44 = mul i32 %m_operand2_load_45, %m_operand1_load_45 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_44"/></StgValue>
</operation>

<operation id="1947" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1948" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1949" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1950" st_id="43" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1951" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="1952" st_id="43" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="1953" st_id="43" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="1954" st_id="43" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="1955" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="1956" st_id="43" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="1957" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:356  %m_operand1_load_56 = load i32* %m_operand1_addr_56, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_56"/></StgValue>
</operation>

<operation id="1958" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:360  %m_operand2_load_56 = load i32* %m_operand2_addr_56, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_56"/></StgValue>
</operation>

<operation id="1959" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1393" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:362  %m_operand1_load_57 = load i32* %m_operand1_addr_57, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_57"/></StgValue>
</operation>

<operation id="1960" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:366  %m_operand2_load_57 = load i32* %m_operand2_addr_57, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_57"/></StgValue>
</operation>

<operation id="1961" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:368  %m_operand1_load_58 = load i32* %m_operand1_addr_58, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_58"/></StgValue>
</operation>

<operation id="1962" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:369  %tmp_5_57 = add i15 %j_cast314_cast, -15368     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_57"/></StgValue>
</operation>

<operation id="1963" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:370  %tmp_5_57_cast = zext i15 %tmp_5_57 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_57_cast"/></StgValue>
</operation>

<operation id="1964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1402" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:371  %m_operand2_addr_58 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_57_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_58"/></StgValue>
</operation>

<operation id="1965" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:372  %m_operand2_load_58 = load i32* %m_operand2_addr_58, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_58"/></StgValue>
</operation>

<operation id="1966" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:374  %m_operand1_load_59 = load i32* %m_operand1_addr_59, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_59"/></StgValue>
</operation>

<operation id="1967" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1406" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:375  %tmp_5_58 = add i15 %j_cast314_cast, -15068     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_58"/></StgValue>
</operation>

<operation id="1968" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1407" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:376  %tmp_5_58_cast = zext i15 %tmp_5_58 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_58_cast"/></StgValue>
</operation>

<operation id="1969" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1408" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:377  %m_operand2_addr_59 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_58_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_59"/></StgValue>
</operation>

<operation id="1970" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:378  %m_operand2_load_59 = load i32* %m_operand2_addr_59, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_59"/></StgValue>
</operation>

<operation id="1971" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1940  %tmp42 = add i32 %tmp_6_40, %tmp_6_41           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1972" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:294  %tmp_6_45 = mul i32 %m_operand2_load_46, %m_operand1_load_46 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_45"/></StgValue>
</operation>

<operation id="1973" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:301  %tmp_6_46 = mul i32 %m_operand2_load_47, %m_operand1_load_47 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_46"/></StgValue>
</operation>

<operation id="1974" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="1975" st_id="44" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="1976" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="1977" st_id="44" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="1978" st_id="44" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="1979" st_id="44" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="1980" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="1981" st_id="44" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="1982" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="1983" st_id="44" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="1984" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:368  %m_operand1_load_58 = load i32* %m_operand1_addr_58, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_58"/></StgValue>
</operation>

<operation id="1985" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1403" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:372  %m_operand2_load_58 = load i32* %m_operand2_addr_58, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_58"/></StgValue>
</operation>

<operation id="1986" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:374  %m_operand1_load_59 = load i32* %m_operand1_addr_59, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_59"/></StgValue>
</operation>

<operation id="1987" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:378  %m_operand2_load_59 = load i32* %m_operand2_addr_59, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_59"/></StgValue>
</operation>

<operation id="1988" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:380  %m_operand1_load_60 = load i32* %m_operand1_addr_60, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_60"/></StgValue>
</operation>

<operation id="1989" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:381  %tmp_5_59 = add i15 %j_cast314_cast, -14768     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_59"/></StgValue>
</operation>

<operation id="1990" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:382  %tmp_5_59_cast = zext i15 %tmp_5_59 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_59_cast"/></StgValue>
</operation>

<operation id="1991" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1414" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:383  %m_operand2_addr_60 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_59_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_60"/></StgValue>
</operation>

<operation id="1992" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:384  %m_operand2_load_60 = load i32* %m_operand2_addr_60, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_60"/></StgValue>
</operation>

<operation id="1993" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:386  %m_operand1_load_61 = load i32* %m_operand1_addr_61, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_61"/></StgValue>
</operation>

<operation id="1994" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1418" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:387  %tmp_5_60 = add i15 %j_cast314_cast, -14468     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_60"/></StgValue>
</operation>

<operation id="1995" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1419" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:388  %tmp_5_60_cast = zext i15 %tmp_5_60 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_60_cast"/></StgValue>
</operation>

<operation id="1996" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1420" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:389  %m_operand2_addr_61 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_60_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_61"/></StgValue>
</operation>

<operation id="1997" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:390  %m_operand2_load_61 = load i32* %m_operand2_addr_61, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_61"/></StgValue>
</operation>

<operation id="1998" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1941  %tmp43 = add i32 %tmp_6_43, %tmp_6_44           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1999" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2973" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1942  %tmp44 = add i32 %tmp43, %tmp_6_42              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2000" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:308  %tmp_6_47 = mul i32 %m_operand2_load_48, %m_operand1_load_48 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_47"/></StgValue>
</operation>

<operation id="2001" st_id="45" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:315  %tmp_6_48 = mul i32 %m_operand2_load_49, %m_operand1_load_49 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_48"/></StgValue>
</operation>

<operation id="2002" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="2003" st_id="45" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="2004" st_id="45" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="2005" st_id="45" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="2006" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="2007" st_id="45" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="2008" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="2009" st_id="45" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="2010" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2011" st_id="45" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2012" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:380  %m_operand1_load_60 = load i32* %m_operand1_addr_60, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_60"/></StgValue>
</operation>

<operation id="2013" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:384  %m_operand2_load_60 = load i32* %m_operand2_addr_60, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_60"/></StgValue>
</operation>

<operation id="2014" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1417" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:386  %m_operand1_load_61 = load i32* %m_operand1_addr_61, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_61"/></StgValue>
</operation>

<operation id="2015" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:390  %m_operand2_load_61 = load i32* %m_operand2_addr_61, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_61"/></StgValue>
</operation>

<operation id="2016" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:392  %m_operand1_load_62 = load i32* %m_operand1_addr_62, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_62"/></StgValue>
</operation>

<operation id="2017" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:393  %tmp_5_61 = add i15 %j_cast314_cast, -14168     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_61"/></StgValue>
</operation>

<operation id="2018" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:394  %tmp_5_61_cast = zext i15 %tmp_5_61 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_61_cast"/></StgValue>
</operation>

<operation id="2019" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1426" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:395  %m_operand2_addr_62 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_61_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_62"/></StgValue>
</operation>

<operation id="2020" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:396  %m_operand2_load_62 = load i32* %m_operand2_addr_62, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_62"/></StgValue>
</operation>

<operation id="2021" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:398  %m_operand1_load_63 = load i32* %m_operand1_addr_63, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_63"/></StgValue>
</operation>

<operation id="2022" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1430" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:399  %tmp_5_62 = add i15 %j_cast314_cast, -13868     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_62"/></StgValue>
</operation>

<operation id="2023" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1431" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:400  %tmp_5_62_cast = zext i15 %tmp_5_62 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_62_cast"/></StgValue>
</operation>

<operation id="2024" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:401  %m_operand2_addr_63 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_62_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_63"/></StgValue>
</operation>

<operation id="2025" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:402  %m_operand2_load_63 = load i32* %m_operand2_addr_63, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_63"/></StgValue>
</operation>

<operation id="2026" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1943  %tmp45 = add i32 %tmp44, %tmp42                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="2027" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1944  %tmp46 = add i32 %tmp45, %tmp41                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="2028" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1945  %tmp49 = add i32 %tmp_6_45, %tmp_6_46           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2029" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:322  %tmp_6_49 = mul i32 %m_operand2_load_50, %m_operand1_load_50 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_49"/></StgValue>
</operation>

<operation id="2030" st_id="46" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:329  %tmp_6_50 = mul i32 %m_operand2_load_51, %m_operand1_load_51 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_50"/></StgValue>
</operation>

<operation id="2031" st_id="46" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="2032" st_id="46" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="2033" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="2034" st_id="46" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="2035" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="2036" st_id="46" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="2037" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2038" st_id="46" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2039" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2040" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2041" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:392  %m_operand1_load_62 = load i32* %m_operand1_addr_62, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_62"/></StgValue>
</operation>

<operation id="2042" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1427" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:396  %m_operand2_load_62 = load i32* %m_operand2_addr_62, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_62"/></StgValue>
</operation>

<operation id="2043" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1429" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:398  %m_operand1_load_63 = load i32* %m_operand1_addr_63, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_63"/></StgValue>
</operation>

<operation id="2044" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:402  %m_operand2_load_63 = load i32* %m_operand2_addr_63, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_63"/></StgValue>
</operation>

<operation id="2045" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:404  %m_operand1_load_64 = load i32* %m_operand1_addr_64, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_64"/></StgValue>
</operation>

<operation id="2046" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:405  %tmp_5_63 = add i15 %j_cast314_cast, -13568     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_63"/></StgValue>
</operation>

<operation id="2047" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:406  %tmp_5_63_cast = zext i15 %tmp_5_63 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_63_cast"/></StgValue>
</operation>

<operation id="2048" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1438" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:407  %m_operand2_addr_64 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_63_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_64"/></StgValue>
</operation>

<operation id="2049" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:408  %m_operand2_load_64 = load i32* %m_operand2_addr_64, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_64"/></StgValue>
</operation>

<operation id="2050" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:410  %m_operand1_load_65 = load i32* %m_operand1_addr_65, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_65"/></StgValue>
</operation>

<operation id="2051" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1442" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:411  %tmp_5_64 = add i15 %j_cast314_cast, -13268     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_64"/></StgValue>
</operation>

<operation id="2052" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1443" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:412  %tmp_5_64_cast = zext i15 %tmp_5_64 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_64_cast"/></StgValue>
</operation>

<operation id="2053" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1444" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:413  %m_operand2_addr_65 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_64_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_65"/></StgValue>
</operation>

<operation id="2054" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:414  %m_operand2_load_65 = load i32* %m_operand2_addr_65, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_65"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2055" st_id="47" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:336  %tmp_6_51 = mul i32 %m_operand2_load_52, %m_operand1_load_52 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_51"/></StgValue>
</operation>

<operation id="2056" st_id="47" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:343  %tmp_6_52 = mul i32 %m_operand2_load_53, %m_operand1_load_53 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_52"/></StgValue>
</operation>

<operation id="2057" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="2058" st_id="47" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="2059" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="2060" st_id="47" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="2061" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2062" st_id="47" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2063" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2064" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2065" st_id="47" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2066" st_id="47" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2067" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:404  %m_operand1_load_64 = load i32* %m_operand1_addr_64, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_64"/></StgValue>
</operation>

<operation id="2068" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1439" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:408  %m_operand2_load_64 = load i32* %m_operand2_addr_64, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_64"/></StgValue>
</operation>

<operation id="2069" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1441" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:410  %m_operand1_load_65 = load i32* %m_operand1_addr_65, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_65"/></StgValue>
</operation>

<operation id="2070" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:414  %m_operand2_load_65 = load i32* %m_operand2_addr_65, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_65"/></StgValue>
</operation>

<operation id="2071" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:416  %m_operand1_load_66 = load i32* %m_operand1_addr_66, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_66"/></StgValue>
</operation>

<operation id="2072" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1448" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:417  %tmp_5_65 = add i15 %j_cast314_cast, -12968     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_65"/></StgValue>
</operation>

<operation id="2073" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1449" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:418  %tmp_5_65_cast = zext i15 %tmp_5_65 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_65_cast"/></StgValue>
</operation>

<operation id="2074" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1450" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:419  %m_operand2_addr_66 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_65_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_66"/></StgValue>
</operation>

<operation id="2075" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:420  %m_operand2_load_66 = load i32* %m_operand2_addr_66, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_66"/></StgValue>
</operation>

<operation id="2076" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:422  %m_operand1_load_67 = load i32* %m_operand1_addr_67, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_67"/></StgValue>
</operation>

<operation id="2077" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1454" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:423  %tmp_5_66 = add i15 %j_cast314_cast, -12668     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_66"/></StgValue>
</operation>

<operation id="2078" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1455" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:424  %tmp_5_66_cast = zext i15 %tmp_5_66 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_66_cast"/></StgValue>
</operation>

<operation id="2079" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:425  %m_operand2_addr_67 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_66_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_67"/></StgValue>
</operation>

<operation id="2080" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:426  %m_operand2_load_67 = load i32* %m_operand2_addr_67, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_67"/></StgValue>
</operation>

<operation id="2081" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1946  %tmp50 = add i32 %tmp_6_48, %tmp_6_49           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="2082" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1947  %tmp51 = add i32 %tmp50, %tmp_6_47              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2083" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:349  %tmp_6_53 = mul i32 %m_operand2_load_54, %m_operand1_load_54 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_53"/></StgValue>
</operation>

<operation id="2084" st_id="48" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:355  %tmp_6_54 = mul i32 %m_operand2_load_55, %m_operand1_load_55 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_54"/></StgValue>
</operation>

<operation id="2085" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="2086" st_id="48" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="2087" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2088" st_id="48" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2089" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2090" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2091" st_id="48" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2092" st_id="48" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2093" st_id="48" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2094" st_id="48" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2095" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:416  %m_operand1_load_66 = load i32* %m_operand1_addr_66, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_66"/></StgValue>
</operation>

<operation id="2096" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1451" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:420  %m_operand2_load_66 = load i32* %m_operand2_addr_66, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_66"/></StgValue>
</operation>

<operation id="2097" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1453" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:422  %m_operand1_load_67 = load i32* %m_operand1_addr_67, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_67"/></StgValue>
</operation>

<operation id="2098" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1457" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:426  %m_operand2_load_67 = load i32* %m_operand2_addr_67, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_67"/></StgValue>
</operation>

<operation id="2099" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:428  %m_operand1_load_68 = load i32* %m_operand1_addr_68, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_68"/></StgValue>
</operation>

<operation id="2100" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1460" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:429  %tmp_5_67 = add i15 %j_cast314_cast, -12368     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_67"/></StgValue>
</operation>

<operation id="2101" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1461" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:430  %tmp_5_67_cast = zext i15 %tmp_5_67 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_67_cast"/></StgValue>
</operation>

<operation id="2102" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1462" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:431  %m_operand2_addr_68 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_67_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_68"/></StgValue>
</operation>

<operation id="2103" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:432  %m_operand2_load_68 = load i32* %m_operand2_addr_68, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_68"/></StgValue>
</operation>

<operation id="2104" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:434  %m_operand1_load_69 = load i32* %m_operand1_addr_69, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_69"/></StgValue>
</operation>

<operation id="2105" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1466" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:435  %tmp_5_68 = add i15 %j_cast314_cast, -12068     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_68"/></StgValue>
</operation>

<operation id="2106" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1467" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:436  %tmp_5_68_cast = zext i15 %tmp_5_68 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_68_cast"/></StgValue>
</operation>

<operation id="2107" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1468" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:437  %m_operand2_addr_69 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_68_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_69"/></StgValue>
</operation>

<operation id="2108" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:438  %m_operand2_load_69 = load i32* %m_operand2_addr_69, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_69"/></StgValue>
</operation>

<operation id="2109" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1948  %tmp52 = add i32 %tmp51, %tmp49                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="2110" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1949  %tmp53 = add i32 %tmp_6_50, %tmp_6_51           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2111" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:361  %tmp_6_55 = mul i32 %m_operand2_load_56, %m_operand1_load_56 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_55"/></StgValue>
</operation>

<operation id="2112" st_id="49" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:367  %tmp_6_56 = mul i32 %m_operand2_load_57, %m_operand1_load_57 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_56"/></StgValue>
</operation>

<operation id="2113" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2114" st_id="49" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2115" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2116" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2117" st_id="49" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2118" st_id="49" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2119" st_id="49" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2120" st_id="49" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2121" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2122" st_id="49" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2123" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:428  %m_operand1_load_68 = load i32* %m_operand1_addr_68, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_68"/></StgValue>
</operation>

<operation id="2124" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1463" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:432  %m_operand2_load_68 = load i32* %m_operand2_addr_68, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_68"/></StgValue>
</operation>

<operation id="2125" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1465" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:434  %m_operand1_load_69 = load i32* %m_operand1_addr_69, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_69"/></StgValue>
</operation>

<operation id="2126" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1469" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:438  %m_operand2_load_69 = load i32* %m_operand2_addr_69, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_69"/></StgValue>
</operation>

<operation id="2127" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:440  %m_operand1_load_70 = load i32* %m_operand1_addr_70, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_70"/></StgValue>
</operation>

<operation id="2128" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:441  %tmp_5_69 = add i15 %j_cast314_cast, -11768     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_69"/></StgValue>
</operation>

<operation id="2129" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1473" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:442  %tmp_5_69_cast = zext i15 %tmp_5_69 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_69_cast"/></StgValue>
</operation>

<operation id="2130" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1474" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:443  %m_operand2_addr_70 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_69_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_70"/></StgValue>
</operation>

<operation id="2131" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:444  %m_operand2_load_70 = load i32* %m_operand2_addr_70, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_70"/></StgValue>
</operation>

<operation id="2132" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:446  %m_operand1_load_71 = load i32* %m_operand1_addr_71, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_71"/></StgValue>
</operation>

<operation id="2133" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1478" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:447  %tmp_5_70 = add i15 %j_cast314_cast, -11468     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_70"/></StgValue>
</operation>

<operation id="2134" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1479" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:448  %tmp_5_70_cast = zext i15 %tmp_5_70 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_70_cast"/></StgValue>
</operation>

<operation id="2135" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1480" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:449  %m_operand2_addr_71 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_70_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_71"/></StgValue>
</operation>

<operation id="2136" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:450  %m_operand2_load_71 = load i32* %m_operand2_addr_71, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_71"/></StgValue>
</operation>

<operation id="2137" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1950  %tmp54 = add i32 %tmp_6_53, %tmp_6_54           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="2138" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1951  %tmp55 = add i32 %tmp54, %tmp_6_52              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2139" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:373  %tmp_6_57 = mul i32 %m_operand2_load_58, %m_operand1_load_58 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_57"/></StgValue>
</operation>

<operation id="2140" st_id="50" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:379  %tmp_6_58 = mul i32 %m_operand2_load_59, %m_operand1_load_59 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_58"/></StgValue>
</operation>

<operation id="2141" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2142" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2143" st_id="50" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2144" st_id="50" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2145" st_id="50" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2146" st_id="50" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2147" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2148" st_id="50" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2149" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2150" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2151" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:440  %m_operand1_load_70 = load i32* %m_operand1_addr_70, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_70"/></StgValue>
</operation>

<operation id="2152" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:444  %m_operand2_load_70 = load i32* %m_operand2_addr_70, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_70"/></StgValue>
</operation>

<operation id="2153" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:446  %m_operand1_load_71 = load i32* %m_operand1_addr_71, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_71"/></StgValue>
</operation>

<operation id="2154" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1481" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:450  %m_operand2_load_71 = load i32* %m_operand2_addr_71, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_71"/></StgValue>
</operation>

<operation id="2155" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:452  %m_operand1_load_72 = load i32* %m_operand1_addr_72, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_72"/></StgValue>
</operation>

<operation id="2156" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:453  %tmp_5_71 = add i15 %j_cast314_cast, -11168     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_71"/></StgValue>
</operation>

<operation id="2157" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:454  %tmp_5_71_cast = zext i15 %tmp_5_71 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_71_cast"/></StgValue>
</operation>

<operation id="2158" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1486" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:455  %m_operand2_addr_72 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_71_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_72"/></StgValue>
</operation>

<operation id="2159" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:456  %m_operand2_load_72 = load i32* %m_operand2_addr_72, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_72"/></StgValue>
</operation>

<operation id="2160" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:458  %m_operand1_load_73 = load i32* %m_operand1_addr_73, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_73"/></StgValue>
</operation>

<operation id="2161" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1490" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:459  %tmp_5_72 = add i15 %j_cast314_cast, -10868     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_72"/></StgValue>
</operation>

<operation id="2162" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1491" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:460  %tmp_5_72_cast = zext i15 %tmp_5_72 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_72_cast"/></StgValue>
</operation>

<operation id="2163" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1492" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:461  %m_operand2_addr_73 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_72_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_73"/></StgValue>
</operation>

<operation id="2164" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:462  %m_operand2_load_73 = load i32* %m_operand2_addr_73, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_73"/></StgValue>
</operation>

<operation id="2165" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1952  %tmp56 = add i32 %tmp55, %tmp53                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2166" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1953  %tmp57 = add i32 %tmp56, %tmp52                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="2167" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1955  %tmp58 = add i32 %tmp_6_55, %tmp_6_56           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2168" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:385  %tmp_6_59 = mul i32 %m_operand2_load_60, %m_operand1_load_60 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_59"/></StgValue>
</operation>

<operation id="2169" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:391  %tmp_6_60 = mul i32 %m_operand2_load_61, %m_operand1_load_61 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_60"/></StgValue>
</operation>

<operation id="2170" st_id="51" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2171" st_id="51" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2172" st_id="51" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2173" st_id="51" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2174" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2175" st_id="51" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2176" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2177" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2178" st_id="51" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2179" st_id="51" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2180" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:452  %m_operand1_load_72 = load i32* %m_operand1_addr_72, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_72"/></StgValue>
</operation>

<operation id="2181" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1487" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:456  %m_operand2_load_72 = load i32* %m_operand2_addr_72, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_72"/></StgValue>
</operation>

<operation id="2182" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1489" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:458  %m_operand1_load_73 = load i32* %m_operand1_addr_73, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_73"/></StgValue>
</operation>

<operation id="2183" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1493" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:462  %m_operand2_load_73 = load i32* %m_operand2_addr_73, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_73"/></StgValue>
</operation>

<operation id="2184" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:464  %m_operand1_load_74 = load i32* %m_operand1_addr_74, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_74"/></StgValue>
</operation>

<operation id="2185" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:465  %tmp_5_73 = add i15 %j_cast314_cast, -10568     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_73"/></StgValue>
</operation>

<operation id="2186" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:466  %tmp_5_73_cast = zext i15 %tmp_5_73 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_73_cast"/></StgValue>
</operation>

<operation id="2187" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:467  %m_operand2_addr_74 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_73_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_74"/></StgValue>
</operation>

<operation id="2188" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:468  %m_operand2_load_74 = load i32* %m_operand2_addr_74, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_74"/></StgValue>
</operation>

<operation id="2189" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:470  %m_operand1_load_75 = load i32* %m_operand1_addr_75, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_75"/></StgValue>
</operation>

<operation id="2190" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1502" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:471  %tmp_5_74 = add i15 %j_cast314_cast, -10268     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_74"/></StgValue>
</operation>

<operation id="2191" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:472  %tmp_5_74_cast = zext i15 %tmp_5_74 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_74_cast"/></StgValue>
</operation>

<operation id="2192" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1504" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:473  %m_operand2_addr_75 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_74_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_75"/></StgValue>
</operation>

<operation id="2193" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:474  %m_operand2_load_75 = load i32* %m_operand2_addr_75, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_75"/></StgValue>
</operation>

<operation id="2194" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1954  %tmp48 = add i32 %tmp57, %tmp46                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="2195" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1956  %tmp59 = add i32 %tmp_6_57, %tmp_6_58           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="2196" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1957  %tmp60 = add i32 %tmp59, %tmp58                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2197" st_id="52" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:397  %tmp_6_61 = mul i32 %m_operand2_load_62, %m_operand1_load_62 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_61"/></StgValue>
</operation>

<operation id="2198" st_id="52" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:403  %tmp_6_62 = mul i32 %m_operand2_load_63, %m_operand1_load_63 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_62"/></StgValue>
</operation>

<operation id="2199" st_id="52" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2200" st_id="52" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2201" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2202" st_id="52" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2203" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2204" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2205" st_id="52" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2206" st_id="52" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2207" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2208" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2209" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1495" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:464  %m_operand1_load_74 = load i32* %m_operand1_addr_74, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_74"/></StgValue>
</operation>

<operation id="2210" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1499" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:468  %m_operand2_load_74 = load i32* %m_operand2_addr_74, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_74"/></StgValue>
</operation>

<operation id="2211" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:470  %m_operand1_load_75 = load i32* %m_operand1_addr_75, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_75"/></StgValue>
</operation>

<operation id="2212" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1505" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:474  %m_operand2_load_75 = load i32* %m_operand2_addr_75, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_75"/></StgValue>
</operation>

<operation id="2213" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:476  %m_operand1_load_76 = load i32* %m_operand1_addr_76, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_76"/></StgValue>
</operation>

<operation id="2214" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1508" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:477  %tmp_5_75 = add i15 %j_cast314_cast, -9968      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_75"/></StgValue>
</operation>

<operation id="2215" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:478  %tmp_5_75_cast = zext i15 %tmp_5_75 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_75_cast"/></StgValue>
</operation>

<operation id="2216" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:479  %m_operand2_addr_76 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_75_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_76"/></StgValue>
</operation>

<operation id="2217" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:480  %m_operand2_load_76 = load i32* %m_operand2_addr_76, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_76"/></StgValue>
</operation>

<operation id="2218" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:482  %m_operand1_load_77 = load i32* %m_operand1_addr_77, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_77"/></StgValue>
</operation>

<operation id="2219" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:483  %tmp_5_76 = add i15 %j_cast314_cast, -9668      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_76"/></StgValue>
</operation>

<operation id="2220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1515" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:484  %tmp_5_76_cast = zext i15 %tmp_5_76 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_76_cast"/></StgValue>
</operation>

<operation id="2221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1516" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:485  %m_operand2_addr_77 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_76_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_77"/></StgValue>
</operation>

<operation id="2222" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:486  %m_operand2_load_77 = load i32* %m_operand2_addr_77, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_77"/></StgValue>
</operation>

<operation id="2223" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1958  %tmp61 = add i32 %tmp_6_59, %tmp_6_60           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2224" st_id="53" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:409  %tmp_6_63 = mul i32 %m_operand2_load_64, %m_operand1_load_64 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_63"/></StgValue>
</operation>

<operation id="2225" st_id="53" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:415  %tmp_6_64 = mul i32 %m_operand2_load_65, %m_operand1_load_65 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_64"/></StgValue>
</operation>

<operation id="2226" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2227" st_id="53" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2228" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2229" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2230" st_id="53" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2231" st_id="53" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2232" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2233" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2234" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2235" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2236" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1507" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:476  %m_operand1_load_76 = load i32* %m_operand1_addr_76, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_76"/></StgValue>
</operation>

<operation id="2237" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:480  %m_operand2_load_76 = load i32* %m_operand2_addr_76, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_76"/></StgValue>
</operation>

<operation id="2238" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1513" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:482  %m_operand1_load_77 = load i32* %m_operand1_addr_77, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_77"/></StgValue>
</operation>

<operation id="2239" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1517" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:486  %m_operand2_load_77 = load i32* %m_operand2_addr_77, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_77"/></StgValue>
</operation>

<operation id="2240" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:488  %m_operand1_load_78 = load i32* %m_operand1_addr_78, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_78"/></StgValue>
</operation>

<operation id="2241" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1520" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:489  %tmp_5_77 = add i15 %j_cast314_cast, -9368      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_77"/></StgValue>
</operation>

<operation id="2242" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1521" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:490  %tmp_5_77_cast = zext i15 %tmp_5_77 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_77_cast"/></StgValue>
</operation>

<operation id="2243" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:491  %m_operand2_addr_78 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_77_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_78"/></StgValue>
</operation>

<operation id="2244" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:492  %m_operand2_load_78 = load i32* %m_operand2_addr_78, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_78"/></StgValue>
</operation>

<operation id="2245" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:494  %m_operand1_load_79 = load i32* %m_operand1_addr_79, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_79"/></StgValue>
</operation>

<operation id="2246" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1526" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:495  %tmp_5_78 = add i15 %j_cast314_cast, -9068      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_78"/></StgValue>
</operation>

<operation id="2247" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:496  %tmp_5_78_cast = zext i15 %tmp_5_78 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_78_cast"/></StgValue>
</operation>

<operation id="2248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1528" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:497  %m_operand2_addr_79 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_78_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_79"/></StgValue>
</operation>

<operation id="2249" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:498  %m_operand2_load_79 = load i32* %m_operand2_addr_79, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_79"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2250" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:421  %tmp_6_65 = mul i32 %m_operand2_load_66, %m_operand1_load_66 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_65"/></StgValue>
</operation>

<operation id="2251" st_id="54" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:427  %tmp_6_66 = mul i32 %m_operand2_load_67, %m_operand1_load_67 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_66"/></StgValue>
</operation>

<operation id="2252" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2253" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2254" st_id="54" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2255" st_id="54" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2256" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2257" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2258" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2259" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2260" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2261" st_id="54" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2262" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1519" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:488  %m_operand1_load_78 = load i32* %m_operand1_addr_78, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_78"/></StgValue>
</operation>

<operation id="2263" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:492  %m_operand2_load_78 = load i32* %m_operand2_addr_78, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_78"/></StgValue>
</operation>

<operation id="2264" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1525" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:494  %m_operand1_load_79 = load i32* %m_operand1_addr_79, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_79"/></StgValue>
</operation>

<operation id="2265" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:498  %m_operand2_load_79 = load i32* %m_operand2_addr_79, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_79"/></StgValue>
</operation>

<operation id="2266" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:500  %m_operand1_load_80 = load i32* %m_operand1_addr_80, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_80"/></StgValue>
</operation>

<operation id="2267" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1532" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:501  %tmp_5_79 = add i15 %j_cast314_cast, -8768      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_79"/></StgValue>
</operation>

<operation id="2268" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1533" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:502  %tmp_5_79_cast = zext i15 %tmp_5_79 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_79_cast"/></StgValue>
</operation>

<operation id="2269" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1534" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:503  %m_operand2_addr_80 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_79_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_80"/></StgValue>
</operation>

<operation id="2270" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:504  %m_operand2_load_80 = load i32* %m_operand2_addr_80, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_80"/></StgValue>
</operation>

<operation id="2271" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:506  %m_operand1_load_81 = load i32* %m_operand1_addr_81, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_81"/></StgValue>
</operation>

<operation id="2272" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1538" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:507  %tmp_5_80 = add i15 %j_cast314_cast, -8468      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_80"/></StgValue>
</operation>

<operation id="2273" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1539" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:508  %tmp_5_80_cast = zext i15 %tmp_5_80 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_80_cast"/></StgValue>
</operation>

<operation id="2274" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1540" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:509  %m_operand2_addr_81 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_80_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_81"/></StgValue>
</operation>

<operation id="2275" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:510  %m_operand2_load_81 = load i32* %m_operand2_addr_81, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_81"/></StgValue>
</operation>

<operation id="2276" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2990" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1959  %tmp62 = add i32 %tmp_6_62, %tmp_6_63           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="2277" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1960  %tmp63 = add i32 %tmp62, %tmp_6_61              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2278" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:433  %tmp_6_67 = mul i32 %m_operand2_load_68, %m_operand1_load_68 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_67"/></StgValue>
</operation>

<operation id="2279" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:439  %tmp_6_68 = mul i32 %m_operand2_load_69, %m_operand1_load_69 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_68"/></StgValue>
</operation>

<operation id="2280" st_id="55" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2281" st_id="55" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2282" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2283" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2284" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2285" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2286" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2287" st_id="55" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2288" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2289" st_id="55" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2290" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1531" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:500  %m_operand1_load_80 = load i32* %m_operand1_addr_80, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_80"/></StgValue>
</operation>

<operation id="2291" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:504  %m_operand2_load_80 = load i32* %m_operand2_addr_80, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_80"/></StgValue>
</operation>

<operation id="2292" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:506  %m_operand1_load_81 = load i32* %m_operand1_addr_81, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_81"/></StgValue>
</operation>

<operation id="2293" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1541" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:510  %m_operand2_load_81 = load i32* %m_operand2_addr_81, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_81"/></StgValue>
</operation>

<operation id="2294" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:512  %m_operand1_load_82 = load i32* %m_operand1_addr_82, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_82"/></StgValue>
</operation>

<operation id="2295" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1544" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:513  %tmp_5_81 = add i14 %j_cast314_cast_cast, -8168 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_81"/></StgValue>
</operation>

<operation id="2296" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1545" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:514  %tmp_5_81_cast1 = sext i14 %tmp_5_81 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_81_cast1"/></StgValue>
</operation>

<operation id="2297" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1546" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:515  %tmp_5_81_cast = zext i15 %tmp_5_81_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_81_cast"/></StgValue>
</operation>

<operation id="2298" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1547" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:516  %m_operand2_addr_82 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_81_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_82"/></StgValue>
</operation>

<operation id="2299" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:517  %m_operand2_load_82 = load i32* %m_operand2_addr_82, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_82"/></StgValue>
</operation>

<operation id="2300" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:519  %m_operand1_load_83 = load i32* %m_operand1_addr_83, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_83"/></StgValue>
</operation>

<operation id="2301" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:520  %tmp_5_82 = add i14 %j_cast314_cast_cast, -7868 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_82"/></StgValue>
</operation>

<operation id="2302" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1552" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:521  %tmp_5_82_cast1 = sext i14 %tmp_5_82 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_82_cast1"/></StgValue>
</operation>

<operation id="2303" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:522  %tmp_5_82_cast = zext i15 %tmp_5_82_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_82_cast"/></StgValue>
</operation>

<operation id="2304" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1554" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:523  %m_operand2_addr_83 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_82_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_83"/></StgValue>
</operation>

<operation id="2305" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:524  %m_operand2_load_83 = load i32* %m_operand2_addr_83, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_83"/></StgValue>
</operation>

<operation id="2306" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1961  %tmp64 = add i32 %tmp63, %tmp61                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2307" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1962  %tmp65 = add i32 %tmp64, %tmp60                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="2308" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1963  %tmp67 = add i32 %tmp_6_64, %tmp_6_65           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2309" st_id="56" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:445  %tmp_6_69 = mul i32 %m_operand2_load_70, %m_operand1_load_70 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_69"/></StgValue>
</operation>

<operation id="2310" st_id="56" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:451  %tmp_6_70 = mul i32 %m_operand2_load_71, %m_operand1_load_71 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_70"/></StgValue>
</operation>

<operation id="2311" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2312" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2313" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2314" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2315" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2316" st_id="56" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2317" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2318" st_id="56" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2319" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2320" st_id="56" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2321" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1543" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:512  %m_operand1_load_82 = load i32* %m_operand1_addr_82, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_82"/></StgValue>
</operation>

<operation id="2322" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:517  %m_operand2_load_82 = load i32* %m_operand2_addr_82, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_82"/></StgValue>
</operation>

<operation id="2323" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:519  %m_operand1_load_83 = load i32* %m_operand1_addr_83, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_83"/></StgValue>
</operation>

<operation id="2324" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:524  %m_operand2_load_83 = load i32* %m_operand2_addr_83, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_83"/></StgValue>
</operation>

<operation id="2325" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:526  %m_operand1_load_84 = load i32* %m_operand1_addr_84, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_84"/></StgValue>
</operation>

<operation id="2326" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1558" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:527  %tmp_5_83 = add i14 %j_cast314_cast_cast, -7568 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_83"/></StgValue>
</operation>

<operation id="2327" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1559" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:528  %tmp_5_83_cast1 = sext i14 %tmp_5_83 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_83_cast1"/></StgValue>
</operation>

<operation id="2328" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1560" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:529  %tmp_5_83_cast = zext i15 %tmp_5_83_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_83_cast"/></StgValue>
</operation>

<operation id="2329" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:530  %m_operand2_addr_84 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_83_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_84"/></StgValue>
</operation>

<operation id="2330" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:531  %m_operand2_load_84 = load i32* %m_operand2_addr_84, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_84"/></StgValue>
</operation>

<operation id="2331" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:533  %m_operand1_load_85 = load i32* %m_operand1_addr_85, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_85"/></StgValue>
</operation>

<operation id="2332" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1565" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:534  %tmp_5_84 = add i14 %j_cast314_cast_cast, -7268 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_84"/></StgValue>
</operation>

<operation id="2333" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1566" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:535  %tmp_5_84_cast1 = sext i14 %tmp_5_84 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_84_cast1"/></StgValue>
</operation>

<operation id="2334" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1567" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:536  %tmp_5_84_cast = zext i15 %tmp_5_84_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_84_cast"/></StgValue>
</operation>

<operation id="2335" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1568" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:537  %m_operand2_addr_85 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_84_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_85"/></StgValue>
</operation>

<operation id="2336" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:538  %m_operand2_load_85 = load i32* %m_operand2_addr_85, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_85"/></StgValue>
</operation>

<operation id="2337" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1964  %tmp68 = add i32 %tmp_6_67, %tmp_6_68           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2338" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1965  %tmp69 = add i32 %tmp68, %tmp_6_66              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2339" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:457  %tmp_6_71 = mul i32 %m_operand2_load_72, %m_operand1_load_72 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_71"/></StgValue>
</operation>

<operation id="2340" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:463  %tmp_6_72 = mul i32 %m_operand2_load_73, %m_operand1_load_73 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_72"/></StgValue>
</operation>

<operation id="2341" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2342" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2343" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2344" st_id="57" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2345" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2346" st_id="57" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2347" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2348" st_id="57" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2349" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2350" st_id="57" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2351" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1557" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:526  %m_operand1_load_84 = load i32* %m_operand1_addr_84, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_84"/></StgValue>
</operation>

<operation id="2352" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:531  %m_operand2_load_84 = load i32* %m_operand2_addr_84, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_84"/></StgValue>
</operation>

<operation id="2353" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1564" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:533  %m_operand1_load_85 = load i32* %m_operand1_addr_85, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_85"/></StgValue>
</operation>

<operation id="2354" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1569" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:538  %m_operand2_load_85 = load i32* %m_operand2_addr_85, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_85"/></StgValue>
</operation>

<operation id="2355" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:540  %m_operand1_load_86 = load i32* %m_operand1_addr_86, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_86"/></StgValue>
</operation>

<operation id="2356" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1572" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:541  %tmp_5_85 = add i14 %j_cast314_cast_cast, -6968 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_85"/></StgValue>
</operation>

<operation id="2357" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1573" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:542  %tmp_5_85_cast1 = sext i14 %tmp_5_85 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_85_cast1"/></StgValue>
</operation>

<operation id="2358" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:543  %tmp_5_85_cast = zext i15 %tmp_5_85_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_85_cast"/></StgValue>
</operation>

<operation id="2359" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:544  %m_operand2_addr_86 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_85_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_86"/></StgValue>
</operation>

<operation id="2360" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:545  %m_operand2_load_86 = load i32* %m_operand2_addr_86, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_86"/></StgValue>
</operation>

<operation id="2361" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:547  %m_operand1_load_87 = load i32* %m_operand1_addr_87, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_87"/></StgValue>
</operation>

<operation id="2362" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1579" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:548  %tmp_5_86 = add i14 %j_cast314_cast_cast, -6668 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_86"/></StgValue>
</operation>

<operation id="2363" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1580" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:549  %tmp_5_86_cast1 = sext i14 %tmp_5_86 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_86_cast1"/></StgValue>
</operation>

<operation id="2364" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:550  %tmp_5_86_cast = zext i15 %tmp_5_86_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_86_cast"/></StgValue>
</operation>

<operation id="2365" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1582" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:551  %m_operand2_addr_87 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_86_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_87"/></StgValue>
</operation>

<operation id="2366" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:552  %m_operand2_load_87 = load i32* %m_operand2_addr_87, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_87"/></StgValue>
</operation>

<operation id="2367" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1966  %tmp70 = add i32 %tmp69, %tmp67                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="2368" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1967  %tmp71 = add i32 %tmp_6_69, %tmp_6_70           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2369" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:469  %tmp_6_73 = mul i32 %m_operand2_load_74, %m_operand1_load_74 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_73"/></StgValue>
</operation>

<operation id="2370" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:475  %tmp_6_74 = mul i32 %m_operand2_load_75, %m_operand1_load_75 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_74"/></StgValue>
</operation>

<operation id="2371" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2372" st_id="58" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2373" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2374" st_id="58" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2375" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2376" st_id="58" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2377" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2378" st_id="58" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2379" st_id="58" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2380" st_id="58" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2381" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1571" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:540  %m_operand1_load_86 = load i32* %m_operand1_addr_86, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_86"/></StgValue>
</operation>

<operation id="2382" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:545  %m_operand2_load_86 = load i32* %m_operand2_addr_86, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_86"/></StgValue>
</operation>

<operation id="2383" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1578" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:547  %m_operand1_load_87 = load i32* %m_operand1_addr_87, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_87"/></StgValue>
</operation>

<operation id="2384" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1583" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:552  %m_operand2_load_87 = load i32* %m_operand2_addr_87, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_87"/></StgValue>
</operation>

<operation id="2385" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:554  %m_operand1_load_88 = load i32* %m_operand1_addr_88, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_88"/></StgValue>
</operation>

<operation id="2386" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1586" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:555  %tmp_5_87 = add i14 %j_cast314_cast_cast, -6368 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_87"/></StgValue>
</operation>

<operation id="2387" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:556  %tmp_5_87_cast1 = sext i14 %tmp_5_87 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_87_cast1"/></StgValue>
</operation>

<operation id="2388" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:557  %tmp_5_87_cast = zext i15 %tmp_5_87_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_87_cast"/></StgValue>
</operation>

<operation id="2389" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:558  %m_operand2_addr_88 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_87_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_88"/></StgValue>
</operation>

<operation id="2390" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:559  %m_operand2_load_88 = load i32* %m_operand2_addr_88, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_88"/></StgValue>
</operation>

<operation id="2391" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:561  %m_operand1_load_89 = load i32* %m_operand1_addr_89, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_89"/></StgValue>
</operation>

<operation id="2392" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1593" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:562  %tmp_5_88 = add i14 %j_cast314_cast_cast, -6068 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_88"/></StgValue>
</operation>

<operation id="2393" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1594" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:563  %tmp_5_88_cast1 = sext i14 %tmp_5_88 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_88_cast1"/></StgValue>
</operation>

<operation id="2394" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1595" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:564  %tmp_5_88_cast = zext i15 %tmp_5_88_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_88_cast"/></StgValue>
</operation>

<operation id="2395" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1596" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:565  %m_operand2_addr_89 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_88_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_89"/></StgValue>
</operation>

<operation id="2396" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:566  %m_operand2_load_89 = load i32* %m_operand2_addr_89, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_89"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2397" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:481  %tmp_6_75 = mul i32 %m_operand2_load_76, %m_operand1_load_76 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_75"/></StgValue>
</operation>

<operation id="2398" st_id="59" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:487  %tmp_6_76 = mul i32 %m_operand2_load_77, %m_operand1_load_77 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_76"/></StgValue>
</operation>

<operation id="2399" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2400" st_id="59" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2401" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2402" st_id="59" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2403" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2404" st_id="59" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2405" st_id="59" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2406" st_id="59" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2407" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2408" st_id="59" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2409" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1585" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:554  %m_operand1_load_88 = load i32* %m_operand1_addr_88, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_88"/></StgValue>
</operation>

<operation id="2410" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1590" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:559  %m_operand2_load_88 = load i32* %m_operand2_addr_88, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_88"/></StgValue>
</operation>

<operation id="2411" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:561  %m_operand1_load_89 = load i32* %m_operand1_addr_89, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_89"/></StgValue>
</operation>

<operation id="2412" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1597" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:566  %m_operand2_load_89 = load i32* %m_operand2_addr_89, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_89"/></StgValue>
</operation>

<operation id="2413" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:568  %m_operand1_load_90 = load i32* %m_operand1_addr_90, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_90"/></StgValue>
</operation>

<operation id="2414" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:569  %tmp_5_89 = add i14 %j_cast314_cast_cast, -5768 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_89"/></StgValue>
</operation>

<operation id="2415" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:570  %tmp_5_89_cast1 = sext i14 %tmp_5_89 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_89_cast1"/></StgValue>
</operation>

<operation id="2416" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:571  %tmp_5_89_cast = zext i15 %tmp_5_89_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_89_cast"/></StgValue>
</operation>

<operation id="2417" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1603" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:572  %m_operand2_addr_90 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_89_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_90"/></StgValue>
</operation>

<operation id="2418" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:573  %m_operand2_load_90 = load i32* %m_operand2_addr_90, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_90"/></StgValue>
</operation>

<operation id="2419" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:575  %m_operand1_load_91 = load i32* %m_operand1_addr_91, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_91"/></StgValue>
</operation>

<operation id="2420" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1607" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:576  %tmp_5_90 = add i14 %j_cast314_cast_cast, -5468 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_90"/></StgValue>
</operation>

<operation id="2421" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1608" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:577  %tmp_5_90_cast1 = sext i14 %tmp_5_90 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_90_cast1"/></StgValue>
</operation>

<operation id="2422" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1609" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:578  %tmp_5_90_cast = zext i15 %tmp_5_90_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_90_cast"/></StgValue>
</operation>

<operation id="2423" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1610" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:579  %m_operand2_addr_91 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_90_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_91"/></StgValue>
</operation>

<operation id="2424" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:580  %m_operand2_load_91 = load i32* %m_operand2_addr_91, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_91"/></StgValue>
</operation>

<operation id="2425" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1968  %tmp72 = add i32 %tmp_6_72, %tmp_6_73           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2426" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1969  %tmp73 = add i32 %tmp72, %tmp_6_71              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2427" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:493  %tmp_6_77 = mul i32 %m_operand2_load_78, %m_operand1_load_78 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_77"/></StgValue>
</operation>

<operation id="2428" st_id="60" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:499  %tmp_6_78 = mul i32 %m_operand2_load_79, %m_operand1_load_79 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_78"/></StgValue>
</operation>

<operation id="2429" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2430" st_id="60" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2431" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2432" st_id="60" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2433" st_id="60" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2434" st_id="60" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2435" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2436" st_id="60" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2437" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2438" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2439" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1599" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:568  %m_operand1_load_90 = load i32* %m_operand1_addr_90, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_90"/></StgValue>
</operation>

<operation id="2440" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1604" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:573  %m_operand2_load_90 = load i32* %m_operand2_addr_90, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_90"/></StgValue>
</operation>

<operation id="2441" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1606" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:575  %m_operand1_load_91 = load i32* %m_operand1_addr_91, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_91"/></StgValue>
</operation>

<operation id="2442" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1611" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:580  %m_operand2_load_91 = load i32* %m_operand2_addr_91, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_91"/></StgValue>
</operation>

<operation id="2443" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:582  %m_operand1_load_92 = load i32* %m_operand1_addr_92, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_92"/></StgValue>
</operation>

<operation id="2444" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:583  %tmp_5_91 = add i14 %j_cast314_cast_cast, -5168 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_91"/></StgValue>
</operation>

<operation id="2445" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:584  %tmp_5_91_cast1 = sext i14 %tmp_5_91 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_91_cast1"/></StgValue>
</operation>

<operation id="2446" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1616" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:585  %tmp_5_91_cast = zext i15 %tmp_5_91_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_91_cast"/></StgValue>
</operation>

<operation id="2447" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1617" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:586  %m_operand2_addr_92 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_91_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_92"/></StgValue>
</operation>

<operation id="2448" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:587  %m_operand2_load_92 = load i32* %m_operand2_addr_92, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_92"/></StgValue>
</operation>

<operation id="2449" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:589  %m_operand1_load_93 = load i32* %m_operand1_addr_93, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_93"/></StgValue>
</operation>

<operation id="2450" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1621" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:590  %tmp_5_92 = add i14 %j_cast314_cast_cast, -4868 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_92"/></StgValue>
</operation>

<operation id="2451" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1622" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:591  %tmp_5_92_cast1 = sext i14 %tmp_5_92 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_92_cast1"/></StgValue>
</operation>

<operation id="2452" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1623" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:592  %tmp_5_92_cast = zext i15 %tmp_5_92_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_92_cast"/></StgValue>
</operation>

<operation id="2453" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1624" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:593  %m_operand2_addr_93 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_92_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_93"/></StgValue>
</operation>

<operation id="2454" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:594  %m_operand2_load_93 = load i32* %m_operand2_addr_93, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_93"/></StgValue>
</operation>

<operation id="2455" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1970  %tmp74 = add i32 %tmp73, %tmp71                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="2456" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1971  %tmp75 = add i32 %tmp74, %tmp70                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="2457" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1975  %tmp76 = add i32 %tmp_6_74, %tmp_6_75           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2458" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:505  %tmp_6_79 = mul i32 %m_operand2_load_80, %m_operand1_load_80 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_79"/></StgValue>
</operation>

<operation id="2459" st_id="61" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:511  %tmp_6_80 = mul i32 %m_operand2_load_81, %m_operand1_load_81 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_80"/></StgValue>
</operation>

<operation id="2460" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2461" st_id="61" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2462" st_id="61" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2463" st_id="61" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2464" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2465" st_id="61" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2466" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2467" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2468" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2469" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2470" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:582  %m_operand1_load_92 = load i32* %m_operand1_addr_92, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_92"/></StgValue>
</operation>

<operation id="2471" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:587  %m_operand2_load_92 = load i32* %m_operand2_addr_92, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_92"/></StgValue>
</operation>

<operation id="2472" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:589  %m_operand1_load_93 = load i32* %m_operand1_addr_93, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_93"/></StgValue>
</operation>

<operation id="2473" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1625" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:594  %m_operand2_load_93 = load i32* %m_operand2_addr_93, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_93"/></StgValue>
</operation>

<operation id="2474" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:596  %m_operand1_load_94 = load i32* %m_operand1_addr_94, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_94"/></StgValue>
</operation>

<operation id="2475" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:597  %tmp_5_93 = add i14 %j_cast314_cast_cast, -4568 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_93"/></StgValue>
</operation>

<operation id="2476" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1629" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:598  %tmp_5_93_cast1 = sext i14 %tmp_5_93 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_93_cast1"/></StgValue>
</operation>

<operation id="2477" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1630" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:599  %tmp_5_93_cast = zext i15 %tmp_5_93_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_93_cast"/></StgValue>
</operation>

<operation id="2478" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1631" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:600  %m_operand2_addr_94 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_93_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_94"/></StgValue>
</operation>

<operation id="2479" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:601  %m_operand2_load_94 = load i32* %m_operand2_addr_94, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_94"/></StgValue>
</operation>

<operation id="2480" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:603  %m_operand1_load_95 = load i32* %m_operand1_addr_95, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_95"/></StgValue>
</operation>

<operation id="2481" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1635" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:604  %tmp_5_94 = add i14 %j_cast314_cast_cast, -4268 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_94"/></StgValue>
</operation>

<operation id="2482" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1636" bw="15" op_0_bw="14">
<![CDATA[
bb1.i:605  %tmp_5_94_cast1 = sext i14 %tmp_5_94 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_94_cast1"/></StgValue>
</operation>

<operation id="2483" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1637" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:606  %tmp_5_94_cast = zext i15 %tmp_5_94_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_94_cast"/></StgValue>
</operation>

<operation id="2484" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1638" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:607  %m_operand2_addr_95 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_94_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_95"/></StgValue>
</operation>

<operation id="2485" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:608  %m_operand2_load_95 = load i32* %m_operand2_addr_95, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_95"/></StgValue>
</operation>

<operation id="2486" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1972  %tmp66 = add i32 %tmp75, %tmp65                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="2487" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1973  %tmp47 = add i32 %tmp66, %tmp48                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="2488" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1976  %tmp77 = add i32 %tmp_6_76, %tmp_6_77           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="2489" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1977  %tmp78 = add i32 %tmp77, %tmp76                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2490" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:518  %tmp_6_81 = mul i32 %m_operand2_load_82, %m_operand1_load_82 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_81"/></StgValue>
</operation>

<operation id="2491" st_id="62" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:525  %tmp_6_82 = mul i32 %m_operand2_load_83, %m_operand1_load_83 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_82"/></StgValue>
</operation>

<operation id="2492" st_id="62" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2493" st_id="62" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2494" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2495" st_id="62" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2496" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2497" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2498" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2499" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2500" st_id="62" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2501" st_id="62" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2502" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:596  %m_operand1_load_94 = load i32* %m_operand1_addr_94, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_94"/></StgValue>
</operation>

<operation id="2503" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1632" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:601  %m_operand2_load_94 = load i32* %m_operand2_addr_94, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_94"/></StgValue>
</operation>

<operation id="2504" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1634" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:603  %m_operand1_load_95 = load i32* %m_operand1_addr_95, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_95"/></StgValue>
</operation>

<operation id="2505" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:608  %m_operand2_load_95 = load i32* %m_operand2_addr_95, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_95"/></StgValue>
</operation>

<operation id="2506" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:610  %m_operand1_load_96 = load i32* %m_operand1_addr_96, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_96"/></StgValue>
</operation>

<operation id="2507" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1642" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:611  %tmp_5_95 = add i13 %j_cast314_cast_cast2, -3968 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_95"/></StgValue>
</operation>

<operation id="2508" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1643" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:612  %tmp_5_95_cast1 = sext i13 %tmp_5_95 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_95_cast1"/></StgValue>
</operation>

<operation id="2509" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:613  %tmp_5_95_cast = zext i15 %tmp_5_95_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_95_cast"/></StgValue>
</operation>

<operation id="2510" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1645" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:614  %m_operand2_addr_96 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_95_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_96"/></StgValue>
</operation>

<operation id="2511" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:615  %m_operand2_load_96 = load i32* %m_operand2_addr_96, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_96"/></StgValue>
</operation>

<operation id="2512" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:617  %m_operand1_load_97 = load i32* %m_operand1_addr_97, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_97"/></StgValue>
</operation>

<operation id="2513" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1649" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:618  %tmp_5_96 = add i13 %j_cast314_cast_cast2, -3668 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_96"/></StgValue>
</operation>

<operation id="2514" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1650" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:619  %tmp_5_96_cast1 = sext i13 %tmp_5_96 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_96_cast1"/></StgValue>
</operation>

<operation id="2515" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1651" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:620  %tmp_5_96_cast = zext i15 %tmp_5_96_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_96_cast"/></StgValue>
</operation>

<operation id="2516" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:621  %m_operand2_addr_97 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_96_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_97"/></StgValue>
</operation>

<operation id="2517" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:622  %m_operand2_load_97 = load i32* %m_operand2_addr_97, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_97"/></StgValue>
</operation>

<operation id="2518" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1974  %tmp10 = add i32 %tmp47, %tmp11                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="2519" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3009" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1978  %tmp79 = add i32 %tmp_6_78, %tmp_6_79           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2520" st_id="63" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:532  %tmp_6_83 = mul i32 %m_operand2_load_84, %m_operand1_load_84 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_83"/></StgValue>
</operation>

<operation id="2521" st_id="63" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:539  %tmp_6_84 = mul i32 %m_operand2_load_85, %m_operand1_load_85 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_84"/></StgValue>
</operation>

<operation id="2522" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2523" st_id="63" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2524" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2525" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2526" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2527" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2528" st_id="63" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2529" st_id="63" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2530" st_id="63" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2531" st_id="63" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2532" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:610  %m_operand1_load_96 = load i32* %m_operand1_addr_96, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_96"/></StgValue>
</operation>

<operation id="2533" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:615  %m_operand2_load_96 = load i32* %m_operand2_addr_96, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_96"/></StgValue>
</operation>

<operation id="2534" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1648" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:617  %m_operand1_load_97 = load i32* %m_operand1_addr_97, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_97"/></StgValue>
</operation>

<operation id="2535" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:622  %m_operand2_load_97 = load i32* %m_operand2_addr_97, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_97"/></StgValue>
</operation>

<operation id="2536" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:624  %m_operand1_load_98 = load i32* %m_operand1_addr_98, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_98"/></StgValue>
</operation>

<operation id="2537" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1656" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:625  %tmp_5_97 = add i13 %j_cast314_cast_cast2, -3368 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_97"/></StgValue>
</operation>

<operation id="2538" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1657" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:626  %tmp_5_97_cast1 = sext i13 %tmp_5_97 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_97_cast1"/></StgValue>
</operation>

<operation id="2539" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1658" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:627  %tmp_5_97_cast = zext i15 %tmp_5_97_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_97_cast"/></StgValue>
</operation>

<operation id="2540" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1659" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:628  %m_operand2_addr_98 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_97_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_98"/></StgValue>
</operation>

<operation id="2541" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:629  %m_operand2_load_98 = load i32* %m_operand2_addr_98, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_98"/></StgValue>
</operation>

<operation id="2542" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:631  %m_operand1_load_99 = load i32* %m_operand1_addr_99, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_99"/></StgValue>
</operation>

<operation id="2543" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:632  %tmp_5_98 = add i13 %j_cast314_cast_cast2, -3068 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_98"/></StgValue>
</operation>

<operation id="2544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1664" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:633  %tmp_5_98_cast1 = sext i13 %tmp_5_98 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_98_cast1"/></StgValue>
</operation>

<operation id="2545" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:634  %tmp_5_98_cast = zext i15 %tmp_5_98_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_98_cast"/></StgValue>
</operation>

<operation id="2546" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:635  %m_operand2_addr_99 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_98_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_99"/></StgValue>
</operation>

<operation id="2547" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:636  %m_operand2_load_99 = load i32* %m_operand2_addr_99, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_99"/></StgValue>
</operation>

<operation id="2548" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1979  %tmp80 = add i32 %tmp_6_81, %tmp_6_82           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="2549" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1980  %tmp81 = add i32 %tmp80, %tmp_6_80              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2550" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:546  %tmp_6_85 = mul i32 %m_operand2_load_86, %m_operand1_load_86 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_85"/></StgValue>
</operation>

<operation id="2551" st_id="64" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1584" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:553  %tmp_6_86 = mul i32 %m_operand2_load_87, %m_operand1_load_87 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_86"/></StgValue>
</operation>

<operation id="2552" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2553" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2554" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2555" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2556" st_id="64" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2557" st_id="64" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2558" st_id="64" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2559" st_id="64" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2560" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2561" st_id="64" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2562" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1655" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:624  %m_operand1_load_98 = load i32* %m_operand1_addr_98, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_98"/></StgValue>
</operation>

<operation id="2563" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1660" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:629  %m_operand2_load_98 = load i32* %m_operand2_addr_98, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_98"/></StgValue>
</operation>

<operation id="2564" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1662" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:631  %m_operand1_load_99 = load i32* %m_operand1_addr_99, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_99"/></StgValue>
</operation>

<operation id="2565" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:636  %m_operand2_load_99 = load i32* %m_operand2_addr_99, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_99"/></StgValue>
</operation>

<operation id="2566" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:638  %m_operand1_load_100 = load i32* %m_operand1_addr_100, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_100"/></StgValue>
</operation>

<operation id="2567" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1670" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:639  %tmp_5_99 = add i13 %j_cast314_cast_cast2, -2768 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_99"/></StgValue>
</operation>

<operation id="2568" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1671" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:640  %tmp_5_99_cast1 = sext i13 %tmp_5_99 to i15     ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_99_cast1"/></StgValue>
</operation>

<operation id="2569" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1672" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:641  %tmp_5_99_cast = zext i15 %tmp_5_99_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_99_cast"/></StgValue>
</operation>

<operation id="2570" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1673" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:642  %m_operand2_addr_100 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_99_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_100"/></StgValue>
</operation>

<operation id="2571" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:643  %m_operand2_load_100 = load i32* %m_operand2_addr_100, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_100"/></StgValue>
</operation>

<operation id="2572" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:645  %m_operand1_load_101 = load i32* %m_operand1_addr_101, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_101"/></StgValue>
</operation>

<operation id="2573" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1677" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:646  %tmp_5_100 = add i13 %j_cast314_cast_cast2, -2468 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_100"/></StgValue>
</operation>

<operation id="2574" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:647  %tmp_5_100_cast1 = sext i13 %tmp_5_100 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_100_cast1"/></StgValue>
</operation>

<operation id="2575" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:648  %tmp_5_100_cast = zext i15 %tmp_5_100_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_100_cast"/></StgValue>
</operation>

<operation id="2576" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:649  %m_operand2_addr_101 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_100_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_101"/></StgValue>
</operation>

<operation id="2577" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:650  %m_operand2_load_101 = load i32* %m_operand2_addr_101, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_101"/></StgValue>
</operation>

<operation id="2578" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3012" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1981  %tmp82 = add i32 %tmp81, %tmp79                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="2579" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1982  %tmp83 = add i32 %tmp82, %tmp78                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2580" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1983  %tmp87 = add i32 %tmp_6_83, %tmp_6_84           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2581" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:560  %tmp_6_87 = mul i32 %m_operand2_load_88, %m_operand1_load_88 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_87"/></StgValue>
</operation>

<operation id="2582" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:567  %tmp_6_88 = mul i32 %m_operand2_load_89, %m_operand1_load_89 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_88"/></StgValue>
</operation>

<operation id="2583" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2584" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2585" st_id="65" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2586" st_id="65" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2587" st_id="65" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2588" st_id="65" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2589" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2590" st_id="65" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2591" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2592" st_id="65" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2593" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1669" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:638  %m_operand1_load_100 = load i32* %m_operand1_addr_100, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_100"/></StgValue>
</operation>

<operation id="2594" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1674" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:643  %m_operand2_load_100 = load i32* %m_operand2_addr_100, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_100"/></StgValue>
</operation>

<operation id="2595" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1676" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:645  %m_operand1_load_101 = load i32* %m_operand1_addr_101, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_101"/></StgValue>
</operation>

<operation id="2596" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1681" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:650  %m_operand2_load_101 = load i32* %m_operand2_addr_101, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_101"/></StgValue>
</operation>

<operation id="2597" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:652  %m_operand1_load_102 = load i32* %m_operand1_addr_102, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_102"/></StgValue>
</operation>

<operation id="2598" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1684" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:653  %tmp_5_101 = add i13 %j_cast314_cast_cast2, -2168 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_101"/></StgValue>
</operation>

<operation id="2599" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1685" bw="15" op_0_bw="13">
<![CDATA[
bb1.i:654  %tmp_5_101_cast1 = sext i13 %tmp_5_101 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_101_cast1"/></StgValue>
</operation>

<operation id="2600" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1686" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:655  %tmp_5_101_cast = zext i15 %tmp_5_101_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_101_cast"/></StgValue>
</operation>

<operation id="2601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1687" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:656  %m_operand2_addr_102 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_101_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_102"/></StgValue>
</operation>

<operation id="2602" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:657  %m_operand2_load_102 = load i32* %m_operand2_addr_102, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_102"/></StgValue>
</operation>

<operation id="2603" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:659  %m_operand1_load_103 = load i32* %m_operand1_addr_103, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_103"/></StgValue>
</operation>

<operation id="2604" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:660  %tmp_5_102 = add i12 %j_cast314_cast_cast1, -1868 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_102"/></StgValue>
</operation>

<operation id="2605" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="15" op_0_bw="12">
<![CDATA[
bb1.i:661  %tmp_5_102_cast1 = sext i12 %tmp_5_102 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_102_cast1"/></StgValue>
</operation>

<operation id="2606" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:662  %tmp_5_102_cast = zext i15 %tmp_5_102_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_102_cast"/></StgValue>
</operation>

<operation id="2607" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1694" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:663  %m_operand2_addr_103 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_102_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_103"/></StgValue>
</operation>

<operation id="2608" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:664  %m_operand2_load_103 = load i32* %m_operand2_addr_103, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_103"/></StgValue>
</operation>

<operation id="2609" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1984  %tmp88 = add i32 %tmp_6_85, %tmp_6_86           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="2610" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1985  %tmp89 = add i32 %tmp88, %tmp87                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2611" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:574  %tmp_6_89 = mul i32 %m_operand2_load_90, %m_operand1_load_90 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_89"/></StgValue>
</operation>

<operation id="2612" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:581  %tmp_6_90 = mul i32 %m_operand2_load_91, %m_operand1_load_91 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_90"/></StgValue>
</operation>

<operation id="2613" st_id="66" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2614" st_id="66" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2615" st_id="66" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2616" st_id="66" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2617" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2618" st_id="66" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2619" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2620" st_id="66" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2621" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2622" st_id="66" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2623" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:652  %m_operand1_load_102 = load i32* %m_operand1_addr_102, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_102"/></StgValue>
</operation>

<operation id="2624" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1688" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:657  %m_operand2_load_102 = load i32* %m_operand2_addr_102, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_102"/></StgValue>
</operation>

<operation id="2625" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1690" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:659  %m_operand1_load_103 = load i32* %m_operand1_addr_103, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_103"/></StgValue>
</operation>

<operation id="2626" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1695" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:664  %m_operand2_load_103 = load i32* %m_operand2_addr_103, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_103"/></StgValue>
</operation>

<operation id="2627" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:666  %m_operand1_load_104 = load i32* %m_operand1_addr_104, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_104"/></StgValue>
</operation>

<operation id="2628" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1698" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:667  %tmp_5_103 = add i12 %j_cast314_cast_cast1, -1568 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_103"/></StgValue>
</operation>

<operation id="2629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1699" bw="15" op_0_bw="12">
<![CDATA[
bb1.i:668  %tmp_5_103_cast1 = sext i12 %tmp_5_103 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_103_cast1"/></StgValue>
</operation>

<operation id="2630" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1700" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:669  %tmp_5_103_cast = zext i15 %tmp_5_103_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_103_cast"/></StgValue>
</operation>

<operation id="2631" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1701" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:670  %m_operand2_addr_104 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_103_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_104"/></StgValue>
</operation>

<operation id="2632" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:671  %m_operand2_load_104 = load i32* %m_operand2_addr_104, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_104"/></StgValue>
</operation>

<operation id="2633" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:673  %m_operand1_load_105 = load i32* %m_operand1_addr_105, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_105"/></StgValue>
</operation>

<operation id="2634" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:674  %tmp_5_104 = add i12 %j_cast314_cast_cast1, -1268 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_104"/></StgValue>
</operation>

<operation id="2635" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="15" op_0_bw="12">
<![CDATA[
bb1.i:675  %tmp_5_104_cast1 = sext i12 %tmp_5_104 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_104_cast1"/></StgValue>
</operation>

<operation id="2636" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1707" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:676  %tmp_5_104_cast = zext i15 %tmp_5_104_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_104_cast"/></StgValue>
</operation>

<operation id="2637" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1708" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:677  %m_operand2_addr_105 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_104_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_105"/></StgValue>
</operation>

<operation id="2638" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:678  %m_operand2_load_105 = load i32* %m_operand2_addr_105, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_105"/></StgValue>
</operation>

<operation id="2639" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1986  %tmp90 = add i32 %tmp_6_87, %tmp_6_88           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2640" st_id="67" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:588  %tmp_6_91 = mul i32 %m_operand2_load_92, %m_operand1_load_92 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_91"/></StgValue>
</operation>

<operation id="2641" st_id="67" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:595  %tmp_6_92 = mul i32 %m_operand2_load_93, %m_operand1_load_93 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_92"/></StgValue>
</operation>

<operation id="2642" st_id="67" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2643" st_id="67" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2644" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2645" st_id="67" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2646" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2647" st_id="67" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2648" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2649" st_id="67" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2650" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2651" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2652" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1697" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:666  %m_operand1_load_104 = load i32* %m_operand1_addr_104, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_104"/></StgValue>
</operation>

<operation id="2653" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1702" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:671  %m_operand2_load_104 = load i32* %m_operand2_addr_104, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_104"/></StgValue>
</operation>

<operation id="2654" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:673  %m_operand1_load_105 = load i32* %m_operand1_addr_105, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_105"/></StgValue>
</operation>

<operation id="2655" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:678  %m_operand2_load_105 = load i32* %m_operand2_addr_105, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_105"/></StgValue>
</operation>

<operation id="2656" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:680  %m_operand1_load_106 = load i32* %m_operand1_addr_106, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_106"/></StgValue>
</operation>

<operation id="2657" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1712" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:681  %tmp_5_105 = add i11 %j_cast314_cast2_cast1, -968 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_105"/></StgValue>
</operation>

<operation id="2658" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1713" bw="15" op_0_bw="11">
<![CDATA[
bb1.i:682  %tmp_5_105_cast1 = sext i11 %tmp_5_105 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_105_cast1"/></StgValue>
</operation>

<operation id="2659" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1714" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:683  %tmp_5_105_cast = zext i15 %tmp_5_105_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_105_cast"/></StgValue>
</operation>

<operation id="2660" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1715" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:684  %m_operand2_addr_106 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_105_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_106"/></StgValue>
</operation>

<operation id="2661" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:685  %m_operand2_load_106 = load i32* %m_operand2_addr_106, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_106"/></StgValue>
</operation>

<operation id="2662" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:687  %m_operand1_load_107 = load i32* %m_operand1_addr_107, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_107"/></StgValue>
</operation>

<operation id="2663" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:688  %tmp_5_106 = add i11 %j_cast314_cast2_cast1, -668 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_106"/></StgValue>
</operation>

<operation id="2664" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1720" bw="15" op_0_bw="11">
<![CDATA[
bb1.i:689  %tmp_5_106_cast1 = sext i11 %tmp_5_106 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_106_cast1"/></StgValue>
</operation>

<operation id="2665" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1721" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:690  %tmp_5_106_cast = zext i15 %tmp_5_106_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_106_cast"/></StgValue>
</operation>

<operation id="2666" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1722" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:691  %m_operand2_addr_107 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_106_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_107"/></StgValue>
</operation>

<operation id="2667" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:692  %m_operand2_load_107 = load i32* %m_operand2_addr_107, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_107"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2668" st_id="68" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:602  %tmp_6_93 = mul i32 %m_operand2_load_94, %m_operand1_load_94 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_93"/></StgValue>
</operation>

<operation id="2669" st_id="68" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:609  %tmp_6_94 = mul i32 %m_operand2_load_95, %m_operand1_load_95 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_94"/></StgValue>
</operation>

<operation id="2670" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2671" st_id="68" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2672" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2673" st_id="68" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2674" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2675" st_id="68" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2676" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2677" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2678" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2679" st_id="68" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2680" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:680  %m_operand1_load_106 = load i32* %m_operand1_addr_106, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_106"/></StgValue>
</operation>

<operation id="2681" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1716" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:685  %m_operand2_load_106 = load i32* %m_operand2_addr_106, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_106"/></StgValue>
</operation>

<operation id="2682" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:687  %m_operand1_load_107 = load i32* %m_operand1_addr_107, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_107"/></StgValue>
</operation>

<operation id="2683" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1723" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:692  %m_operand2_load_107 = load i32* %m_operand2_addr_107, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_107"/></StgValue>
</operation>

<operation id="2684" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:694  %m_operand1_load_108 = load i32* %m_operand1_addr_108, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_108"/></StgValue>
</operation>

<operation id="2685" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1726" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:695  %tmp_5_107 = add i10 %j_cast314_cast1_cast1, -368 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_107"/></StgValue>
</operation>

<operation id="2686" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1727" bw="15" op_0_bw="10">
<![CDATA[
bb1.i:696  %tmp_5_107_cast1 = sext i10 %tmp_5_107 to i15   ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_107_cast1"/></StgValue>
</operation>

<operation id="2687" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1728" bw="32" op_0_bw="15">
<![CDATA[
bb1.i:697  %tmp_5_107_cast = zext i15 %tmp_5_107_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_107_cast"/></StgValue>
</operation>

<operation id="2688" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1729" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:698  %m_operand2_addr_108 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_107_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_108"/></StgValue>
</operation>

<operation id="2689" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:699  %m_operand2_load_108 = load i32* %m_operand2_addr_108, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_108"/></StgValue>
</operation>

<operation id="2690" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:701  %m_operand1_load_109 = load i32* %m_operand1_addr_109, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_109"/></StgValue>
</operation>

<operation id="2691" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:702  %tmp_5_108 = add i16 %j_cast2, 32700            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_108"/></StgValue>
</operation>

<operation id="2692" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1734" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:703  %tmp_5_108_cast = zext i16 %tmp_5_108 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_108_cast"/></StgValue>
</operation>

<operation id="2693" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1735" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:704  %m_operand2_addr_109 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_108_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_109"/></StgValue>
</operation>

<operation id="2694" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:705  %m_operand2_load_109 = load i32* %m_operand2_addr_109, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_109"/></StgValue>
</operation>

<operation id="2695" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1987  %tmp91 = add i32 %tmp_6_90, %tmp_6_91           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2696" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1988  %tmp92 = add i32 %tmp91, %tmp_6_89              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2697" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:616  %tmp_6_95 = mul i32 %m_operand2_load_96, %m_operand1_load_96 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_95"/></StgValue>
</operation>

<operation id="2698" st_id="69" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:623  %tmp_6_96 = mul i32 %m_operand2_load_97, %m_operand1_load_97 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_96"/></StgValue>
</operation>

<operation id="2699" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2700" st_id="69" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2701" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2702" st_id="69" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2703" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2704" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2705" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2706" st_id="69" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2707" st_id="69" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2708" st_id="69" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2709" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1725" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:694  %m_operand1_load_108 = load i32* %m_operand1_addr_108, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_108"/></StgValue>
</operation>

<operation id="2710" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:699  %m_operand2_load_108 = load i32* %m_operand2_addr_108, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_108"/></StgValue>
</operation>

<operation id="2711" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:701  %m_operand1_load_109 = load i32* %m_operand1_addr_109, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_109"/></StgValue>
</operation>

<operation id="2712" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1736" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:705  %m_operand2_load_109 = load i32* %m_operand2_addr_109, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_109"/></StgValue>
</operation>

<operation id="2713" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:707  %m_operand1_load_110 = load i32* %m_operand1_addr_110, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_110"/></StgValue>
</operation>

<operation id="2714" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:708  %tmp_5_109 = add i16 %j_cast2, -32536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_109"/></StgValue>
</operation>

<operation id="2715" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1740" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:709  %tmp_5_109_cast = zext i16 %tmp_5_109 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_109_cast"/></StgValue>
</operation>

<operation id="2716" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1741" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:710  %m_operand2_addr_110 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_109_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_110"/></StgValue>
</operation>

<operation id="2717" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:711  %m_operand2_load_110 = load i32* %m_operand2_addr_110, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_110"/></StgValue>
</operation>

<operation id="2718" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:713  %m_operand1_load_111 = load i32* %m_operand1_addr_111, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_111"/></StgValue>
</operation>

<operation id="2719" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:714  %tmp_5_110 = add i16 %j_cast2, -32236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_110"/></StgValue>
</operation>

<operation id="2720" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1746" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:715  %tmp_5_110_cast = zext i16 %tmp_5_110 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_110_cast"/></StgValue>
</operation>

<operation id="2721" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1747" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:716  %m_operand2_addr_111 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_110_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_111"/></StgValue>
</operation>

<operation id="2722" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:717  %m_operand2_load_111 = load i32* %m_operand2_addr_111, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_111"/></StgValue>
</operation>

<operation id="2723" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1989  %tmp93 = add i32 %tmp92, %tmp90                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="2724" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1990  %tmp94 = add i32 %tmp93, %tmp89                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="2725" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1992  %tmp95 = add i32 %tmp_6_92, %tmp_6_93           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2726" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:630  %tmp_6_97 = mul i32 %m_operand2_load_98, %m_operand1_load_98 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_97"/></StgValue>
</operation>

<operation id="2727" st_id="70" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:637  %tmp_6_98 = mul i32 %m_operand2_load_99, %m_operand1_load_99 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_98"/></StgValue>
</operation>

<operation id="2728" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2729" st_id="70" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2730" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2731" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2732" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2733" st_id="70" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2734" st_id="70" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2735" st_id="70" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2736" st_id="70" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2737" st_id="70" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2738" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1738" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:707  %m_operand1_load_110 = load i32* %m_operand1_addr_110, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_110"/></StgValue>
</operation>

<operation id="2739" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1742" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:711  %m_operand2_load_110 = load i32* %m_operand2_addr_110, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_110"/></StgValue>
</operation>

<operation id="2740" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:713  %m_operand1_load_111 = load i32* %m_operand1_addr_111, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_111"/></StgValue>
</operation>

<operation id="2741" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:717  %m_operand2_load_111 = load i32* %m_operand2_addr_111, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_111"/></StgValue>
</operation>

<operation id="2742" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:719  %m_operand1_load_112 = load i32* %m_operand1_addr_112, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_112"/></StgValue>
</operation>

<operation id="2743" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:720  %tmp_5_111 = add i16 %j_cast2, -31936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_111"/></StgValue>
</operation>

<operation id="2744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1752" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:721  %tmp_5_111_cast = zext i16 %tmp_5_111 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_111_cast"/></StgValue>
</operation>

<operation id="2745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1753" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:722  %m_operand2_addr_112 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_111_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_112"/></StgValue>
</operation>

<operation id="2746" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:723  %m_operand2_load_112 = load i32* %m_operand2_addr_112, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_112"/></StgValue>
</operation>

<operation id="2747" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:725  %m_operand1_load_113 = load i32* %m_operand1_addr_113, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_113"/></StgValue>
</operation>

<operation id="2748" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:726  %tmp_5_112 = add i16 %j_cast2, -31636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_112"/></StgValue>
</operation>

<operation id="2749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:727  %tmp_5_112_cast = zext i16 %tmp_5_112 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_112_cast"/></StgValue>
</operation>

<operation id="2750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1759" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:728  %m_operand2_addr_113 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_112_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_113"/></StgValue>
</operation>

<operation id="2751" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:729  %m_operand2_load_113 = load i32* %m_operand2_addr_113, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_113"/></StgValue>
</operation>

<operation id="2752" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1991  %tmp86 = add i32 %tmp94, %tmp83                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="2753" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1993  %tmp96 = add i32 %tmp_6_94, %tmp_6_95           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="2754" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1994  %tmp97 = add i32 %tmp96, %tmp95                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2755" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:644  %tmp_6_99 = mul i32 %m_operand2_load_100, %m_operand1_load_100 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_99"/></StgValue>
</operation>

<operation id="2756" st_id="71" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:651  %tmp_6_100 = mul i32 %m_operand2_load_101, %m_operand1_load_101 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_100"/></StgValue>
</operation>

<operation id="2757" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2758" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2759" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2760" st_id="71" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2761" st_id="71" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2762" st_id="71" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2763" st_id="71" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2764" st_id="71" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2765" st_id="71" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2766" st_id="71" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2767" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:719  %m_operand1_load_112 = load i32* %m_operand1_addr_112, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_112"/></StgValue>
</operation>

<operation id="2768" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1754" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:723  %m_operand2_load_112 = load i32* %m_operand2_addr_112, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_112"/></StgValue>
</operation>

<operation id="2769" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:725  %m_operand1_load_113 = load i32* %m_operand1_addr_113, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_113"/></StgValue>
</operation>

<operation id="2770" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1760" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:729  %m_operand2_load_113 = load i32* %m_operand2_addr_113, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_113"/></StgValue>
</operation>

<operation id="2771" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:731  %m_operand1_load_114 = load i32* %m_operand1_addr_114, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_114"/></StgValue>
</operation>

<operation id="2772" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:732  %tmp_5_113 = add i16 %j_cast2, -31336           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_113"/></StgValue>
</operation>

<operation id="2773" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1764" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:733  %tmp_5_113_cast = zext i16 %tmp_5_113 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_113_cast"/></StgValue>
</operation>

<operation id="2774" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1765" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:734  %m_operand2_addr_114 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_113_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_114"/></StgValue>
</operation>

<operation id="2775" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:735  %m_operand2_load_114 = load i32* %m_operand2_addr_114, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_114"/></StgValue>
</operation>

<operation id="2776" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:737  %m_operand1_load_115 = load i32* %m_operand1_addr_115, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_115"/></StgValue>
</operation>

<operation id="2777" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:738  %tmp_5_114 = add i16 %j_cast2, -31036           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_114"/></StgValue>
</operation>

<operation id="2778" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:739  %tmp_5_114_cast = zext i16 %tmp_5_114 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_114_cast"/></StgValue>
</operation>

<operation id="2779" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:740  %m_operand2_addr_115 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_114_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_115"/></StgValue>
</operation>

<operation id="2780" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:741  %m_operand2_load_115 = load i32* %m_operand2_addr_115, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_115"/></StgValue>
</operation>

<operation id="2781" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1995  %tmp98 = add i32 %tmp_6_96, %tmp_6_97           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2782" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:658  %tmp_6_101 = mul i32 %m_operand2_load_102, %m_operand1_load_102 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_101"/></StgValue>
</operation>

<operation id="2783" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:665  %tmp_6_102 = mul i32 %m_operand2_load_103, %m_operand1_load_103 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_102"/></StgValue>
</operation>

<operation id="2784" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2785" st_id="72" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2786" st_id="72" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2787" st_id="72" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2788" st_id="72" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2789" st_id="72" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2790" st_id="72" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2791" st_id="72" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2792" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2793" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2794" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1762" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:731  %m_operand1_load_114 = load i32* %m_operand1_addr_114, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_114"/></StgValue>
</operation>

<operation id="2795" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1766" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:735  %m_operand2_load_114 = load i32* %m_operand2_addr_114, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_114"/></StgValue>
</operation>

<operation id="2796" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1768" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:737  %m_operand1_load_115 = load i32* %m_operand1_addr_115, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_115"/></StgValue>
</operation>

<operation id="2797" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1772" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:741  %m_operand2_load_115 = load i32* %m_operand2_addr_115, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_115"/></StgValue>
</operation>

<operation id="2798" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:743  %m_operand1_load_116 = load i32* %m_operand1_addr_116, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_116"/></StgValue>
</operation>

<operation id="2799" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:744  %tmp_5_115 = add i16 %j_cast2, -30736           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_115"/></StgValue>
</operation>

<operation id="2800" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:745  %tmp_5_115_cast = zext i16 %tmp_5_115 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_115_cast"/></StgValue>
</operation>

<operation id="2801" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1777" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:746  %m_operand2_addr_116 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_115_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_116"/></StgValue>
</operation>

<operation id="2802" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:747  %m_operand2_load_116 = load i32* %m_operand2_addr_116, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_116"/></StgValue>
</operation>

<operation id="2803" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:749  %m_operand1_load_117 = load i32* %m_operand1_addr_117, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_117"/></StgValue>
</operation>

<operation id="2804" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:750  %tmp_5_116 = add i16 %j_cast2, -30436           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_116"/></StgValue>
</operation>

<operation id="2805" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:751  %tmp_5_116_cast = zext i16 %tmp_5_116 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_116_cast"/></StgValue>
</operation>

<operation id="2806" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:752  %m_operand2_addr_117 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_116_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_117"/></StgValue>
</operation>

<operation id="2807" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:753  %m_operand2_load_117 = load i32* %m_operand2_addr_117, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_117"/></StgValue>
</operation>

<operation id="2808" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1996  %tmp99 = add i32 %tmp_6_99, %tmp_6_100          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="2809" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1997  %tmp100 = add i32 %tmp99, %tmp_6_98             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2810" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:672  %tmp_6_103 = mul i32 %m_operand2_load_104, %m_operand1_load_104 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_103"/></StgValue>
</operation>

<operation id="2811" st_id="73" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:679  %tmp_6_104 = mul i32 %m_operand2_load_105, %m_operand1_load_105 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_104"/></StgValue>
</operation>

<operation id="2812" st_id="73" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2813" st_id="73" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2814" st_id="73" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2815" st_id="73" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2816" st_id="73" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2817" st_id="73" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2818" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2819" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2820" st_id="73" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2821" st_id="73" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2822" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:743  %m_operand1_load_116 = load i32* %m_operand1_addr_116, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_116"/></StgValue>
</operation>

<operation id="2823" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1778" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:747  %m_operand2_load_116 = load i32* %m_operand2_addr_116, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_116"/></StgValue>
</operation>

<operation id="2824" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1780" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:749  %m_operand1_load_117 = load i32* %m_operand1_addr_117, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_117"/></StgValue>
</operation>

<operation id="2825" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:753  %m_operand2_load_117 = load i32* %m_operand2_addr_117, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_117"/></StgValue>
</operation>

<operation id="2826" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:755  %m_operand1_load_118 = load i32* %m_operand1_addr_118, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_118"/></StgValue>
</operation>

<operation id="2827" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:756  %tmp_5_117 = add i16 %j_cast2, -30136           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_117"/></StgValue>
</operation>

<operation id="2828" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1788" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:757  %tmp_5_117_cast = zext i16 %tmp_5_117 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_117_cast"/></StgValue>
</operation>

<operation id="2829" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1789" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:758  %m_operand2_addr_118 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_117_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_118"/></StgValue>
</operation>

<operation id="2830" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:759  %m_operand2_load_118 = load i32* %m_operand2_addr_118, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_118"/></StgValue>
</operation>

<operation id="2831" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:761  %m_operand1_load_119 = load i32* %m_operand1_addr_119, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_119"/></StgValue>
</operation>

<operation id="2832" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:762  %tmp_5_118 = add i16 %j_cast2, -29836           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_118"/></StgValue>
</operation>

<operation id="2833" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1794" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:763  %tmp_5_118_cast = zext i16 %tmp_5_118 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_118_cast"/></StgValue>
</operation>

<operation id="2834" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:764  %m_operand2_addr_119 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_118_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_119"/></StgValue>
</operation>

<operation id="2835" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:765  %m_operand2_load_119 = load i32* %m_operand2_addr_119, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_119"/></StgValue>
</operation>

<operation id="2836" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1998  %tmp101 = add i32 %tmp100, %tmp98               ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="2837" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1999  %tmp102 = add i32 %tmp101, %tmp97               ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="2838" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2000  %tmp104 = add i32 %tmp_6_101, %tmp_6_102        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2839" st_id="74" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:686  %tmp_6_105 = mul i32 %m_operand2_load_106, %m_operand1_load_106 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_105"/></StgValue>
</operation>

<operation id="2840" st_id="74" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:693  %tmp_6_106 = mul i32 %m_operand2_load_107, %m_operand1_load_107 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_106"/></StgValue>
</operation>

<operation id="2841" st_id="74" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2842" st_id="74" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2843" st_id="74" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2844" st_id="74" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2845" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2846" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2847" st_id="74" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2848" st_id="74" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2849" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2850" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2851" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1786" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:755  %m_operand1_load_118 = load i32* %m_operand1_addr_118, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_118"/></StgValue>
</operation>

<operation id="2852" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1790" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:759  %m_operand2_load_118 = load i32* %m_operand2_addr_118, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_118"/></StgValue>
</operation>

<operation id="2853" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1792" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:761  %m_operand1_load_119 = load i32* %m_operand1_addr_119, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_119"/></StgValue>
</operation>

<operation id="2854" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:765  %m_operand2_load_119 = load i32* %m_operand2_addr_119, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_119"/></StgValue>
</operation>

<operation id="2855" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:767  %m_operand1_load_120 = load i32* %m_operand1_addr_120, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_120"/></StgValue>
</operation>

<operation id="2856" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:768  %tmp_5_119 = add i16 %j_cast2, -29536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_119"/></StgValue>
</operation>

<operation id="2857" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1800" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:769  %tmp_5_119_cast = zext i16 %tmp_5_119 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_119_cast"/></StgValue>
</operation>

<operation id="2858" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1801" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:770  %m_operand2_addr_120 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_119_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_120"/></StgValue>
</operation>

<operation id="2859" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:771  %m_operand2_load_120 = load i32* %m_operand2_addr_120, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_120"/></StgValue>
</operation>

<operation id="2860" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:773  %m_operand1_load_121 = load i32* %m_operand1_addr_121, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_121"/></StgValue>
</operation>

<operation id="2861" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:774  %tmp_5_120 = add i16 %j_cast2, -29236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_120"/></StgValue>
</operation>

<operation id="2862" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1806" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:775  %tmp_5_120_cast = zext i16 %tmp_5_120 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_120_cast"/></StgValue>
</operation>

<operation id="2863" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1807" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:776  %m_operand2_addr_121 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_120_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_121"/></StgValue>
</operation>

<operation id="2864" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:777  %m_operand2_load_121 = load i32* %m_operand2_addr_121, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_121"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2865" st_id="75" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:700  %tmp_6_107 = mul i32 %m_operand2_load_108, %m_operand1_load_108 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_107"/></StgValue>
</operation>

<operation id="2866" st_id="75" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:706  %tmp_6_108 = mul i32 %m_operand2_load_109, %m_operand1_load_109 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_108"/></StgValue>
</operation>

<operation id="2867" st_id="75" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2868" st_id="75" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2869" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2870" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2871" st_id="75" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2872" st_id="75" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2873" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2874" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2875" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="2876" st_id="75" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="2877" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1798" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:767  %m_operand1_load_120 = load i32* %m_operand1_addr_120, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_120"/></StgValue>
</operation>

<operation id="2878" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1802" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:771  %m_operand2_load_120 = load i32* %m_operand2_addr_120, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_120"/></StgValue>
</operation>

<operation id="2879" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1804" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:773  %m_operand1_load_121 = load i32* %m_operand1_addr_121, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_121"/></StgValue>
</operation>

<operation id="2880" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:777  %m_operand2_load_121 = load i32* %m_operand2_addr_121, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_121"/></StgValue>
</operation>

<operation id="2881" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:779  %m_operand1_load_122 = load i32* %m_operand1_addr_122, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_122"/></StgValue>
</operation>

<operation id="2882" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:780  %tmp_5_121 = add i16 %j_cast2, -28936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_121"/></StgValue>
</operation>

<operation id="2883" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1812" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:781  %tmp_5_121_cast = zext i16 %tmp_5_121 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_121_cast"/></StgValue>
</operation>

<operation id="2884" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1813" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:782  %m_operand2_addr_122 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_121_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_122"/></StgValue>
</operation>

<operation id="2885" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:783  %m_operand2_load_122 = load i32* %m_operand2_addr_122, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_122"/></StgValue>
</operation>

<operation id="2886" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:785  %m_operand1_load_123 = load i32* %m_operand1_addr_123, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_123"/></StgValue>
</operation>

<operation id="2887" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:786  %tmp_5_122 = add i16 %j_cast2, -28636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_122"/></StgValue>
</operation>

<operation id="2888" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1818" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:787  %tmp_5_122_cast = zext i16 %tmp_5_122 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_122_cast"/></StgValue>
</operation>

<operation id="2889" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1819" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:788  %m_operand2_addr_123 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_122_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_123"/></StgValue>
</operation>

<operation id="2890" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:789  %m_operand2_load_123 = load i32* %m_operand2_addr_123, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_123"/></StgValue>
</operation>

<operation id="2891" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2001  %tmp105 = add i32 %tmp_6_104, %tmp_6_105        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="2892" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2002  %tmp106 = add i32 %tmp105, %tmp_6_103           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2893" st_id="76" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:712  %tmp_6_109 = mul i32 %m_operand2_load_110, %m_operand1_load_110 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_109"/></StgValue>
</operation>

<operation id="2894" st_id="76" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:718  %tmp_6_110 = mul i32 %m_operand2_load_111, %m_operand1_load_111 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_110"/></StgValue>
</operation>

<operation id="2895" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2896" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2897" st_id="76" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2898" st_id="76" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2899" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2900" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2901" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="2902" st_id="76" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="2903" st_id="76" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="2904" st_id="76" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="2905" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:779  %m_operand1_load_122 = load i32* %m_operand1_addr_122, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_122"/></StgValue>
</operation>

<operation id="2906" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1814" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:783  %m_operand2_load_122 = load i32* %m_operand2_addr_122, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_122"/></StgValue>
</operation>

<operation id="2907" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1816" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:785  %m_operand1_load_123 = load i32* %m_operand1_addr_123, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_123"/></StgValue>
</operation>

<operation id="2908" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1820" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:789  %m_operand2_load_123 = load i32* %m_operand2_addr_123, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_123"/></StgValue>
</operation>

<operation id="2909" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:791  %m_operand1_load_124 = load i32* %m_operand1_addr_124, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_124"/></StgValue>
</operation>

<operation id="2910" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:792  %tmp_5_123 = add i16 %j_cast2, -28336           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_123"/></StgValue>
</operation>

<operation id="2911" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1824" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:793  %tmp_5_123_cast = zext i16 %tmp_5_123 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_123_cast"/></StgValue>
</operation>

<operation id="2912" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1825" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:794  %m_operand2_addr_124 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_123_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_124"/></StgValue>
</operation>

<operation id="2913" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:795  %m_operand2_load_124 = load i32* %m_operand2_addr_124, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_124"/></StgValue>
</operation>

<operation id="2914" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:797  %m_operand1_load_125 = load i32* %m_operand1_addr_125, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_125"/></StgValue>
</operation>

<operation id="2915" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:798  %tmp_5_124 = add i16 %j_cast2, -28036           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_124"/></StgValue>
</operation>

<operation id="2916" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1830" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:799  %tmp_5_124_cast = zext i16 %tmp_5_124 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_124_cast"/></StgValue>
</operation>

<operation id="2917" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1831" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:800  %m_operand2_addr_125 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_124_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_125"/></StgValue>
</operation>

<operation id="2918" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:801  %m_operand2_load_125 = load i32* %m_operand2_addr_125, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_125"/></StgValue>
</operation>

<operation id="2919" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2003  %tmp107 = add i32 %tmp106, %tmp104              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="2920" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2004  %tmp108 = add i32 %tmp_6_106, %tmp_6_107        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2921" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:724  %tmp_6_111 = mul i32 %m_operand2_load_112, %m_operand1_load_112 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_111"/></StgValue>
</operation>

<operation id="2922" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:730  %tmp_6_112 = mul i32 %m_operand2_load_113, %m_operand1_load_113 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_112"/></StgValue>
</operation>

<operation id="2923" st_id="77" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2924" st_id="77" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2925" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2926" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2927" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="2928" st_id="77" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="2929" st_id="77" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="2930" st_id="77" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="2931" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="2932" st_id="77" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="2933" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:791  %m_operand1_load_124 = load i32* %m_operand1_addr_124, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_124"/></StgValue>
</operation>

<operation id="2934" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1826" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:795  %m_operand2_load_124 = load i32* %m_operand2_addr_124, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_124"/></StgValue>
</operation>

<operation id="2935" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:797  %m_operand1_load_125 = load i32* %m_operand1_addr_125, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_125"/></StgValue>
</operation>

<operation id="2936" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1832" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:801  %m_operand2_load_125 = load i32* %m_operand2_addr_125, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_125"/></StgValue>
</operation>

<operation id="2937" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:803  %m_operand1_load_126 = load i32* %m_operand1_addr_126, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_126"/></StgValue>
</operation>

<operation id="2938" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:804  %tmp_5_125 = add i16 %j_cast2, -27736           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_125"/></StgValue>
</operation>

<operation id="2939" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:805  %tmp_5_125_cast = zext i16 %tmp_5_125 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_125_cast"/></StgValue>
</operation>

<operation id="2940" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1837" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:806  %m_operand2_addr_126 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_125_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_126"/></StgValue>
</operation>

<operation id="2941" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:807  %m_operand2_load_126 = load i32* %m_operand2_addr_126, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_126"/></StgValue>
</operation>

<operation id="2942" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1840" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:809  %m_operand1_load_127 = load i32* %m_operand1_addr_127, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_127"/></StgValue>
</operation>

<operation id="2943" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:810  %tmp_5_126 = add i16 %j_cast2, -27436           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_126"/></StgValue>
</operation>

<operation id="2944" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1842" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:811  %tmp_5_126_cast = zext i16 %tmp_5_126 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_126_cast"/></StgValue>
</operation>

<operation id="2945" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1843" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:812  %m_operand2_addr_127 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_126_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_127"/></StgValue>
</operation>

<operation id="2946" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:813  %m_operand2_load_127 = load i32* %m_operand2_addr_127, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_127"/></StgValue>
</operation>

<operation id="2947" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2005  %tmp109 = add i32 %tmp_6_109, %tmp_6_110        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="2948" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2006  %tmp110 = add i32 %tmp109, %tmp_6_108           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2949" st_id="78" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:736  %tmp_6_113 = mul i32 %m_operand2_load_114, %m_operand1_load_114 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_113"/></StgValue>
</operation>

<operation id="2950" st_id="78" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:742  %tmp_6_114 = mul i32 %m_operand2_load_115, %m_operand1_load_115 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_114"/></StgValue>
</operation>

<operation id="2951" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2952" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2953" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="2954" st_id="78" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="2955" st_id="78" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="2956" st_id="78" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="2957" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="2958" st_id="78" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="2959" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="2960" st_id="78" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="2961" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:803  %m_operand1_load_126 = load i32* %m_operand1_addr_126, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_126"/></StgValue>
</operation>

<operation id="2962" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1838" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:807  %m_operand2_load_126 = load i32* %m_operand2_addr_126, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_126"/></StgValue>
</operation>

<operation id="2963" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1840" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:809  %m_operand1_load_127 = load i32* %m_operand1_addr_127, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_127"/></StgValue>
</operation>

<operation id="2964" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1844" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:813  %m_operand2_load_127 = load i32* %m_operand2_addr_127, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_127"/></StgValue>
</operation>

<operation id="2965" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:815  %m_operand1_load_128 = load i32* %m_operand1_addr_128, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_128"/></StgValue>
</operation>

<operation id="2966" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:816  %tmp_5_127 = or i16 %j_cast2, -27136            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_127"/></StgValue>
</operation>

<operation id="2967" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:817  %tmp_5_127_cast = zext i16 %tmp_5_127 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_127_cast"/></StgValue>
</operation>

<operation id="2968" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:818  %m_operand2_addr_128 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_127_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_128"/></StgValue>
</operation>

<operation id="2969" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:819  %m_operand2_load_128 = load i32* %m_operand2_addr_128, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_128"/></StgValue>
</operation>

<operation id="2970" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:821  %m_operand1_load_129 = load i32* %m_operand1_addr_129, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_129"/></StgValue>
</operation>

<operation id="2971" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:822  %tmp_5_128 = add i16 %j_cast2, -26836           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_128"/></StgValue>
</operation>

<operation id="2972" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1854" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:823  %tmp_5_128_cast = zext i16 %tmp_5_128 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_128_cast"/></StgValue>
</operation>

<operation id="2973" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1855" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:824  %m_operand2_addr_129 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_128_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_129"/></StgValue>
</operation>

<operation id="2974" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:825  %m_operand2_load_129 = load i32* %m_operand2_addr_129, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_129"/></StgValue>
</operation>

<operation id="2975" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2007  %tmp111 = add i32 %tmp110, %tmp108              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="2976" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2008  %tmp112 = add i32 %tmp111, %tmp107              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="2977" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2011  %tmp113 = add i32 %tmp_6_111, %tmp_6_112        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2978" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:748  %tmp_6_115 = mul i32 %m_operand2_load_116, %m_operand1_load_116 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_115"/></StgValue>
</operation>

<operation id="2979" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:754  %tmp_6_116 = mul i32 %m_operand2_load_117, %m_operand1_load_117 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_116"/></StgValue>
</operation>

<operation id="2980" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="2981" st_id="79" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="2982" st_id="79" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="2983" st_id="79" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="2984" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="2985" st_id="79" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="2986" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="2987" st_id="79" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="2988" st_id="79" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="2989" st_id="79" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="2990" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1846" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:815  %m_operand1_load_128 = load i32* %m_operand1_addr_128, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_128"/></StgValue>
</operation>

<operation id="2991" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1850" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:819  %m_operand2_load_128 = load i32* %m_operand2_addr_128, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_128"/></StgValue>
</operation>

<operation id="2992" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:821  %m_operand1_load_129 = load i32* %m_operand1_addr_129, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_129"/></StgValue>
</operation>

<operation id="2993" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1856" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:825  %m_operand2_load_129 = load i32* %m_operand2_addr_129, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_129"/></StgValue>
</operation>

<operation id="2994" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:827  %m_operand1_load_130 = load i32* %m_operand1_addr_130, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_130"/></StgValue>
</operation>

<operation id="2995" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:828  %tmp_5_129 = add i16 %j_cast2, -26536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_129"/></StgValue>
</operation>

<operation id="2996" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:829  %tmp_5_129_cast = zext i16 %tmp_5_129 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_129_cast"/></StgValue>
</operation>

<operation id="2997" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:830  %m_operand2_addr_130 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_129_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_130"/></StgValue>
</operation>

<operation id="2998" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:831  %m_operand2_load_130 = load i32* %m_operand2_addr_130, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_130"/></StgValue>
</operation>

<operation id="2999" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:833  %m_operand1_load_131 = load i32* %m_operand1_addr_131, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_131"/></StgValue>
</operation>

<operation id="3000" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:834  %tmp_5_130 = add i16 %j_cast2, -26236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_130"/></StgValue>
</operation>

<operation id="3001" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1866" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:835  %tmp_5_130_cast = zext i16 %tmp_5_130 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_130_cast"/></StgValue>
</operation>

<operation id="3002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1867" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:836  %m_operand2_addr_131 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_130_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_131"/></StgValue>
</operation>

<operation id="3003" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1868" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:837  %m_operand2_load_131 = load i32* %m_operand2_addr_131, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_131"/></StgValue>
</operation>

<operation id="3004" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2009  %tmp103 = add i32 %tmp112, %tmp102              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="3005" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2010  %tmp85 = add i32 %tmp103, %tmp86                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="3006" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2012  %tmp114 = add i32 %tmp_6_113, %tmp_6_114        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="3007" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2013  %tmp115 = add i32 %tmp114, %tmp113              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3008" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:760  %tmp_6_117 = mul i32 %m_operand2_load_118, %m_operand1_load_118 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_117"/></StgValue>
</operation>

<operation id="3009" st_id="80" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:766  %tmp_6_118 = mul i32 %m_operand2_load_119, %m_operand1_load_119 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_118"/></StgValue>
</operation>

<operation id="3010" st_id="80" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="3011" st_id="80" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="3012" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="3013" st_id="80" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="3014" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="3015" st_id="80" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="3016" st_id="80" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="3017" st_id="80" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="3018" st_id="80" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3019" st_id="80" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3020" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1858" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:827  %m_operand1_load_130 = load i32* %m_operand1_addr_130, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_130"/></StgValue>
</operation>

<operation id="3021" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:831  %m_operand2_load_130 = load i32* %m_operand2_addr_130, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_130"/></StgValue>
</operation>

<operation id="3022" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1864" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:833  %m_operand1_load_131 = load i32* %m_operand1_addr_131, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_131"/></StgValue>
</operation>

<operation id="3023" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1868" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:837  %m_operand2_load_131 = load i32* %m_operand2_addr_131, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_131"/></StgValue>
</operation>

<operation id="3024" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:839  %m_operand1_load_132 = load i32* %m_operand1_addr_132, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_132"/></StgValue>
</operation>

<operation id="3025" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:840  %tmp_5_131 = add i16 %j_cast2, -25936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_131"/></StgValue>
</operation>

<operation id="3026" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1872" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:841  %tmp_5_131_cast = zext i16 %tmp_5_131 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_131_cast"/></StgValue>
</operation>

<operation id="3027" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:842  %m_operand2_addr_132 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_131_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_132"/></StgValue>
</operation>

<operation id="3028" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:843  %m_operand2_load_132 = load i32* %m_operand2_addr_132, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_132"/></StgValue>
</operation>

<operation id="3029" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:845  %m_operand1_load_133 = load i32* %m_operand1_addr_133, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_133"/></StgValue>
</operation>

<operation id="3030" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:846  %tmp_5_132 = add i16 %j_cast2, -25636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_132"/></StgValue>
</operation>

<operation id="3031" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1878" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:847  %tmp_5_132_cast = zext i16 %tmp_5_132 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_132_cast"/></StgValue>
</operation>

<operation id="3032" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1879" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:848  %m_operand2_addr_133 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_132_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_133"/></StgValue>
</operation>

<operation id="3033" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:849  %m_operand2_load_133 = load i32* %m_operand2_addr_133, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_133"/></StgValue>
</operation>

<operation id="3034" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2014  %tmp116 = add i32 %tmp_6_115, %tmp_6_116        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="3035" st_id="81" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:772  %tmp_6_119 = mul i32 %m_operand2_load_120, %m_operand1_load_120 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_119"/></StgValue>
</operation>

<operation id="3036" st_id="81" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:778  %tmp_6_120 = mul i32 %m_operand2_load_121, %m_operand1_load_121 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_120"/></StgValue>
</operation>

<operation id="3037" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="3038" st_id="81" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="3039" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="3040" st_id="81" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="3041" st_id="81" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="3042" st_id="81" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="3043" st_id="81" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3044" st_id="81" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3045" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3046" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3047" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1870" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:839  %m_operand1_load_132 = load i32* %m_operand1_addr_132, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_132"/></StgValue>
</operation>

<operation id="3048" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:843  %m_operand2_load_132 = load i32* %m_operand2_addr_132, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_132"/></StgValue>
</operation>

<operation id="3049" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1876" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:845  %m_operand1_load_133 = load i32* %m_operand1_addr_133, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_133"/></StgValue>
</operation>

<operation id="3050" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:849  %m_operand2_load_133 = load i32* %m_operand2_addr_133, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_133"/></StgValue>
</operation>

<operation id="3051" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:851  %m_operand1_load_134 = load i32* %m_operand1_addr_134, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_134"/></StgValue>
</operation>

<operation id="3052" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:852  %tmp_5_133 = add i16 %j_cast2, -25336           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_133"/></StgValue>
</operation>

<operation id="3053" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1884" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:853  %tmp_5_133_cast = zext i16 %tmp_5_133 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_133_cast"/></StgValue>
</operation>

<operation id="3054" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1885" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:854  %m_operand2_addr_134 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_133_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_134"/></StgValue>
</operation>

<operation id="3055" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:855  %m_operand2_load_134 = load i32* %m_operand2_addr_134, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_134"/></StgValue>
</operation>

<operation id="3056" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:857  %m_operand1_load_135 = load i32* %m_operand1_addr_135, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_135"/></StgValue>
</operation>

<operation id="3057" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:858  %tmp_5_134 = add i16 %j_cast2, -25036           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_134"/></StgValue>
</operation>

<operation id="3058" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1890" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:859  %tmp_5_134_cast = zext i16 %tmp_5_134 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_134_cast"/></StgValue>
</operation>

<operation id="3059" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1891" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:860  %m_operand2_addr_135 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_134_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_135"/></StgValue>
</operation>

<operation id="3060" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:861  %m_operand2_load_135 = load i32* %m_operand2_addr_135, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_135"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="3061" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:784  %tmp_6_121 = mul i32 %m_operand2_load_122, %m_operand1_load_122 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_121"/></StgValue>
</operation>

<operation id="3062" st_id="82" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:790  %tmp_6_122 = mul i32 %m_operand2_load_123, %m_operand1_load_123 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_122"/></StgValue>
</operation>

<operation id="3063" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="3064" st_id="82" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="3065" st_id="82" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="3066" st_id="82" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="3067" st_id="82" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3068" st_id="82" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3069" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3070" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3071" st_id="82" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3072" st_id="82" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3073" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1882" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:851  %m_operand1_load_134 = load i32* %m_operand1_addr_134, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_134"/></StgValue>
</operation>

<operation id="3074" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:855  %m_operand2_load_134 = load i32* %m_operand2_addr_134, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_134"/></StgValue>
</operation>

<operation id="3075" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:857  %m_operand1_load_135 = load i32* %m_operand1_addr_135, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_135"/></StgValue>
</operation>

<operation id="3076" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1892" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:861  %m_operand2_load_135 = load i32* %m_operand2_addr_135, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_135"/></StgValue>
</operation>

<operation id="3077" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:863  %m_operand1_load_136 = load i32* %m_operand1_addr_136, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_136"/></StgValue>
</operation>

<operation id="3078" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:864  %tmp_5_135 = add i16 %j_cast2, -24736           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_135"/></StgValue>
</operation>

<operation id="3079" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1896" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:865  %tmp_5_135_cast = zext i16 %tmp_5_135 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_135_cast"/></StgValue>
</operation>

<operation id="3080" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1897" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:866  %m_operand2_addr_136 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_135_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_136"/></StgValue>
</operation>

<operation id="3081" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:867  %m_operand2_load_136 = load i32* %m_operand2_addr_136, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_136"/></StgValue>
</operation>

<operation id="3082" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:869  %m_operand1_load_137 = load i32* %m_operand1_addr_137, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_137"/></StgValue>
</operation>

<operation id="3083" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:870  %tmp_5_136 = add i16 %j_cast2, -24436           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_136"/></StgValue>
</operation>

<operation id="3084" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1902" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:871  %tmp_5_136_cast = zext i16 %tmp_5_136 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_136_cast"/></StgValue>
</operation>

<operation id="3085" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1903" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:872  %m_operand2_addr_137 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_136_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_137"/></StgValue>
</operation>

<operation id="3086" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:873  %m_operand2_load_137 = load i32* %m_operand2_addr_137, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_137"/></StgValue>
</operation>

<operation id="3087" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2015  %tmp117 = add i32 %tmp_6_118, %tmp_6_119        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="3088" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2016  %tmp118 = add i32 %tmp117, %tmp_6_117           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="3089" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:796  %tmp_6_123 = mul i32 %m_operand2_load_124, %m_operand1_load_124 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_123"/></StgValue>
</operation>

<operation id="3090" st_id="83" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:802  %tmp_6_124 = mul i32 %m_operand2_load_125, %m_operand1_load_125 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_124"/></StgValue>
</operation>

<operation id="3091" st_id="83" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="3092" st_id="83" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="3093" st_id="83" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3094" st_id="83" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3095" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3096" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3097" st_id="83" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3098" st_id="83" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3099" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3100" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3101" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1894" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:863  %m_operand1_load_136 = load i32* %m_operand1_addr_136, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_136"/></StgValue>
</operation>

<operation id="3102" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1898" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:867  %m_operand2_load_136 = load i32* %m_operand2_addr_136, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_136"/></StgValue>
</operation>

<operation id="3103" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:869  %m_operand1_load_137 = load i32* %m_operand1_addr_137, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_137"/></StgValue>
</operation>

<operation id="3104" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:873  %m_operand2_load_137 = load i32* %m_operand2_addr_137, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_137"/></StgValue>
</operation>

<operation id="3105" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:875  %m_operand1_load_138 = load i32* %m_operand1_addr_138, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_138"/></StgValue>
</operation>

<operation id="3106" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:876  %tmp_5_137 = add i16 %j_cast2, -24136           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_137"/></StgValue>
</operation>

<operation id="3107" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1908" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:877  %tmp_5_137_cast = zext i16 %tmp_5_137 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_137_cast"/></StgValue>
</operation>

<operation id="3108" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1909" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:878  %m_operand2_addr_138 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_137_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_138"/></StgValue>
</operation>

<operation id="3109" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:879  %m_operand2_load_138 = load i32* %m_operand2_addr_138, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_138"/></StgValue>
</operation>

<operation id="3110" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:881  %m_operand1_load_139 = load i32* %m_operand1_addr_139, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_139"/></StgValue>
</operation>

<operation id="3111" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:882  %tmp_5_138 = add i16 %j_cast2, -23836           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_138"/></StgValue>
</operation>

<operation id="3112" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:883  %tmp_5_138_cast = zext i16 %tmp_5_138 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_138_cast"/></StgValue>
</operation>

<operation id="3113" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1915" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:884  %m_operand2_addr_139 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_138_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_139"/></StgValue>
</operation>

<operation id="3114" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:885  %m_operand2_load_139 = load i32* %m_operand2_addr_139, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_139"/></StgValue>
</operation>

<operation id="3115" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2017  %tmp119 = add i32 %tmp118, %tmp116              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="3116" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2018  %tmp120 = add i32 %tmp119, %tmp115              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="3117" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2019  %tmp123 = add i32 %tmp_6_120, %tmp_6_121        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3118" st_id="84" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:808  %tmp_6_125 = mul i32 %m_operand2_load_126, %m_operand1_load_126 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_125"/></StgValue>
</operation>

<operation id="3119" st_id="84" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:814  %tmp_6_126 = mul i32 %m_operand2_load_127, %m_operand1_load_127 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_126"/></StgValue>
</operation>

<operation id="3120" st_id="84" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3121" st_id="84" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3122" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3123" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3124" st_id="84" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3125" st_id="84" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3126" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3127" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3128" st_id="84" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3129" st_id="84" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3130" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:875  %m_operand1_load_138 = load i32* %m_operand1_addr_138, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_138"/></StgValue>
</operation>

<operation id="3131" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1910" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:879  %m_operand2_load_138 = load i32* %m_operand2_addr_138, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_138"/></StgValue>
</operation>

<operation id="3132" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:881  %m_operand1_load_139 = load i32* %m_operand1_addr_139, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_139"/></StgValue>
</operation>

<operation id="3133" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1916" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:885  %m_operand2_load_139 = load i32* %m_operand2_addr_139, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_139"/></StgValue>
</operation>

<operation id="3134" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:887  %m_operand1_load_140 = load i32* %m_operand1_addr_140, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_140"/></StgValue>
</operation>

<operation id="3135" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:888  %tmp_5_139 = add i16 %j_cast2, -23536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_139"/></StgValue>
</operation>

<operation id="3136" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1920" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:889  %tmp_5_139_cast = zext i16 %tmp_5_139 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_139_cast"/></StgValue>
</operation>

<operation id="3137" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1921" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:890  %m_operand2_addr_140 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_139_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_140"/></StgValue>
</operation>

<operation id="3138" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:891  %m_operand2_load_140 = load i32* %m_operand2_addr_140, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_140"/></StgValue>
</operation>

<operation id="3139" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1924" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:893  %m_operand1_load_141 = load i32* %m_operand1_addr_141, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_141"/></StgValue>
</operation>

<operation id="3140" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:894  %tmp_5_140 = add i16 %j_cast2, -23236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_140"/></StgValue>
</operation>

<operation id="3141" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:895  %tmp_5_140_cast = zext i16 %tmp_5_140 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_140_cast"/></StgValue>
</operation>

<operation id="3142" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1927" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:896  %m_operand2_addr_141 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_140_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_141"/></StgValue>
</operation>

<operation id="3143" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:897  %m_operand2_load_141 = load i32* %m_operand2_addr_141, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_141"/></StgValue>
</operation>

<operation id="3144" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3051" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2020  %tmp124 = add i32 %tmp_6_123, %tmp_6_124        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="3145" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2021  %tmp125 = add i32 %tmp124, %tmp_6_122           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3146" st_id="85" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:820  %tmp_6_127 = mul i32 %m_operand2_load_128, %m_operand1_load_128 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_127"/></StgValue>
</operation>

<operation id="3147" st_id="85" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:826  %tmp_6_128 = mul i32 %m_operand2_load_129, %m_operand1_load_129 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_128"/></StgValue>
</operation>

<operation id="3148" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3149" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3150" st_id="85" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3151" st_id="85" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3152" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3153" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3154" st_id="85" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3155" st_id="85" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3156" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3157" st_id="85" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3158" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1918" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:887  %m_operand1_load_140 = load i32* %m_operand1_addr_140, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_140"/></StgValue>
</operation>

<operation id="3159" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1922" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:891  %m_operand2_load_140 = load i32* %m_operand2_addr_140, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_140"/></StgValue>
</operation>

<operation id="3160" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1924" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:893  %m_operand1_load_141 = load i32* %m_operand1_addr_141, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_141"/></StgValue>
</operation>

<operation id="3161" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1928" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:897  %m_operand2_load_141 = load i32* %m_operand2_addr_141, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_141"/></StgValue>
</operation>

<operation id="3162" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:899  %m_operand1_load_142 = load i32* %m_operand1_addr_142, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_142"/></StgValue>
</operation>

<operation id="3163" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:900  %tmp_5_141 = add i16 %j_cast2, -22936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_141"/></StgValue>
</operation>

<operation id="3164" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1932" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:901  %tmp_5_141_cast = zext i16 %tmp_5_141 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_141_cast"/></StgValue>
</operation>

<operation id="3165" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1933" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:902  %m_operand2_addr_142 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_141_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_142"/></StgValue>
</operation>

<operation id="3166" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:903  %m_operand2_load_142 = load i32* %m_operand2_addr_142, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_142"/></StgValue>
</operation>

<operation id="3167" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:905  %m_operand1_load_143 = load i32* %m_operand1_addr_143, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_143"/></StgValue>
</operation>

<operation id="3168" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:906  %tmp_5_142 = add i16 %j_cast2, -22636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_142"/></StgValue>
</operation>

<operation id="3169" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:907  %tmp_5_142_cast = zext i16 %tmp_5_142 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_142_cast"/></StgValue>
</operation>

<operation id="3170" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:908  %m_operand2_addr_143 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_142_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_143"/></StgValue>
</operation>

<operation id="3171" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:909  %m_operand2_load_143 = load i32* %m_operand2_addr_143, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_143"/></StgValue>
</operation>

<operation id="3172" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2022  %tmp126 = add i32 %tmp125, %tmp123              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="3173" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2023  %tmp127 = add i32 %tmp_6_125, %tmp_6_126        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3174" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:832  %tmp_6_129 = mul i32 %m_operand2_load_130, %m_operand1_load_130 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_129"/></StgValue>
</operation>

<operation id="3175" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:838  %tmp_6_130 = mul i32 %m_operand2_load_131, %m_operand1_load_131 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_130"/></StgValue>
</operation>

<operation id="3176" st_id="86" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3177" st_id="86" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3178" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3179" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3180" st_id="86" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3181" st_id="86" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3182" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3183" st_id="86" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3184" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3185" st_id="86" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3186" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:899  %m_operand1_load_142 = load i32* %m_operand1_addr_142, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_142"/></StgValue>
</operation>

<operation id="3187" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1934" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:903  %m_operand2_load_142 = load i32* %m_operand2_addr_142, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_142"/></StgValue>
</operation>

<operation id="3188" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1936" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:905  %m_operand1_load_143 = load i32* %m_operand1_addr_143, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_143"/></StgValue>
</operation>

<operation id="3189" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:909  %m_operand2_load_143 = load i32* %m_operand2_addr_143, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_143"/></StgValue>
</operation>

<operation id="3190" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:911  %m_operand1_load_144 = load i32* %m_operand1_addr_144, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_144"/></StgValue>
</operation>

<operation id="3191" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:912  %tmp_5_143 = add i16 %j_cast2, -22336           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_143"/></StgValue>
</operation>

<operation id="3192" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1944" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:913  %tmp_5_143_cast = zext i16 %tmp_5_143 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_143_cast"/></StgValue>
</operation>

<operation id="3193" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1945" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:914  %m_operand2_addr_144 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_143_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_144"/></StgValue>
</operation>

<operation id="3194" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:915  %m_operand2_load_144 = load i32* %m_operand2_addr_144, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_144"/></StgValue>
</operation>

<operation id="3195" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:917  %m_operand1_load_145 = load i32* %m_operand1_addr_145, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_145"/></StgValue>
</operation>

<operation id="3196" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:918  %tmp_5_144 = add i16 %j_cast2, -22036           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_144"/></StgValue>
</operation>

<operation id="3197" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1950" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:919  %tmp_5_144_cast = zext i16 %tmp_5_144 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_144_cast"/></StgValue>
</operation>

<operation id="3198" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:920  %m_operand2_addr_145 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_144_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_145"/></StgValue>
</operation>

<operation id="3199" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:921  %m_operand2_load_145 = load i32* %m_operand2_addr_145, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_145"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3200" st_id="87" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:844  %tmp_6_131 = mul i32 %m_operand2_load_132, %m_operand1_load_132 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_131"/></StgValue>
</operation>

<operation id="3201" st_id="87" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:850  %tmp_6_132 = mul i32 %m_operand2_load_133, %m_operand1_load_133 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_132"/></StgValue>
</operation>

<operation id="3202" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3203" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3204" st_id="87" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3205" st_id="87" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3206" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3207" st_id="87" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3208" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3209" st_id="87" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3210" st_id="87" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3211" st_id="87" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3212" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1942" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:911  %m_operand1_load_144 = load i32* %m_operand1_addr_144, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_144"/></StgValue>
</operation>

<operation id="3213" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1946" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:915  %m_operand2_load_144 = load i32* %m_operand2_addr_144, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_144"/></StgValue>
</operation>

<operation id="3214" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1948" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:917  %m_operand1_load_145 = load i32* %m_operand1_addr_145, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_145"/></StgValue>
</operation>

<operation id="3215" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:921  %m_operand2_load_145 = load i32* %m_operand2_addr_145, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_145"/></StgValue>
</operation>

<operation id="3216" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:923  %m_operand1_load_146 = load i32* %m_operand1_addr_146, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_146"/></StgValue>
</operation>

<operation id="3217" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:924  %tmp_5_145 = add i16 %j_cast2, -21736           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_145"/></StgValue>
</operation>

<operation id="3218" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1956" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:925  %tmp_5_145_cast = zext i16 %tmp_5_145 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_145_cast"/></StgValue>
</operation>

<operation id="3219" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1957" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:926  %m_operand2_addr_146 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_145_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_146"/></StgValue>
</operation>

<operation id="3220" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:927  %m_operand2_load_146 = load i32* %m_operand2_addr_146, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_146"/></StgValue>
</operation>

<operation id="3221" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:929  %m_operand1_load_147 = load i32* %m_operand1_addr_147, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_147"/></StgValue>
</operation>

<operation id="3222" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:930  %tmp_5_146 = add i16 %j_cast2, -21436           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_146"/></StgValue>
</operation>

<operation id="3223" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1962" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:931  %tmp_5_146_cast = zext i16 %tmp_5_146 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_146_cast"/></StgValue>
</operation>

<operation id="3224" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1963" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:932  %m_operand2_addr_147 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_146_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_147"/></StgValue>
</operation>

<operation id="3225" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:933  %m_operand2_load_147 = load i32* %m_operand2_addr_147, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_147"/></StgValue>
</operation>

<operation id="3226" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2024  %tmp128 = add i32 %tmp_6_128, %tmp_6_129        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="3227" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2025  %tmp129 = add i32 %tmp128, %tmp_6_127           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3228" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:856  %tmp_6_133 = mul i32 %m_operand2_load_134, %m_operand1_load_134 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_133"/></StgValue>
</operation>

<operation id="3229" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:862  %tmp_6_134 = mul i32 %m_operand2_load_135, %m_operand1_load_135 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_134"/></StgValue>
</operation>

<operation id="3230" st_id="88" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3231" st_id="88" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3232" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3233" st_id="88" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3234" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3235" st_id="88" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3236" st_id="88" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3237" st_id="88" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3238" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3239" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3240" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1954" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:923  %m_operand1_load_146 = load i32* %m_operand1_addr_146, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_146"/></StgValue>
</operation>

<operation id="3241" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:927  %m_operand2_load_146 = load i32* %m_operand2_addr_146, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_146"/></StgValue>
</operation>

<operation id="3242" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1960" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:929  %m_operand1_load_147 = load i32* %m_operand1_addr_147, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_147"/></StgValue>
</operation>

<operation id="3243" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:933  %m_operand2_load_147 = load i32* %m_operand2_addr_147, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_147"/></StgValue>
</operation>

<operation id="3244" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:935  %m_operand1_load_148 = load i32* %m_operand1_addr_148, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_148"/></StgValue>
</operation>

<operation id="3245" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:936  %tmp_5_147 = add i16 %j_cast2, -21136           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_147"/></StgValue>
</operation>

<operation id="3246" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1968" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:937  %tmp_5_147_cast = zext i16 %tmp_5_147 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_147_cast"/></StgValue>
</operation>

<operation id="3247" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1969" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:938  %m_operand2_addr_148 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_147_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_148"/></StgValue>
</operation>

<operation id="3248" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1970" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:939  %m_operand2_load_148 = load i32* %m_operand2_addr_148, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_148"/></StgValue>
</operation>

<operation id="3249" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:941  %m_operand1_load_149 = load i32* %m_operand1_addr_149, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_149"/></StgValue>
</operation>

<operation id="3250" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:942  %tmp_5_148 = add i16 %j_cast2, -20836           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_148"/></StgValue>
</operation>

<operation id="3251" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1974" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:943  %tmp_5_148_cast = zext i16 %tmp_5_148 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_148_cast"/></StgValue>
</operation>

<operation id="3252" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1975" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:944  %m_operand2_addr_149 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_148_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_149"/></StgValue>
</operation>

<operation id="3253" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:945  %m_operand2_load_149 = load i32* %m_operand2_addr_149, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_149"/></StgValue>
</operation>

<operation id="3254" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3057" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2026  %tmp130 = add i32 %tmp129, %tmp127              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="3255" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2027  %tmp131 = add i32 %tmp130, %tmp126              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="3256" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2029  %tmp132 = add i32 %tmp_6_130, %tmp_6_131        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3257" st_id="89" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:868  %tmp_6_135 = mul i32 %m_operand2_load_136, %m_operand1_load_136 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_135"/></StgValue>
</operation>

<operation id="3258" st_id="89" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:874  %tmp_6_136 = mul i32 %m_operand2_load_137, %m_operand1_load_137 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_136"/></StgValue>
</operation>

<operation id="3259" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3260" st_id="89" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3261" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3262" st_id="89" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3263" st_id="89" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3264" st_id="89" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3265" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3266" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3267" st_id="89" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3268" st_id="89" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3269" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:935  %m_operand1_load_148 = load i32* %m_operand1_addr_148, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_148"/></StgValue>
</operation>

<operation id="3270" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1970" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:939  %m_operand2_load_148 = load i32* %m_operand2_addr_148, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_148"/></StgValue>
</operation>

<operation id="3271" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1972" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:941  %m_operand1_load_149 = load i32* %m_operand1_addr_149, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_149"/></StgValue>
</operation>

<operation id="3272" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1976" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:945  %m_operand2_load_149 = load i32* %m_operand2_addr_149, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_149"/></StgValue>
</operation>

<operation id="3273" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:947  %m_operand1_load_150 = load i32* %m_operand1_addr_150, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_150"/></StgValue>
</operation>

<operation id="3274" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:948  %tmp_5_149 = add i16 %j_cast2, -20536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_149"/></StgValue>
</operation>

<operation id="3275" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1980" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:949  %tmp_5_149_cast = zext i16 %tmp_5_149 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_149_cast"/></StgValue>
</operation>

<operation id="3276" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1981" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:950  %m_operand2_addr_150 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_149_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_150"/></StgValue>
</operation>

<operation id="3277" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:951  %m_operand2_load_150 = load i32* %m_operand2_addr_150, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_150"/></StgValue>
</operation>

<operation id="3278" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:953  %m_operand1_load_151 = load i32* %m_operand1_addr_151, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_151"/></StgValue>
</operation>

<operation id="3279" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:954  %tmp_5_150 = add i16 %j_cast2, -20236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_150"/></StgValue>
</operation>

<operation id="3280" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1986" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:955  %tmp_5_150_cast = zext i16 %tmp_5_150 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_150_cast"/></StgValue>
</operation>

<operation id="3281" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1987" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:956  %m_operand2_addr_151 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_150_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_151"/></StgValue>
</operation>

<operation id="3282" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:957  %m_operand2_load_151 = load i32* %m_operand2_addr_151, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_151"/></StgValue>
</operation>

<operation id="3283" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2028  %tmp122 = add i32 %tmp131, %tmp120              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="3284" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2030  %tmp133 = add i32 %tmp_6_132, %tmp_6_133        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="3285" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3062" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2031  %tmp134 = add i32 %tmp133, %tmp132              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3286" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:880  %tmp_6_137 = mul i32 %m_operand2_load_138, %m_operand1_load_138 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_137"/></StgValue>
</operation>

<operation id="3287" st_id="90" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:886  %tmp_6_138 = mul i32 %m_operand2_load_139, %m_operand1_load_139 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_138"/></StgValue>
</operation>

<operation id="3288" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3289" st_id="90" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3290" st_id="90" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3291" st_id="90" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3292" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3293" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3294" st_id="90" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3295" st_id="90" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3296" st_id="90" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3297" st_id="90" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3298" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:947  %m_operand1_load_150 = load i32* %m_operand1_addr_150, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_150"/></StgValue>
</operation>

<operation id="3299" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1982" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:951  %m_operand2_load_150 = load i32* %m_operand2_addr_150, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_150"/></StgValue>
</operation>

<operation id="3300" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:953  %m_operand1_load_151 = load i32* %m_operand1_addr_151, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_151"/></StgValue>
</operation>

<operation id="3301" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1988" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:957  %m_operand2_load_151 = load i32* %m_operand2_addr_151, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_151"/></StgValue>
</operation>

<operation id="3302" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:959  %m_operand1_load_152 = load i32* %m_operand1_addr_152, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_152"/></StgValue>
</operation>

<operation id="3303" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:960  %tmp_5_151 = add i16 %j_cast2, -19936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_151"/></StgValue>
</operation>

<operation id="3304" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:961  %tmp_5_151_cast = zext i16 %tmp_5_151 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_151_cast"/></StgValue>
</operation>

<operation id="3305" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1993" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:962  %m_operand2_addr_152 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_151_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_152"/></StgValue>
</operation>

<operation id="3306" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:963  %m_operand2_load_152 = load i32* %m_operand2_addr_152, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_152"/></StgValue>
</operation>

<operation id="3307" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:965  %m_operand1_load_153 = load i32* %m_operand1_addr_153, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_153"/></StgValue>
</operation>

<operation id="3308" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:966  %tmp_5_152 = add i16 %j_cast2, -19636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_152"/></StgValue>
</operation>

<operation id="3309" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1998" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:967  %tmp_5_152_cast = zext i16 %tmp_5_152 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_152_cast"/></StgValue>
</operation>

<operation id="3310" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1999" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:968  %m_operand2_addr_153 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_152_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_153"/></StgValue>
</operation>

<operation id="3311" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:969  %m_operand2_load_153 = load i32* %m_operand2_addr_153, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_153"/></StgValue>
</operation>

<operation id="3312" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3063" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2032  %tmp135 = add i32 %tmp_6_134, %tmp_6_135        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3313" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:892  %tmp_6_139 = mul i32 %m_operand2_load_140, %m_operand1_load_140 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_139"/></StgValue>
</operation>

<operation id="3314" st_id="91" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:898  %tmp_6_140 = mul i32 %m_operand2_load_141, %m_operand1_load_141 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_140"/></StgValue>
</operation>

<operation id="3315" st_id="91" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3316" st_id="91" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3317" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3318" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3319" st_id="91" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3320" st_id="91" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3321" st_id="91" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3322" st_id="91" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3323" st_id="91" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3324" st_id="91" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3325" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:959  %m_operand1_load_152 = load i32* %m_operand1_addr_152, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_152"/></StgValue>
</operation>

<operation id="3326" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1994" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:963  %m_operand2_load_152 = load i32* %m_operand2_addr_152, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_152"/></StgValue>
</operation>

<operation id="3327" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1996" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:965  %m_operand1_load_153 = load i32* %m_operand1_addr_153, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_153"/></StgValue>
</operation>

<operation id="3328" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2000" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:969  %m_operand2_load_153 = load i32* %m_operand2_addr_153, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_153"/></StgValue>
</operation>

<operation id="3329" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:971  %m_operand1_load_154 = load i32* %m_operand1_addr_154, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_154"/></StgValue>
</operation>

<operation id="3330" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:972  %tmp_5_153 = add i16 %j_cast2, -19336           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_153"/></StgValue>
</operation>

<operation id="3331" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:973  %tmp_5_153_cast = zext i16 %tmp_5_153 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_153_cast"/></StgValue>
</operation>

<operation id="3332" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:974  %m_operand2_addr_154 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_153_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_154"/></StgValue>
</operation>

<operation id="3333" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:975  %m_operand2_load_154 = load i32* %m_operand2_addr_154, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_154"/></StgValue>
</operation>

<operation id="3334" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:977  %m_operand1_load_155 = load i32* %m_operand1_addr_155, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_155"/></StgValue>
</operation>

<operation id="3335" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:978  %tmp_5_154 = add i16 %j_cast2, -19036           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_154"/></StgValue>
</operation>

<operation id="3336" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:979  %tmp_5_154_cast = zext i16 %tmp_5_154 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_154_cast"/></StgValue>
</operation>

<operation id="3337" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2011" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:980  %m_operand2_addr_155 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_154_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_155"/></StgValue>
</operation>

<operation id="3338" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:981  %m_operand2_load_155 = load i32* %m_operand2_addr_155, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_155"/></StgValue>
</operation>

<operation id="3339" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3064" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2033  %tmp136 = add i32 %tmp_6_137, %tmp_6_138        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="3340" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3065" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2034  %tmp137 = add i32 %tmp136, %tmp_6_136           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3341" st_id="92" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:904  %tmp_6_141 = mul i32 %m_operand2_load_142, %m_operand1_load_142 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_141"/></StgValue>
</operation>

<operation id="3342" st_id="92" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:910  %tmp_6_142 = mul i32 %m_operand2_load_143, %m_operand1_load_143 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_142"/></StgValue>
</operation>

<operation id="3343" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3344" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3345" st_id="92" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3346" st_id="92" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3347" st_id="92" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3348" st_id="92" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3349" st_id="92" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3350" st_id="92" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3351" st_id="92" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3352" st_id="92" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3353" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2002" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:971  %m_operand1_load_154 = load i32* %m_operand1_addr_154, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_154"/></StgValue>
</operation>

<operation id="3354" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2006" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:975  %m_operand2_load_154 = load i32* %m_operand2_addr_154, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_154"/></StgValue>
</operation>

<operation id="3355" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:977  %m_operand1_load_155 = load i32* %m_operand1_addr_155, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_155"/></StgValue>
</operation>

<operation id="3356" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2012" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:981  %m_operand2_load_155 = load i32* %m_operand2_addr_155, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_155"/></StgValue>
</operation>

<operation id="3357" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:983  %m_operand1_load_156 = load i32* %m_operand1_addr_156, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_156"/></StgValue>
</operation>

<operation id="3358" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:984  %tmp_5_155 = add i16 %j_cast2, -18736           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_155"/></StgValue>
</operation>

<operation id="3359" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:985  %tmp_5_155_cast = zext i16 %tmp_5_155 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_155_cast"/></StgValue>
</operation>

<operation id="3360" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:986  %m_operand2_addr_156 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_155_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_156"/></StgValue>
</operation>

<operation id="3361" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:987  %m_operand2_load_156 = load i32* %m_operand2_addr_156, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_156"/></StgValue>
</operation>

<operation id="3362" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:989  %m_operand1_load_157 = load i32* %m_operand1_addr_157, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_157"/></StgValue>
</operation>

<operation id="3363" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:990  %tmp_5_156 = add i16 %j_cast2, -18436           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_156"/></StgValue>
</operation>

<operation id="3364" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2022" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:991  %tmp_5_156_cast = zext i16 %tmp_5_156 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_156_cast"/></StgValue>
</operation>

<operation id="3365" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2023" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:992  %m_operand2_addr_157 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_156_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_157"/></StgValue>
</operation>

<operation id="3366" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:993  %m_operand2_load_157 = load i32* %m_operand2_addr_157, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_157"/></StgValue>
</operation>

<operation id="3367" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3066" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2035  %tmp138 = add i32 %tmp137, %tmp135              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="3368" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3067" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2036  %tmp139 = add i32 %tmp138, %tmp134              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="3369" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2037  %tmp141 = add i32 %tmp_6_139, %tmp_6_140        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3370" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:916  %tmp_6_143 = mul i32 %m_operand2_load_144, %m_operand1_load_144 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_143"/></StgValue>
</operation>

<operation id="3371" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:922  %tmp_6_144 = mul i32 %m_operand2_load_145, %m_operand1_load_145 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_144"/></StgValue>
</operation>

<operation id="3372" st_id="93" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3373" st_id="93" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3374" st_id="93" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3375" st_id="93" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3376" st_id="93" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3377" st_id="93" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3378" st_id="93" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3379" st_id="93" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3380" st_id="93" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3381" st_id="93" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3382" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2014" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:983  %m_operand1_load_156 = load i32* %m_operand1_addr_156, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_156"/></StgValue>
</operation>

<operation id="3383" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:987  %m_operand2_load_156 = load i32* %m_operand2_addr_156, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_156"/></StgValue>
</operation>

<operation id="3384" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2020" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:989  %m_operand1_load_157 = load i32* %m_operand1_addr_157, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_157"/></StgValue>
</operation>

<operation id="3385" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2024" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:993  %m_operand2_load_157 = load i32* %m_operand2_addr_157, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_157"/></StgValue>
</operation>

<operation id="3386" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:995  %m_operand1_load_158 = load i32* %m_operand1_addr_158, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_158"/></StgValue>
</operation>

<operation id="3387" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:996  %tmp_5_157 = add i16 %j_cast2, -18136           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_157"/></StgValue>
</operation>

<operation id="3388" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2028" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:997  %tmp_5_157_cast = zext i16 %tmp_5_157 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_157_cast"/></StgValue>
</operation>

<operation id="3389" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:998  %m_operand2_addr_158 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_157_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_158"/></StgValue>
</operation>

<operation id="3390" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:999  %m_operand2_load_158 = load i32* %m_operand2_addr_158, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_158"/></StgValue>
</operation>

<operation id="3391" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2032" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1001  %m_operand1_load_159 = load i32* %m_operand1_addr_159, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_159"/></StgValue>
</operation>

<operation id="3392" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:1002  %tmp_5_158 = add i16 %j_cast2, -17836           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_158"/></StgValue>
</operation>

<operation id="3393" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2034" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1003  %tmp_5_158_cast = zext i16 %tmp_5_158 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_158_cast"/></StgValue>
</operation>

<operation id="3394" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2035" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1004  %m_operand2_addr_159 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_158_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_159"/></StgValue>
</operation>

<operation id="3395" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2036" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1005  %m_operand2_load_159 = load i32* %m_operand2_addr_159, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_159"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3396" st_id="94" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:928  %tmp_6_145 = mul i32 %m_operand2_load_146, %m_operand1_load_146 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_145"/></StgValue>
</operation>

<operation id="3397" st_id="94" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:934  %tmp_6_146 = mul i32 %m_operand2_load_147, %m_operand1_load_147 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_146"/></StgValue>
</operation>

<operation id="3398" st_id="94" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3399" st_id="94" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3400" st_id="94" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3401" st_id="94" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3402" st_id="94" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3403" st_id="94" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3404" st_id="94" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3405" st_id="94" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3406" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3407" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3408" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2026" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:995  %m_operand1_load_158 = load i32* %m_operand1_addr_158, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_158"/></StgValue>
</operation>

<operation id="3409" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:999  %m_operand2_load_158 = load i32* %m_operand2_addr_158, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_158"/></StgValue>
</operation>

<operation id="3410" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2032" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1001  %m_operand1_load_159 = load i32* %m_operand1_addr_159, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_159"/></StgValue>
</operation>

<operation id="3411" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2036" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1005  %m_operand2_load_159 = load i32* %m_operand2_addr_159, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_159"/></StgValue>
</operation>

<operation id="3412" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1007  %m_operand1_load_160 = load i32* %m_operand1_addr_160, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_160"/></StgValue>
</operation>

<operation id="3413" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:1008  %tmp_5_159 = add i16 %j_cast2, -17536           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_159"/></StgValue>
</operation>

<operation id="3414" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2040" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1009  %tmp_5_159_cast = zext i16 %tmp_5_159 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_159_cast"/></StgValue>
</operation>

<operation id="3415" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2041" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1010  %m_operand2_addr_160 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_159_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_160"/></StgValue>
</operation>

<operation id="3416" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1011  %m_operand2_load_160 = load i32* %m_operand2_addr_160, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_160"/></StgValue>
</operation>

<operation id="3417" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1013  %m_operand1_load_161 = load i32* %m_operand1_addr_161, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_161"/></StgValue>
</operation>

<operation id="3418" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:1014  %tmp_5_160 = add i16 %j_cast2, -17236           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_160"/></StgValue>
</operation>

<operation id="3419" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2046" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1015  %tmp_5_160_cast = zext i16 %tmp_5_160 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_160_cast"/></StgValue>
</operation>

<operation id="3420" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2047" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1016  %m_operand2_addr_161 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_160_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_161"/></StgValue>
</operation>

<operation id="3421" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1017  %m_operand2_load_161 = load i32* %m_operand2_addr_161, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_161"/></StgValue>
</operation>

<operation id="3422" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3069" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2038  %tmp142 = add i32 %tmp_6_142, %tmp_6_143        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="3423" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2039  %tmp143 = add i32 %tmp142, %tmp_6_141           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3424" st_id="95" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:940  %tmp_6_147 = mul i32 %m_operand2_load_148, %m_operand1_load_148 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_147"/></StgValue>
</operation>

<operation id="3425" st_id="95" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:946  %tmp_6_148 = mul i32 %m_operand2_load_149, %m_operand1_load_149 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_148"/></StgValue>
</operation>

<operation id="3426" st_id="95" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3427" st_id="95" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3428" st_id="95" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3429" st_id="95" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3430" st_id="95" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3431" st_id="95" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3432" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3433" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3434" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3435" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3436" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2038" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1007  %m_operand1_load_160 = load i32* %m_operand1_addr_160, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_160"/></StgValue>
</operation>

<operation id="3437" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1011  %m_operand2_load_160 = load i32* %m_operand2_addr_160, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_160"/></StgValue>
</operation>

<operation id="3438" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1013  %m_operand1_load_161 = load i32* %m_operand1_addr_161, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_161"/></StgValue>
</operation>

<operation id="3439" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2048" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1017  %m_operand2_load_161 = load i32* %m_operand2_addr_161, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_161"/></StgValue>
</operation>

<operation id="3440" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1019  %m_operand1_load_162 = load i32* %m_operand1_addr_162, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_162"/></StgValue>
</operation>

<operation id="3441" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:1020  %tmp_5_161 = add i16 %j_cast2, -16936           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_161"/></StgValue>
</operation>

<operation id="3442" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2052" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1021  %tmp_5_161_cast = zext i16 %tmp_5_161 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_161_cast"/></StgValue>
</operation>

<operation id="3443" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2053" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1022  %m_operand2_addr_162 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_161_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_162"/></StgValue>
</operation>

<operation id="3444" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2054" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1023  %m_operand2_load_162 = load i32* %m_operand2_addr_162, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_162"/></StgValue>
</operation>

<operation id="3445" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1025  %m_operand1_load_163 = load i32* %m_operand1_addr_163, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_163"/></StgValue>
</operation>

<operation id="3446" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1.i:1026  %tmp_5_162 = add i16 %j_cast2, -16636           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_162"/></StgValue>
</operation>

<operation id="3447" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2058" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1027  %tmp_5_162_cast = zext i16 %tmp_5_162 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_162_cast"/></StgValue>
</operation>

<operation id="3448" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2059" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1028  %m_operand2_addr_163 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_162_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_163"/></StgValue>
</operation>

<operation id="3449" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1029  %m_operand2_load_163 = load i32* %m_operand2_addr_163, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_163"/></StgValue>
</operation>

<operation id="3450" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2040  %tmp144 = add i32 %tmp143, %tmp141              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="3451" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2041  %tmp145 = add i32 %tmp_6_144, %tmp_6_145        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3452" st_id="96" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:952  %tmp_6_149 = mul i32 %m_operand2_load_150, %m_operand1_load_150 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_149"/></StgValue>
</operation>

<operation id="3453" st_id="96" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:958  %tmp_6_150 = mul i32 %m_operand2_load_151, %m_operand1_load_151 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_150"/></StgValue>
</operation>

<operation id="3454" st_id="96" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3455" st_id="96" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3456" st_id="96" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3457" st_id="96" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3458" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3459" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3460" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3461" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3462" st_id="96" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3463" st_id="96" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3464" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2050" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1019  %m_operand1_load_162 = load i32* %m_operand1_addr_162, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_162"/></StgValue>
</operation>

<operation id="3465" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2054" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1023  %m_operand2_load_162 = load i32* %m_operand2_addr_162, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_162"/></StgValue>
</operation>

<operation id="3466" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1025  %m_operand1_load_163 = load i32* %m_operand1_addr_163, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_163"/></StgValue>
</operation>

<operation id="3467" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2060" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1029  %m_operand2_load_163 = load i32* %m_operand2_addr_163, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_163"/></StgValue>
</operation>

<operation id="3468" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2062" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1031  %m_operand1_load_164 = load i32* %m_operand1_addr_164, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_164"/></StgValue>
</operation>

<operation id="3469" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2063" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1032  %tmp_5_163 = add i15 %j_cast2_cast, -16336      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_163"/></StgValue>
</operation>

<operation id="3470" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2064" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1033  %tmp_5_163_cast1 = sext i15 %tmp_5_163 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_163_cast1"/></StgValue>
</operation>

<operation id="3471" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2065" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1034  %tmp_5_163_cast = zext i16 %tmp_5_163_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_163_cast"/></StgValue>
</operation>

<operation id="3472" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2066" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1035  %m_operand2_addr_164 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_163_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_164"/></StgValue>
</operation>

<operation id="3473" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2067" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1036  %m_operand2_load_164 = load i32* %m_operand2_addr_164, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_164"/></StgValue>
</operation>

<operation id="3474" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1038  %m_operand1_load_165 = load i32* %m_operand1_addr_165, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_165"/></StgValue>
</operation>

<operation id="3475" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1039  %tmp_5_164 = add i15 %j_cast2_cast, -16036      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_164"/></StgValue>
</operation>

<operation id="3476" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2071" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1040  %tmp_5_164_cast1 = sext i15 %tmp_5_164 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_164_cast1"/></StgValue>
</operation>

<operation id="3477" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2072" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1041  %tmp_5_164_cast = zext i16 %tmp_5_164_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_164_cast"/></StgValue>
</operation>

<operation id="3478" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2073" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1042  %m_operand2_addr_165 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_164_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_165"/></StgValue>
</operation>

<operation id="3479" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2074" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1043  %m_operand2_load_165 = load i32* %m_operand2_addr_165, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_165"/></StgValue>
</operation>

<operation id="3480" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2042  %tmp146 = add i32 %tmp_6_147, %tmp_6_148        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="3481" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2043  %tmp147 = add i32 %tmp146, %tmp_6_146           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3482" st_id="97" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:964  %tmp_6_151 = mul i32 %m_operand2_load_152, %m_operand1_load_152 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_151"/></StgValue>
</operation>

<operation id="3483" st_id="97" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:970  %tmp_6_152 = mul i32 %m_operand2_load_153, %m_operand1_load_153 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_152"/></StgValue>
</operation>

<operation id="3484" st_id="97" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3485" st_id="97" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3486" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3487" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3488" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3489" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3490" st_id="97" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3491" st_id="97" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3492" st_id="97" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3493" st_id="97" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3494" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2062" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1031  %m_operand1_load_164 = load i32* %m_operand1_addr_164, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_164"/></StgValue>
</operation>

<operation id="3495" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2067" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1036  %m_operand2_load_164 = load i32* %m_operand2_addr_164, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_164"/></StgValue>
</operation>

<operation id="3496" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1038  %m_operand1_load_165 = load i32* %m_operand1_addr_165, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_165"/></StgValue>
</operation>

<operation id="3497" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2074" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1043  %m_operand2_load_165 = load i32* %m_operand2_addr_165, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_165"/></StgValue>
</operation>

<operation id="3498" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2076" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1045  %m_operand1_load_166 = load i32* %m_operand1_addr_166, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_166"/></StgValue>
</operation>

<operation id="3499" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2077" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1046  %tmp_5_165 = add i15 %j_cast2_cast, -15736      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_165"/></StgValue>
</operation>

<operation id="3500" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2078" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1047  %tmp_5_165_cast1 = sext i15 %tmp_5_165 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_165_cast1"/></StgValue>
</operation>

<operation id="3501" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2079" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1048  %tmp_5_165_cast = zext i16 %tmp_5_165_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_165_cast"/></StgValue>
</operation>

<operation id="3502" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2080" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1049  %m_operand2_addr_166 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_165_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_166"/></StgValue>
</operation>

<operation id="3503" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1050  %m_operand2_load_166 = load i32* %m_operand2_addr_166, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_166"/></StgValue>
</operation>

<operation id="3504" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1052  %m_operand1_load_167 = load i32* %m_operand1_addr_167, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_167"/></StgValue>
</operation>

<operation id="3505" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2084" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1053  %tmp_5_166 = add i15 %j_cast2_cast, -15436      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_166"/></StgValue>
</operation>

<operation id="3506" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2085" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1054  %tmp_5_166_cast1 = sext i15 %tmp_5_166 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_166_cast1"/></StgValue>
</operation>

<operation id="3507" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2086" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1055  %tmp_5_166_cast = zext i16 %tmp_5_166_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_166_cast"/></StgValue>
</operation>

<operation id="3508" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2087" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1056  %m_operand2_addr_167 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_166_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_167"/></StgValue>
</operation>

<operation id="3509" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1057  %m_operand2_load_167 = load i32* %m_operand2_addr_167, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_167"/></StgValue>
</operation>

<operation id="3510" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2044  %tmp148 = add i32 %tmp147, %tmp145              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="3511" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2045  %tmp149 = add i32 %tmp148, %tmp144              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="3512" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2050  %tmp150 = add i32 %tmp_6_149, %tmp_6_150        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3513" st_id="98" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:976  %tmp_6_153 = mul i32 %m_operand2_load_154, %m_operand1_load_154 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_153"/></StgValue>
</operation>

<operation id="3514" st_id="98" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2013" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:982  %tmp_6_154 = mul i32 %m_operand2_load_155, %m_operand1_load_155 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_154"/></StgValue>
</operation>

<operation id="3515" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3516" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3517" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3518" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3519" st_id="98" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3520" st_id="98" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3521" st_id="98" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3522" st_id="98" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3523" st_id="98" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3524" st_id="98" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3525" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2076" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1045  %m_operand1_load_166 = load i32* %m_operand1_addr_166, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_166"/></StgValue>
</operation>

<operation id="3526" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1050  %m_operand2_load_166 = load i32* %m_operand2_addr_166, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_166"/></StgValue>
</operation>

<operation id="3527" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1052  %m_operand1_load_167 = load i32* %m_operand1_addr_167, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_167"/></StgValue>
</operation>

<operation id="3528" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2088" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1057  %m_operand2_load_167 = load i32* %m_operand2_addr_167, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_167"/></StgValue>
</operation>

<operation id="3529" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1059  %m_operand1_load_168 = load i32* %m_operand1_addr_168, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_168"/></StgValue>
</operation>

<operation id="3530" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2091" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1060  %tmp_5_167 = add i15 %j_cast2_cast, -15136      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_167"/></StgValue>
</operation>

<operation id="3531" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2092" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1061  %tmp_5_167_cast1 = sext i15 %tmp_5_167 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_167_cast1"/></StgValue>
</operation>

<operation id="3532" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2093" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1062  %tmp_5_167_cast = zext i16 %tmp_5_167_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_167_cast"/></StgValue>
</operation>

<operation id="3533" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2094" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1063  %m_operand2_addr_168 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_167_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_168"/></StgValue>
</operation>

<operation id="3534" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2095" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1064  %m_operand2_load_168 = load i32* %m_operand2_addr_168, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_168"/></StgValue>
</operation>

<operation id="3535" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2097" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1066  %m_operand1_load_169 = load i32* %m_operand1_addr_169, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_169"/></StgValue>
</operation>

<operation id="3536" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2098" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1067  %tmp_5_168 = add i15 %j_cast2_cast, -14836      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_168"/></StgValue>
</operation>

<operation id="3537" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2099" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1068  %tmp_5_168_cast1 = sext i15 %tmp_5_168 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_168_cast1"/></StgValue>
</operation>

<operation id="3538" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2100" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1069  %tmp_5_168_cast = zext i16 %tmp_5_168_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_168_cast"/></StgValue>
</operation>

<operation id="3539" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2101" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1070  %m_operand2_addr_169 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_168_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_169"/></StgValue>
</operation>

<operation id="3540" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1071  %m_operand2_load_169 = load i32* %m_operand2_addr_169, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_169"/></StgValue>
</operation>

<operation id="3541" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2046  %tmp140 = add i32 %tmp149, %tmp139              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="3542" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3078" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2047  %tmp121 = add i32 %tmp140, %tmp122              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="3543" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2051  %tmp151 = add i32 %tmp_6_151, %tmp_6_152        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="3544" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3083" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2052  %tmp152 = add i32 %tmp151, %tmp150              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3545" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:988  %tmp_6_155 = mul i32 %m_operand2_load_156, %m_operand1_load_156 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_155"/></StgValue>
</operation>

<operation id="3546" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:994  %tmp_6_156 = mul i32 %m_operand2_load_157, %m_operand1_load_157 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_156"/></StgValue>
</operation>

<operation id="3547" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3548" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3549" st_id="99" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3550" st_id="99" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3551" st_id="99" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3552" st_id="99" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3553" st_id="99" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3554" st_id="99" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3555" st_id="99" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3556" st_id="99" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3557" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2090" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1059  %m_operand1_load_168 = load i32* %m_operand1_addr_168, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_168"/></StgValue>
</operation>

<operation id="3558" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2095" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1064  %m_operand2_load_168 = load i32* %m_operand2_addr_168, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_168"/></StgValue>
</operation>

<operation id="3559" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2097" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1066  %m_operand1_load_169 = load i32* %m_operand1_addr_169, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_169"/></StgValue>
</operation>

<operation id="3560" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2102" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1071  %m_operand2_load_169 = load i32* %m_operand2_addr_169, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_169"/></StgValue>
</operation>

<operation id="3561" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2104" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1073  %m_operand1_load_170 = load i32* %m_operand1_addr_170, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_170"/></StgValue>
</operation>

<operation id="3562" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2105" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1074  %tmp_5_169 = add i15 %j_cast2_cast, -14536      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_169"/></StgValue>
</operation>

<operation id="3563" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2106" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1075  %tmp_5_169_cast1 = sext i15 %tmp_5_169 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_169_cast1"/></StgValue>
</operation>

<operation id="3564" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1076  %tmp_5_169_cast = zext i16 %tmp_5_169_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_169_cast"/></StgValue>
</operation>

<operation id="3565" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2108" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1077  %m_operand2_addr_170 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_169_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_170"/></StgValue>
</operation>

<operation id="3566" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2109" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1078  %m_operand2_load_170 = load i32* %m_operand2_addr_170, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_170"/></StgValue>
</operation>

<operation id="3567" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1080  %m_operand1_load_171 = load i32* %m_operand1_addr_171, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_171"/></StgValue>
</operation>

<operation id="3568" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2112" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1081  %tmp_5_170 = add i15 %j_cast2_cast, -14236      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_170"/></StgValue>
</operation>

<operation id="3569" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2113" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1082  %tmp_5_170_cast1 = sext i15 %tmp_5_170 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_170_cast1"/></StgValue>
</operation>

<operation id="3570" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2114" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1083  %tmp_5_170_cast = zext i16 %tmp_5_170_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_170_cast"/></StgValue>
</operation>

<operation id="3571" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2115" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1084  %m_operand2_addr_171 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_170_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_171"/></StgValue>
</operation>

<operation id="3572" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2116" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1085  %m_operand2_load_171 = load i32* %m_operand2_addr_171, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_171"/></StgValue>
</operation>

<operation id="3573" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3079" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2048  %tmp84 = add i32 %tmp121, %tmp85                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="3574" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2049  %tmp9 = add i32 %tmp84, %tmp10                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="3575" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3084" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2053  %tmp153 = add i32 %tmp_6_153, %tmp_6_154        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3576" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1000  %tmp_6_157 = mul i32 %m_operand2_load_158, %m_operand1_load_158 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_157"/></StgValue>
</operation>

<operation id="3577" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1006  %tmp_6_158 = mul i32 %m_operand2_load_159, %m_operand1_load_159 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_158"/></StgValue>
</operation>

<operation id="3578" st_id="100" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3579" st_id="100" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3580" st_id="100" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3581" st_id="100" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3582" st_id="100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3583" st_id="100" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3584" st_id="100" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3585" st_id="100" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3586" st_id="100" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3587" st_id="100" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3588" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2104" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1073  %m_operand1_load_170 = load i32* %m_operand1_addr_170, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_170"/></StgValue>
</operation>

<operation id="3589" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2109" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1078  %m_operand2_load_170 = load i32* %m_operand2_addr_170, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_170"/></StgValue>
</operation>

<operation id="3590" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2111" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1080  %m_operand1_load_171 = load i32* %m_operand1_addr_171, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_171"/></StgValue>
</operation>

<operation id="3591" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2116" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1085  %m_operand2_load_171 = load i32* %m_operand2_addr_171, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_171"/></StgValue>
</operation>

<operation id="3592" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2118" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1087  %m_operand1_load_172 = load i32* %m_operand1_addr_172, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_172"/></StgValue>
</operation>

<operation id="3593" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2119" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1088  %tmp_5_171 = add i15 %j_cast2_cast, -13936      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_171"/></StgValue>
</operation>

<operation id="3594" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2120" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1089  %tmp_5_171_cast1 = sext i15 %tmp_5_171 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_171_cast1"/></StgValue>
</operation>

<operation id="3595" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1090  %tmp_5_171_cast = zext i16 %tmp_5_171_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_171_cast"/></StgValue>
</operation>

<operation id="3596" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2122" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1091  %m_operand2_addr_172 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_171_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_172"/></StgValue>
</operation>

<operation id="3597" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2123" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1092  %m_operand2_load_172 = load i32* %m_operand2_addr_172, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_172"/></StgValue>
</operation>

<operation id="3598" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2125" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1094  %m_operand1_load_173 = load i32* %m_operand1_addr_173, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_173"/></StgValue>
</operation>

<operation id="3599" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1095  %tmp_5_172 = add i15 %j_cast2_cast, -13636      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_172"/></StgValue>
</operation>

<operation id="3600" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2127" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1096  %tmp_5_172_cast1 = sext i15 %tmp_5_172 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_172_cast1"/></StgValue>
</operation>

<operation id="3601" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2128" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1097  %tmp_5_172_cast = zext i16 %tmp_5_172_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_172_cast"/></StgValue>
</operation>

<operation id="3602" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2129" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1098  %m_operand2_addr_173 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_172_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_173"/></StgValue>
</operation>

<operation id="3603" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1099  %m_operand2_load_173 = load i32* %m_operand2_addr_173, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_173"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3604" st_id="101" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1012  %tmp_6_159 = mul i32 %m_operand2_load_160, %m_operand1_load_160 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_159"/></StgValue>
</operation>

<operation id="3605" st_id="101" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1018  %tmp_6_160 = mul i32 %m_operand2_load_161, %m_operand1_load_161 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_160"/></StgValue>
</operation>

<operation id="3606" st_id="101" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3607" st_id="101" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3608" st_id="101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3609" st_id="101" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3610" st_id="101" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3611" st_id="101" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3612" st_id="101" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3613" st_id="101" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3614" st_id="101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3615" st_id="101" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3616" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2118" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1087  %m_operand1_load_172 = load i32* %m_operand1_addr_172, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_172"/></StgValue>
</operation>

<operation id="3617" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2123" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1092  %m_operand2_load_172 = load i32* %m_operand2_addr_172, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_172"/></StgValue>
</operation>

<operation id="3618" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2125" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1094  %m_operand1_load_173 = load i32* %m_operand1_addr_173, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_173"/></StgValue>
</operation>

<operation id="3619" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2130" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1099  %m_operand2_load_173 = load i32* %m_operand2_addr_173, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_173"/></StgValue>
</operation>

<operation id="3620" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1101  %m_operand1_load_174 = load i32* %m_operand1_addr_174, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_174"/></StgValue>
</operation>

<operation id="3621" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1102  %tmp_5_173 = add i15 %j_cast2_cast, -13336      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_173"/></StgValue>
</operation>

<operation id="3622" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2134" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1103  %tmp_5_173_cast1 = sext i15 %tmp_5_173 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_173_cast1"/></StgValue>
</operation>

<operation id="3623" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2135" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1104  %tmp_5_173_cast = zext i16 %tmp_5_173_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_173_cast"/></StgValue>
</operation>

<operation id="3624" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2136" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1105  %m_operand2_addr_174 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_173_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_174"/></StgValue>
</operation>

<operation id="3625" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2137" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1106  %m_operand2_load_174 = load i32* %m_operand2_addr_174, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_174"/></StgValue>
</operation>

<operation id="3626" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2139" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1108  %m_operand1_load_175 = load i32* %m_operand1_addr_175, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_175"/></StgValue>
</operation>

<operation id="3627" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1109  %tmp_5_174 = add i15 %j_cast2_cast, -13036      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_174"/></StgValue>
</operation>

<operation id="3628" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2141" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1110  %tmp_5_174_cast1 = sext i15 %tmp_5_174 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_174_cast1"/></StgValue>
</operation>

<operation id="3629" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2142" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1111  %tmp_5_174_cast = zext i16 %tmp_5_174_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_174_cast"/></StgValue>
</operation>

<operation id="3630" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2143" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1112  %m_operand2_addr_175 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_174_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_175"/></StgValue>
</operation>

<operation id="3631" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2144" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1113  %m_operand2_load_175 = load i32* %m_operand2_addr_175, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_175"/></StgValue>
</operation>

<operation id="3632" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3085" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2054  %tmp154 = add i32 %tmp_6_156, %tmp_6_157        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="3633" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2055  %tmp155 = add i32 %tmp154, %tmp_6_155           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3634" st_id="102" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1024  %tmp_6_161 = mul i32 %m_operand2_load_162, %m_operand1_load_162 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_161"/></StgValue>
</operation>

<operation id="3635" st_id="102" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2061" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1030  %tmp_6_162 = mul i32 %m_operand2_load_163, %m_operand1_load_163 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_162"/></StgValue>
</operation>

<operation id="3636" st_id="102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3637" st_id="102" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3638" st_id="102" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3639" st_id="102" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3640" st_id="102" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3641" st_id="102" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3642" st_id="102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3643" st_id="102" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3644" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3645" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3646" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2132" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1101  %m_operand1_load_174 = load i32* %m_operand1_addr_174, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_174"/></StgValue>
</operation>

<operation id="3647" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2137" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1106  %m_operand2_load_174 = load i32* %m_operand2_addr_174, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_174"/></StgValue>
</operation>

<operation id="3648" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2139" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1108  %m_operand1_load_175 = load i32* %m_operand1_addr_175, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_175"/></StgValue>
</operation>

<operation id="3649" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2144" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1113  %m_operand2_load_175 = load i32* %m_operand2_addr_175, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_175"/></StgValue>
</operation>

<operation id="3650" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2146" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1115  %m_operand1_load_176 = load i32* %m_operand1_addr_176, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_176"/></StgValue>
</operation>

<operation id="3651" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2147" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1116  %tmp_5_175 = add i15 %j_cast2_cast, -12736      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_175"/></StgValue>
</operation>

<operation id="3652" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2148" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1117  %tmp_5_175_cast1 = sext i15 %tmp_5_175 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_175_cast1"/></StgValue>
</operation>

<operation id="3653" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2149" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1118  %tmp_5_175_cast = zext i16 %tmp_5_175_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_175_cast"/></StgValue>
</operation>

<operation id="3654" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2150" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1119  %m_operand2_addr_176 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_175_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_176"/></StgValue>
</operation>

<operation id="3655" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2151" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1120  %m_operand2_load_176 = load i32* %m_operand2_addr_176, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_176"/></StgValue>
</operation>

<operation id="3656" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1122  %m_operand1_load_177 = load i32* %m_operand1_addr_177, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_177"/></StgValue>
</operation>

<operation id="3657" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1123  %tmp_5_176 = add i15 %j_cast2_cast, -12436      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_176"/></StgValue>
</operation>

<operation id="3658" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2155" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1124  %tmp_5_176_cast1 = sext i15 %tmp_5_176 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_176_cast1"/></StgValue>
</operation>

<operation id="3659" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2156" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1125  %tmp_5_176_cast = zext i16 %tmp_5_176_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_176_cast"/></StgValue>
</operation>

<operation id="3660" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2157" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1126  %m_operand2_addr_177 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_176_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_177"/></StgValue>
</operation>

<operation id="3661" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2158" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1127  %m_operand2_load_177 = load i32* %m_operand2_addr_177, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_177"/></StgValue>
</operation>

<operation id="3662" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3087" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2056  %tmp156 = add i32 %tmp155, %tmp153              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="3663" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3088" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2057  %tmp157 = add i32 %tmp156, %tmp152              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="3664" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2058  %tmp162 = add i32 %tmp_6_158, %tmp_6_159        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3665" st_id="103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1037  %tmp_6_163 = mul i32 %m_operand2_load_164, %m_operand1_load_164 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_163"/></StgValue>
</operation>

<operation id="3666" st_id="103" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1044  %tmp_6_164 = mul i32 %m_operand2_load_165, %m_operand1_load_165 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_164"/></StgValue>
</operation>

<operation id="3667" st_id="103" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3668" st_id="103" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3669" st_id="103" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3670" st_id="103" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3671" st_id="103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3672" st_id="103" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3673" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3674" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3675" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3676" st_id="103" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3677" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2146" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1115  %m_operand1_load_176 = load i32* %m_operand1_addr_176, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_176"/></StgValue>
</operation>

<operation id="3678" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2151" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1120  %m_operand2_load_176 = load i32* %m_operand2_addr_176, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_176"/></StgValue>
</operation>

<operation id="3679" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1122  %m_operand1_load_177 = load i32* %m_operand1_addr_177, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_177"/></StgValue>
</operation>

<operation id="3680" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2158" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1127  %m_operand2_load_177 = load i32* %m_operand2_addr_177, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_177"/></StgValue>
</operation>

<operation id="3681" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1129  %m_operand1_load_178 = load i32* %m_operand1_addr_178, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_178"/></StgValue>
</operation>

<operation id="3682" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2161" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1130  %tmp_5_177 = add i15 %j_cast2_cast, -12136      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_177"/></StgValue>
</operation>

<operation id="3683" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2162" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1131  %tmp_5_177_cast1 = sext i15 %tmp_5_177 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_177_cast1"/></StgValue>
</operation>

<operation id="3684" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2163" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1132  %tmp_5_177_cast = zext i16 %tmp_5_177_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_177_cast"/></StgValue>
</operation>

<operation id="3685" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2164" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1133  %m_operand2_addr_178 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_177_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_178"/></StgValue>
</operation>

<operation id="3686" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2165" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1134  %m_operand2_load_178 = load i32* %m_operand2_addr_178, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_178"/></StgValue>
</operation>

<operation id="3687" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1136  %m_operand1_load_179 = load i32* %m_operand1_addr_179, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_179"/></StgValue>
</operation>

<operation id="3688" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1137  %tmp_5_178 = add i15 %j_cast2_cast, -11836      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_178"/></StgValue>
</operation>

<operation id="3689" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2169" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1138  %tmp_5_178_cast1 = sext i15 %tmp_5_178 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_178_cast1"/></StgValue>
</operation>

<operation id="3690" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2170" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1139  %tmp_5_178_cast = zext i16 %tmp_5_178_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_178_cast"/></StgValue>
</operation>

<operation id="3691" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2171" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1140  %m_operand2_addr_179 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_178_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_179"/></StgValue>
</operation>

<operation id="3692" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1141  %m_operand2_load_179 = load i32* %m_operand2_addr_179, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_179"/></StgValue>
</operation>

<operation id="3693" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2059  %tmp163 = add i32 %tmp_6_160, %tmp_6_161        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="3694" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2060  %tmp164 = add i32 %tmp163, %tmp162              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3695" st_id="104" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1051  %tmp_6_165 = mul i32 %m_operand2_load_166, %m_operand1_load_166 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_165"/></StgValue>
</operation>

<operation id="3696" st_id="104" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2089" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1058  %tmp_6_166 = mul i32 %m_operand2_load_167, %m_operand1_load_167 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_166"/></StgValue>
</operation>

<operation id="3697" st_id="104" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3698" st_id="104" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3699" st_id="104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3700" st_id="104" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3701" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3702" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3703" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3704" st_id="104" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3705" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3706" st_id="104" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3707" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1129  %m_operand1_load_178 = load i32* %m_operand1_addr_178, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_178"/></StgValue>
</operation>

<operation id="3708" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2165" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1134  %m_operand2_load_178 = load i32* %m_operand2_addr_178, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_178"/></StgValue>
</operation>

<operation id="3709" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2167" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1136  %m_operand1_load_179 = load i32* %m_operand1_addr_179, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_179"/></StgValue>
</operation>

<operation id="3710" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1141  %m_operand2_load_179 = load i32* %m_operand2_addr_179, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_179"/></StgValue>
</operation>

<operation id="3711" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1143  %m_operand1_load_180 = load i32* %m_operand1_addr_180, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_180"/></StgValue>
</operation>

<operation id="3712" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1144  %tmp_5_179 = add i15 %j_cast2_cast, -11536      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_179"/></StgValue>
</operation>

<operation id="3713" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2176" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1145  %tmp_5_179_cast1 = sext i15 %tmp_5_179 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_179_cast1"/></StgValue>
</operation>

<operation id="3714" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2177" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1146  %tmp_5_179_cast = zext i16 %tmp_5_179_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_179_cast"/></StgValue>
</operation>

<operation id="3715" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2178" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1147  %m_operand2_addr_180 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_179_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_180"/></StgValue>
</operation>

<operation id="3716" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2179" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1148  %m_operand2_load_180 = load i32* %m_operand2_addr_180, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_180"/></StgValue>
</operation>

<operation id="3717" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1150  %m_operand1_load_181 = load i32* %m_operand1_addr_181, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_181"/></StgValue>
</operation>

<operation id="3718" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2182" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1151  %tmp_5_180 = add i15 %j_cast2_cast, -11236      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_180"/></StgValue>
</operation>

<operation id="3719" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2183" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1152  %tmp_5_180_cast1 = sext i15 %tmp_5_180 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_180_cast1"/></StgValue>
</operation>

<operation id="3720" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2184" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1153  %tmp_5_180_cast = zext i16 %tmp_5_180_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_180_cast"/></StgValue>
</operation>

<operation id="3721" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2185" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1154  %m_operand2_addr_181 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_180_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_181"/></StgValue>
</operation>

<operation id="3722" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1155  %m_operand2_load_181 = load i32* %m_operand2_addr_181, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_181"/></StgValue>
</operation>

<operation id="3723" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3092" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2061  %tmp165 = add i32 %tmp_6_162, %tmp_6_163        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3724" st_id="105" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1065  %tmp_6_167 = mul i32 %m_operand2_load_168, %m_operand1_load_168 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_167"/></StgValue>
</operation>

<operation id="3725" st_id="105" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1072  %tmp_6_168 = mul i32 %m_operand2_load_169, %m_operand1_load_169 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_168"/></StgValue>
</operation>

<operation id="3726" st_id="105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3727" st_id="105" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3728" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3729" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3730" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3731" st_id="105" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3732" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3733" st_id="105" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3734" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3735" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3736" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1143  %m_operand1_load_180 = load i32* %m_operand1_addr_180, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_180"/></StgValue>
</operation>

<operation id="3737" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2179" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1148  %m_operand2_load_180 = load i32* %m_operand2_addr_180, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_180"/></StgValue>
</operation>

<operation id="3738" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2181" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1150  %m_operand1_load_181 = load i32* %m_operand1_addr_181, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_181"/></StgValue>
</operation>

<operation id="3739" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1155  %m_operand2_load_181 = load i32* %m_operand2_addr_181, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_181"/></StgValue>
</operation>

<operation id="3740" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2188" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1157  %m_operand1_load_182 = load i32* %m_operand1_addr_182, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_182"/></StgValue>
</operation>

<operation id="3741" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2189" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1158  %tmp_5_181 = add i15 %j_cast2_cast, -10936      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_181"/></StgValue>
</operation>

<operation id="3742" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2190" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1159  %tmp_5_181_cast1 = sext i15 %tmp_5_181 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_181_cast1"/></StgValue>
</operation>

<operation id="3743" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2191" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1160  %tmp_5_181_cast = zext i16 %tmp_5_181_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_181_cast"/></StgValue>
</operation>

<operation id="3744" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2192" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1161  %m_operand2_addr_182 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_181_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_182"/></StgValue>
</operation>

<operation id="3745" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2193" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1162  %m_operand2_load_182 = load i32* %m_operand2_addr_182, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_182"/></StgValue>
</operation>

<operation id="3746" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1164  %m_operand1_load_183 = load i32* %m_operand1_addr_183, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_183"/></StgValue>
</operation>

<operation id="3747" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1165  %tmp_5_182 = add i15 %j_cast2_cast, -10636      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_182"/></StgValue>
</operation>

<operation id="3748" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2197" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1166  %tmp_5_182_cast1 = sext i15 %tmp_5_182 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_182_cast1"/></StgValue>
</operation>

<operation id="3749" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2198" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1167  %tmp_5_182_cast = zext i16 %tmp_5_182_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_182_cast"/></StgValue>
</operation>

<operation id="3750" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2199" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1168  %m_operand2_addr_183 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_182_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_183"/></StgValue>
</operation>

<operation id="3751" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1169  %m_operand2_load_183 = load i32* %m_operand2_addr_183, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_183"/></StgValue>
</operation>

<operation id="3752" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3093" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2062  %tmp166 = add i32 %tmp_6_165, %tmp_6_166        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="3753" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3094" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2063  %tmp167 = add i32 %tmp166, %tmp_6_164           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3754" st_id="106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1079  %tmp_6_169 = mul i32 %m_operand2_load_170, %m_operand1_load_170 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_169"/></StgValue>
</operation>

<operation id="3755" st_id="106" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1086  %tmp_6_170 = mul i32 %m_operand2_load_171, %m_operand1_load_171 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_170"/></StgValue>
</operation>

<operation id="3756" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3757" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3758" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3759" st_id="106" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3760" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3761" st_id="106" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3762" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3763" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3764" st_id="106" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3765" st_id="106" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3766" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2188" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1157  %m_operand1_load_182 = load i32* %m_operand1_addr_182, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_182"/></StgValue>
</operation>

<operation id="3767" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2193" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1162  %m_operand2_load_182 = load i32* %m_operand2_addr_182, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_182"/></StgValue>
</operation>

<operation id="3768" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2195" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1164  %m_operand1_load_183 = load i32* %m_operand1_addr_183, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_183"/></StgValue>
</operation>

<operation id="3769" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1169  %m_operand2_load_183 = load i32* %m_operand2_addr_183, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_183"/></StgValue>
</operation>

<operation id="3770" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2202" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1171  %m_operand1_load_184 = load i32* %m_operand1_addr_184, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_184"/></StgValue>
</operation>

<operation id="3771" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2203" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1172  %tmp_5_183 = add i15 %j_cast2_cast, -10336      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_183"/></StgValue>
</operation>

<operation id="3772" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2204" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1173  %tmp_5_183_cast1 = sext i15 %tmp_5_183 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_183_cast1"/></StgValue>
</operation>

<operation id="3773" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2205" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1174  %tmp_5_183_cast = zext i16 %tmp_5_183_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_183_cast"/></StgValue>
</operation>

<operation id="3774" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2206" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1175  %m_operand2_addr_184 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_183_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_184"/></StgValue>
</operation>

<operation id="3775" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2207" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1176  %m_operand2_load_184 = load i32* %m_operand2_addr_184, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_184"/></StgValue>
</operation>

<operation id="3776" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2209" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1178  %m_operand1_load_185 = load i32* %m_operand1_addr_185, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_185"/></StgValue>
</operation>

<operation id="3777" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1179  %tmp_5_184 = add i15 %j_cast2_cast, -10036      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_184"/></StgValue>
</operation>

<operation id="3778" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2211" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1180  %tmp_5_184_cast1 = sext i15 %tmp_5_184 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_184_cast1"/></StgValue>
</operation>

<operation id="3779" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2212" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1181  %tmp_5_184_cast = zext i16 %tmp_5_184_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_184_cast"/></StgValue>
</operation>

<operation id="3780" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2213" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1182  %m_operand2_addr_185 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_184_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_185"/></StgValue>
</operation>

<operation id="3781" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2214" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1183  %m_operand2_load_185 = load i32* %m_operand2_addr_185, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_185"/></StgValue>
</operation>

<operation id="3782" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2064  %tmp168 = add i32 %tmp167, %tmp165              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="3783" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2065  %tmp169 = add i32 %tmp168, %tmp164              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="3784" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2067  %tmp170 = add i32 %tmp_6_167, %tmp_6_168        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3785" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1093  %tmp_6_171 = mul i32 %m_operand2_load_172, %m_operand1_load_172 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_171"/></StgValue>
</operation>

<operation id="3786" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1100  %tmp_6_172 = mul i32 %m_operand2_load_173, %m_operand1_load_173 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_172"/></StgValue>
</operation>

<operation id="3787" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3788" st_id="107" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3789" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3790" st_id="107" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3791" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3792" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3793" st_id="107" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3794" st_id="107" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3795" st_id="107" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3796" st_id="107" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3797" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2202" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1171  %m_operand1_load_184 = load i32* %m_operand1_addr_184, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_184"/></StgValue>
</operation>

<operation id="3798" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2207" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1176  %m_operand2_load_184 = load i32* %m_operand2_addr_184, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_184"/></StgValue>
</operation>

<operation id="3799" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2209" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1178  %m_operand1_load_185 = load i32* %m_operand1_addr_185, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_185"/></StgValue>
</operation>

<operation id="3800" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2214" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1183  %m_operand2_load_185 = load i32* %m_operand2_addr_185, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_185"/></StgValue>
</operation>

<operation id="3801" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1185  %m_operand1_load_186 = load i32* %m_operand1_addr_186, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_186"/></StgValue>
</operation>

<operation id="3802" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2217" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1186  %tmp_5_185 = add i15 %j_cast2_cast, -9736       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_185"/></StgValue>
</operation>

<operation id="3803" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2218" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1187  %tmp_5_185_cast1 = sext i15 %tmp_5_185 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_185_cast1"/></StgValue>
</operation>

<operation id="3804" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2219" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1188  %tmp_5_185_cast = zext i16 %tmp_5_185_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_185_cast"/></StgValue>
</operation>

<operation id="3805" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2220" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1189  %m_operand2_addr_186 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_185_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_186"/></StgValue>
</operation>

<operation id="3806" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2221" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1190  %m_operand2_load_186 = load i32* %m_operand2_addr_186, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_186"/></StgValue>
</operation>

<operation id="3807" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2223" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1192  %m_operand1_load_187 = load i32* %m_operand1_addr_187, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_187"/></StgValue>
</operation>

<operation id="3808" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1193  %tmp_5_186 = add i15 %j_cast2_cast, -9436       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_186"/></StgValue>
</operation>

<operation id="3809" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2225" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1194  %tmp_5_186_cast1 = sext i15 %tmp_5_186 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_186_cast1"/></StgValue>
</operation>

<operation id="3810" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1195  %tmp_5_186_cast = zext i16 %tmp_5_186_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_186_cast"/></StgValue>
</operation>

<operation id="3811" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2227" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1196  %m_operand2_addr_187 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_186_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_187"/></StgValue>
</operation>

<operation id="3812" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1197  %m_operand2_load_187 = load i32* %m_operand2_addr_187, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_187"/></StgValue>
</operation>

<operation id="3813" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3097" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2066  %tmp161 = add i32 %tmp169, %tmp157              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="3814" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3099" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2068  %tmp171 = add i32 %tmp_6_169, %tmp_6_170        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="3815" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2069  %tmp172 = add i32 %tmp171, %tmp170              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3816" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1107  %tmp_6_173 = mul i32 %m_operand2_load_174, %m_operand1_load_174 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_173"/></StgValue>
</operation>

<operation id="3817" st_id="108" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1114  %tmp_6_174 = mul i32 %m_operand2_load_175, %m_operand1_load_175 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_174"/></StgValue>
</operation>

<operation id="3818" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3819" st_id="108" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3820" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3821" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3822" st_id="108" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3823" st_id="108" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3824" st_id="108" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3825" st_id="108" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3826" st_id="108" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3827" st_id="108" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3828" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1185  %m_operand1_load_186 = load i32* %m_operand1_addr_186, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_186"/></StgValue>
</operation>

<operation id="3829" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2221" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1190  %m_operand2_load_186 = load i32* %m_operand2_addr_186, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_186"/></StgValue>
</operation>

<operation id="3830" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2223" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1192  %m_operand1_load_187 = load i32* %m_operand1_addr_187, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_187"/></StgValue>
</operation>

<operation id="3831" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2228" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1197  %m_operand2_load_187 = load i32* %m_operand2_addr_187, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_187"/></StgValue>
</operation>

<operation id="3832" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2230" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1199  %m_operand1_load_188 = load i32* %m_operand1_addr_188, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_188"/></StgValue>
</operation>

<operation id="3833" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2231" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1200  %tmp_5_187 = add i15 %j_cast2_cast, -9136       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_187"/></StgValue>
</operation>

<operation id="3834" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2232" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1201  %tmp_5_187_cast1 = sext i15 %tmp_5_187 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_187_cast1"/></StgValue>
</operation>

<operation id="3835" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2233" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1202  %tmp_5_187_cast = zext i16 %tmp_5_187_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_187_cast"/></StgValue>
</operation>

<operation id="3836" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2234" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1203  %m_operand2_addr_188 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_187_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_188"/></StgValue>
</operation>

<operation id="3837" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2235" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1204  %m_operand2_load_188 = load i32* %m_operand2_addr_188, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_188"/></StgValue>
</operation>

<operation id="3838" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1206  %m_operand1_load_189 = load i32* %m_operand1_addr_189, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_189"/></StgValue>
</operation>

<operation id="3839" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2238" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1207  %tmp_5_188 = add i15 %j_cast2_cast, -8836       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_188"/></StgValue>
</operation>

<operation id="3840" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2239" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1208  %tmp_5_188_cast1 = sext i15 %tmp_5_188 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_188_cast1"/></StgValue>
</operation>

<operation id="3841" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2240" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1209  %tmp_5_188_cast = zext i16 %tmp_5_188_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_188_cast"/></StgValue>
</operation>

<operation id="3842" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2241" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1210  %m_operand2_addr_189 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_188_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_189"/></StgValue>
</operation>

<operation id="3843" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2242" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1211  %m_operand2_load_189 = load i32* %m_operand2_addr_189, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_189"/></StgValue>
</operation>

<operation id="3844" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2070  %tmp173 = add i32 %tmp_6_171, %tmp_6_172        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="3845" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1121  %tmp_6_175 = mul i32 %m_operand2_load_176, %m_operand1_load_176 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_175"/></StgValue>
</operation>

<operation id="3846" st_id="109" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1128  %tmp_6_176 = mul i32 %m_operand2_load_177, %m_operand1_load_177 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_176"/></StgValue>
</operation>

<operation id="3847" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3848" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3849" st_id="109" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3850" st_id="109" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3851" st_id="109" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3852" st_id="109" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3853" st_id="109" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3854" st_id="109" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3855" st_id="109" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3856" st_id="109" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3857" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2230" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1199  %m_operand1_load_188 = load i32* %m_operand1_addr_188, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_188"/></StgValue>
</operation>

<operation id="3858" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2235" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1204  %m_operand2_load_188 = load i32* %m_operand2_addr_188, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_188"/></StgValue>
</operation>

<operation id="3859" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1206  %m_operand1_load_189 = load i32* %m_operand1_addr_189, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_189"/></StgValue>
</operation>

<operation id="3860" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2242" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1211  %m_operand2_load_189 = load i32* %m_operand2_addr_189, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_189"/></StgValue>
</operation>

<operation id="3861" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2244" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1213  %m_operand1_load_190 = load i32* %m_operand1_addr_190, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_190"/></StgValue>
</operation>

<operation id="3862" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2245" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1214  %tmp_5_189 = add i15 %j_cast2_cast, -8536       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_189"/></StgValue>
</operation>

<operation id="3863" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2246" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1215  %tmp_5_189_cast1 = sext i15 %tmp_5_189 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_189_cast1"/></StgValue>
</operation>

<operation id="3864" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2247" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1216  %tmp_5_189_cast = zext i16 %tmp_5_189_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_189_cast"/></StgValue>
</operation>

<operation id="3865" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2248" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1217  %m_operand2_addr_190 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_189_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_190"/></StgValue>
</operation>

<operation id="3866" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2249" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1218  %m_operand2_load_190 = load i32* %m_operand2_addr_190, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_190"/></StgValue>
</operation>

<operation id="3867" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2251" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1220  %m_operand1_load_191 = load i32* %m_operand1_addr_191, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_191"/></StgValue>
</operation>

<operation id="3868" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb1.i:1221  %tmp_5_190 = add i15 %j_cast2_cast, -8236       ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_190"/></StgValue>
</operation>

<operation id="3869" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2253" bw="16" op_0_bw="15">
<![CDATA[
bb1.i:1222  %tmp_5_190_cast1 = sext i15 %tmp_5_190 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_190_cast1"/></StgValue>
</operation>

<operation id="3870" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2254" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1223  %tmp_5_190_cast = zext i16 %tmp_5_190_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_190_cast"/></StgValue>
</operation>

<operation id="3871" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2255" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1224  %m_operand2_addr_191 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_190_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_191"/></StgValue>
</operation>

<operation id="3872" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1225  %m_operand2_load_191 = load i32* %m_operand2_addr_191, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_191"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="3873" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1135  %tmp_6_177 = mul i32 %m_operand2_load_178, %m_operand1_load_178 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_177"/></StgValue>
</operation>

<operation id="3874" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1142  %tmp_6_178 = mul i32 %m_operand2_load_179, %m_operand1_load_179 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_178"/></StgValue>
</operation>

<operation id="3875" st_id="110" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3876" st_id="110" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3877" st_id="110" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3878" st_id="110" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3879" st_id="110" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3880" st_id="110" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3881" st_id="110" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3882" st_id="110" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3883" st_id="110" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="3884" st_id="110" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="3885" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2244" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1213  %m_operand1_load_190 = load i32* %m_operand1_addr_190, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_190"/></StgValue>
</operation>

<operation id="3886" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2249" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1218  %m_operand2_load_190 = load i32* %m_operand2_addr_190, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_190"/></StgValue>
</operation>

<operation id="3887" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2251" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1220  %m_operand1_load_191 = load i32* %m_operand1_addr_191, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_191"/></StgValue>
</operation>

<operation id="3888" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1225  %m_operand2_load_191 = load i32* %m_operand2_addr_191, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_191"/></StgValue>
</operation>

<operation id="3889" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1227  %m_operand1_load_192 = load i32* %m_operand1_addr_192, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_192"/></StgValue>
</operation>

<operation id="3890" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1228  %tmp_5_191 = add i14 %j_cast2_cast2, -7936      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_191"/></StgValue>
</operation>

<operation id="3891" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2260" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1229  %tmp_5_191_cast1 = sext i14 %tmp_5_191 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_191_cast1"/></StgValue>
</operation>

<operation id="3892" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2261" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1230  %tmp_5_191_cast = zext i16 %tmp_5_191_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_191_cast"/></StgValue>
</operation>

<operation id="3893" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2262" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1231  %m_operand2_addr_192 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_191_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_192"/></StgValue>
</operation>

<operation id="3894" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2263" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1232  %m_operand2_load_192 = load i32* %m_operand2_addr_192, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_192"/></StgValue>
</operation>

<operation id="3895" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2265" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1234  %m_operand1_load_193 = load i32* %m_operand1_addr_193, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_193"/></StgValue>
</operation>

<operation id="3896" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2266" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1235  %tmp_5_192 = add i14 %j_cast2_cast2, -7636      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_192"/></StgValue>
</operation>

<operation id="3897" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2267" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1236  %tmp_5_192_cast1 = sext i14 %tmp_5_192 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_192_cast1"/></StgValue>
</operation>

<operation id="3898" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2268" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1237  %tmp_5_192_cast = zext i16 %tmp_5_192_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_192_cast"/></StgValue>
</operation>

<operation id="3899" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2269" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1238  %m_operand2_addr_193 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_192_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_193"/></StgValue>
</operation>

<operation id="3900" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2270" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1239  %m_operand2_load_193 = load i32* %m_operand2_addr_193, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_193"/></StgValue>
</operation>

<operation id="3901" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2071  %tmp174 = add i32 %tmp_6_174, %tmp_6_175        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="3902" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2072  %tmp175 = add i32 %tmp174, %tmp_6_173           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3903" st_id="111" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1149  %tmp_6_179 = mul i32 %m_operand2_load_180, %m_operand1_load_180 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_179"/></StgValue>
</operation>

<operation id="3904" st_id="111" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1156  %tmp_6_180 = mul i32 %m_operand2_load_181, %m_operand1_load_181 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_180"/></StgValue>
</operation>

<operation id="3905" st_id="111" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3906" st_id="111" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3907" st_id="111" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3908" st_id="111" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3909" st_id="111" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3910" st_id="111" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3911" st_id="111" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="3912" st_id="111" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="3913" st_id="111" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="3914" st_id="111" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="3915" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1227  %m_operand1_load_192 = load i32* %m_operand1_addr_192, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_192"/></StgValue>
</operation>

<operation id="3916" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2263" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1232  %m_operand2_load_192 = load i32* %m_operand2_addr_192, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_192"/></StgValue>
</operation>

<operation id="3917" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2265" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1234  %m_operand1_load_193 = load i32* %m_operand1_addr_193, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_193"/></StgValue>
</operation>

<operation id="3918" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2270" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1239  %m_operand2_load_193 = load i32* %m_operand2_addr_193, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_193"/></StgValue>
</operation>

<operation id="3919" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2272" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1241  %m_operand1_load_194 = load i32* %m_operand1_addr_194, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_194"/></StgValue>
</operation>

<operation id="3920" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1242  %tmp_5_193 = add i14 %j_cast2_cast2, -7336      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_193"/></StgValue>
</operation>

<operation id="3921" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2274" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1243  %tmp_5_193_cast1 = sext i14 %tmp_5_193 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_193_cast1"/></StgValue>
</operation>

<operation id="3922" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2275" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1244  %tmp_5_193_cast = zext i16 %tmp_5_193_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_193_cast"/></StgValue>
</operation>

<operation id="3923" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2276" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1245  %m_operand2_addr_194 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_193_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_194"/></StgValue>
</operation>

<operation id="3924" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2277" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1246  %m_operand2_load_194 = load i32* %m_operand2_addr_194, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_194"/></StgValue>
</operation>

<operation id="3925" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2279" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1248  %m_operand1_load_195 = load i32* %m_operand1_addr_195, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_195"/></StgValue>
</operation>

<operation id="3926" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2280" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1249  %tmp_5_194 = add i14 %j_cast2_cast2, -7036      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_194"/></StgValue>
</operation>

<operation id="3927" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2281" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1250  %tmp_5_194_cast1 = sext i14 %tmp_5_194 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_194_cast1"/></StgValue>
</operation>

<operation id="3928" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2282" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1251  %tmp_5_194_cast = zext i16 %tmp_5_194_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_194_cast"/></StgValue>
</operation>

<operation id="3929" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2283" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1252  %m_operand2_addr_195 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_194_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_195"/></StgValue>
</operation>

<operation id="3930" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2284" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1253  %m_operand2_load_195 = load i32* %m_operand2_addr_195, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_195"/></StgValue>
</operation>

<operation id="3931" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2073  %tmp176 = add i32 %tmp175, %tmp173              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="3932" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2074  %tmp177 = add i32 %tmp176, %tmp172              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="3933" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2075  %tmp179 = add i32 %tmp_6_176, %tmp_6_177        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3934" st_id="112" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1163  %tmp_6_181 = mul i32 %m_operand2_load_182, %m_operand1_load_182 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_181"/></StgValue>
</operation>

<operation id="3935" st_id="112" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1170  %tmp_6_182 = mul i32 %m_operand2_load_183, %m_operand1_load_183 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_182"/></StgValue>
</operation>

<operation id="3936" st_id="112" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3937" st_id="112" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3938" st_id="112" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3939" st_id="112" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3940" st_id="112" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="3941" st_id="112" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="3942" st_id="112" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="3943" st_id="112" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="3944" st_id="112" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="3945" st_id="112" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="3946" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2272" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1241  %m_operand1_load_194 = load i32* %m_operand1_addr_194, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_194"/></StgValue>
</operation>

<operation id="3947" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2277" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1246  %m_operand2_load_194 = load i32* %m_operand2_addr_194, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_194"/></StgValue>
</operation>

<operation id="3948" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2279" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1248  %m_operand1_load_195 = load i32* %m_operand1_addr_195, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_195"/></StgValue>
</operation>

<operation id="3949" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2284" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1253  %m_operand2_load_195 = load i32* %m_operand2_addr_195, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_195"/></StgValue>
</operation>

<operation id="3950" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2286" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1255  %m_operand1_load_196 = load i32* %m_operand1_addr_196, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_196"/></StgValue>
</operation>

<operation id="3951" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2287" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1256  %tmp_5_195 = add i14 %j_cast2_cast2, -6736      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_195"/></StgValue>
</operation>

<operation id="3952" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2288" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1257  %tmp_5_195_cast1 = sext i14 %tmp_5_195 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_195_cast1"/></StgValue>
</operation>

<operation id="3953" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2289" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1258  %tmp_5_195_cast = zext i16 %tmp_5_195_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_195_cast"/></StgValue>
</operation>

<operation id="3954" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2290" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1259  %m_operand2_addr_196 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_195_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_196"/></StgValue>
</operation>

<operation id="3955" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2291" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1260  %m_operand2_load_196 = load i32* %m_operand2_addr_196, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_196"/></StgValue>
</operation>

<operation id="3956" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2293" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1262  %m_operand1_load_197 = load i32* %m_operand1_addr_197, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_197"/></StgValue>
</operation>

<operation id="3957" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1263  %tmp_5_196 = add i14 %j_cast2_cast2, -6436      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_196"/></StgValue>
</operation>

<operation id="3958" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2295" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1264  %tmp_5_196_cast1 = sext i14 %tmp_5_196 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_196_cast1"/></StgValue>
</operation>

<operation id="3959" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2296" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1265  %tmp_5_196_cast = zext i16 %tmp_5_196_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_196_cast"/></StgValue>
</operation>

<operation id="3960" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2297" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1266  %m_operand2_addr_197 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_196_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_197"/></StgValue>
</operation>

<operation id="3961" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2298" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1267  %m_operand2_load_197 = load i32* %m_operand2_addr_197, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_197"/></StgValue>
</operation>

<operation id="3962" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2076  %tmp180 = add i32 %tmp_6_179, %tmp_6_180        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="3963" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2077  %tmp181 = add i32 %tmp180, %tmp_6_178           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3964" st_id="113" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1177  %tmp_6_183 = mul i32 %m_operand2_load_184, %m_operand1_load_184 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_183"/></StgValue>
</operation>

<operation id="3965" st_id="113" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1184  %tmp_6_184 = mul i32 %m_operand2_load_185, %m_operand1_load_185 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_184"/></StgValue>
</operation>

<operation id="3966" st_id="113" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3967" st_id="113" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3968" st_id="113" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="3969" st_id="113" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="3970" st_id="113" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="3971" st_id="113" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="3972" st_id="113" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="3973" st_id="113" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="3974" st_id="113" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="3975" st_id="113" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="3976" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2286" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1255  %m_operand1_load_196 = load i32* %m_operand1_addr_196, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_196"/></StgValue>
</operation>

<operation id="3977" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2291" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1260  %m_operand2_load_196 = load i32* %m_operand2_addr_196, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_196"/></StgValue>
</operation>

<operation id="3978" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2293" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1262  %m_operand1_load_197 = load i32* %m_operand1_addr_197, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_197"/></StgValue>
</operation>

<operation id="3979" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2298" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1267  %m_operand2_load_197 = load i32* %m_operand2_addr_197, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_197"/></StgValue>
</operation>

<operation id="3980" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2300" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1269  %m_operand1_load_198 = load i32* %m_operand1_addr_198, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_198"/></StgValue>
</operation>

<operation id="3981" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2301" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1270  %tmp_5_197 = add i14 %j_cast2_cast2, -6136      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_197"/></StgValue>
</operation>

<operation id="3982" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2302" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1271  %tmp_5_197_cast1 = sext i14 %tmp_5_197 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_197_cast1"/></StgValue>
</operation>

<operation id="3983" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2303" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1272  %tmp_5_197_cast = zext i16 %tmp_5_197_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_197_cast"/></StgValue>
</operation>

<operation id="3984" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2304" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1273  %m_operand2_addr_198 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_197_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_198"/></StgValue>
</operation>

<operation id="3985" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1274  %m_operand2_load_198 = load i32* %m_operand2_addr_198, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_198"/></StgValue>
</operation>

<operation id="3986" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2307" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1276  %m_operand1_load_199 = load i32* %m_operand1_addr_199, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_199"/></StgValue>
</operation>

<operation id="3987" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2308" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1277  %tmp_5_198 = add i14 %j_cast2_cast2, -5836      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_198"/></StgValue>
</operation>

<operation id="3988" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2309" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1278  %tmp_5_198_cast1 = sext i14 %tmp_5_198 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_198_cast1"/></StgValue>
</operation>

<operation id="3989" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2310" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1279  %tmp_5_198_cast = zext i16 %tmp_5_198_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_198_cast"/></StgValue>
</operation>

<operation id="3990" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2311" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1280  %m_operand2_addr_199 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_198_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_199"/></StgValue>
</operation>

<operation id="3991" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2312" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1281  %m_operand2_load_199 = load i32* %m_operand2_addr_199, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_199"/></StgValue>
</operation>

<operation id="3992" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2078  %tmp182 = add i32 %tmp181, %tmp179              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="3993" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2079  %tmp183 = add i32 %tmp_6_181, %tmp_6_182        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3994" st_id="114" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1191  %tmp_6_185 = mul i32 %m_operand2_load_186, %m_operand1_load_186 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_185"/></StgValue>
</operation>

<operation id="3995" st_id="114" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1198  %tmp_6_186 = mul i32 %m_operand2_load_187, %m_operand1_load_187 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_186"/></StgValue>
</operation>

<operation id="3996" st_id="114" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="3997" st_id="114" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="3998" st_id="114" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="3999" st_id="114" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="4000" st_id="114" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="4001" st_id="114" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="4002" st_id="114" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="4003" st_id="114" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="4004" st_id="114" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4005" st_id="114" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4006" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2300" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1269  %m_operand1_load_198 = load i32* %m_operand1_addr_198, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_198"/></StgValue>
</operation>

<operation id="4007" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2305" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1274  %m_operand2_load_198 = load i32* %m_operand2_addr_198, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_198"/></StgValue>
</operation>

<operation id="4008" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2307" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1276  %m_operand1_load_199 = load i32* %m_operand1_addr_199, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_199"/></StgValue>
</operation>

<operation id="4009" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2312" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1281  %m_operand2_load_199 = load i32* %m_operand2_addr_199, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_199"/></StgValue>
</operation>

<operation id="4010" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2314" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1283  %m_operand1_load_200 = load i32* %m_operand1_addr_200, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_200"/></StgValue>
</operation>

<operation id="4011" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1284  %tmp_5_199 = add i14 %j_cast2_cast2, -5536      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_199"/></StgValue>
</operation>

<operation id="4012" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2316" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1285  %tmp_5_199_cast1 = sext i14 %tmp_5_199 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_199_cast1"/></StgValue>
</operation>

<operation id="4013" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2317" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1286  %tmp_5_199_cast = zext i16 %tmp_5_199_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_199_cast"/></StgValue>
</operation>

<operation id="4014" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2318" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1287  %m_operand2_addr_200 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_199_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_200"/></StgValue>
</operation>

<operation id="4015" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2319" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1288  %m_operand2_load_200 = load i32* %m_operand2_addr_200, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_200"/></StgValue>
</operation>

<operation id="4016" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2321" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1290  %m_operand1_load_201 = load i32* %m_operand1_addr_201, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_201"/></StgValue>
</operation>

<operation id="4017" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1291  %tmp_5_200 = add i14 %j_cast2_cast2, -5236      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_200"/></StgValue>
</operation>

<operation id="4018" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2323" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1292  %tmp_5_200_cast1 = sext i14 %tmp_5_200 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_200_cast1"/></StgValue>
</operation>

<operation id="4019" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2324" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1293  %tmp_5_200_cast = zext i16 %tmp_5_200_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_200_cast"/></StgValue>
</operation>

<operation id="4020" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2325" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1294  %m_operand2_addr_201 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_200_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_201"/></StgValue>
</operation>

<operation id="4021" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2326" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1295  %m_operand2_load_201 = load i32* %m_operand2_addr_201, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_201"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="4022" st_id="115" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1205  %tmp_6_187 = mul i32 %m_operand2_load_188, %m_operand1_load_188 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_187"/></StgValue>
</operation>

<operation id="4023" st_id="115" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1212  %tmp_6_188 = mul i32 %m_operand2_load_189, %m_operand1_load_189 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_188"/></StgValue>
</operation>

<operation id="4024" st_id="115" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="4025" st_id="115" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="4026" st_id="115" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="4027" st_id="115" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="4028" st_id="115" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="4029" st_id="115" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="4030" st_id="115" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4031" st_id="115" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4032" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4033" st_id="115" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4034" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2314" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1283  %m_operand1_load_200 = load i32* %m_operand1_addr_200, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_200"/></StgValue>
</operation>

<operation id="4035" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2319" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1288  %m_operand2_load_200 = load i32* %m_operand2_addr_200, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_200"/></StgValue>
</operation>

<operation id="4036" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2321" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1290  %m_operand1_load_201 = load i32* %m_operand1_addr_201, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_201"/></StgValue>
</operation>

<operation id="4037" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2326" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1295  %m_operand2_load_201 = load i32* %m_operand2_addr_201, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_201"/></StgValue>
</operation>

<operation id="4038" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2328" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1297  %m_operand1_load_202 = load i32* %m_operand1_addr_202, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_202"/></StgValue>
</operation>

<operation id="4039" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2329" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1298  %tmp_5_201 = add i14 %j_cast2_cast2, -4936      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_201"/></StgValue>
</operation>

<operation id="4040" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2330" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1299  %tmp_5_201_cast1 = sext i14 %tmp_5_201 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_201_cast1"/></StgValue>
</operation>

<operation id="4041" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2331" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1300  %tmp_5_201_cast = zext i16 %tmp_5_201_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_201_cast"/></StgValue>
</operation>

<operation id="4042" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2332" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1301  %m_operand2_addr_202 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_201_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_202"/></StgValue>
</operation>

<operation id="4043" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2333" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1302  %m_operand2_load_202 = load i32* %m_operand2_addr_202, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_202"/></StgValue>
</operation>

<operation id="4044" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2335" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1304  %m_operand1_load_203 = load i32* %m_operand1_addr_203, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_203"/></StgValue>
</operation>

<operation id="4045" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1305  %tmp_5_202 = add i14 %j_cast2_cast2, -4636      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_202"/></StgValue>
</operation>

<operation id="4046" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2337" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1306  %tmp_5_202_cast1 = sext i14 %tmp_5_202 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_202_cast1"/></StgValue>
</operation>

<operation id="4047" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2338" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1307  %tmp_5_202_cast = zext i16 %tmp_5_202_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_202_cast"/></StgValue>
</operation>

<operation id="4048" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2339" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1308  %m_operand2_addr_203 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_202_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_203"/></StgValue>
</operation>

<operation id="4049" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2340" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1309  %m_operand2_load_203 = load i32* %m_operand2_addr_203, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_203"/></StgValue>
</operation>

<operation id="4050" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2080  %tmp184 = add i32 %tmp_6_184, %tmp_6_185        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="4051" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2081  %tmp185 = add i32 %tmp184, %tmp_6_183           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="4052" st_id="116" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1219  %tmp_6_189 = mul i32 %m_operand2_load_190, %m_operand1_load_190 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_189"/></StgValue>
</operation>

<operation id="4053" st_id="116" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1226  %tmp_6_190 = mul i32 %m_operand2_load_191, %m_operand1_load_191 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_190"/></StgValue>
</operation>

<operation id="4054" st_id="116" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="4055" st_id="116" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="4056" st_id="116" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="4057" st_id="116" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="4058" st_id="116" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4059" st_id="116" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4060" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4061" st_id="116" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4062" st_id="116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4063" st_id="116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4064" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2328" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1297  %m_operand1_load_202 = load i32* %m_operand1_addr_202, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_202"/></StgValue>
</operation>

<operation id="4065" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2333" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1302  %m_operand2_load_202 = load i32* %m_operand2_addr_202, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_202"/></StgValue>
</operation>

<operation id="4066" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2335" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1304  %m_operand1_load_203 = load i32* %m_operand1_addr_203, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_203"/></StgValue>
</operation>

<operation id="4067" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2340" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1309  %m_operand2_load_203 = load i32* %m_operand2_addr_203, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_203"/></StgValue>
</operation>

<operation id="4068" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2342" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1311  %m_operand1_load_204 = load i32* %m_operand1_addr_204, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_204"/></StgValue>
</operation>

<operation id="4069" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb1.i:1312  %tmp_5_203 = add i14 %j_cast2_cast2, -4336      ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_203"/></StgValue>
</operation>

<operation id="4070" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2344" bw="16" op_0_bw="14">
<![CDATA[
bb1.i:1313  %tmp_5_203_cast1 = sext i14 %tmp_5_203 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_203_cast1"/></StgValue>
</operation>

<operation id="4071" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2345" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1314  %tmp_5_203_cast = zext i16 %tmp_5_203_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_203_cast"/></StgValue>
</operation>

<operation id="4072" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2346" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1315  %m_operand2_addr_204 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_203_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_204"/></StgValue>
</operation>

<operation id="4073" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2347" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1316  %m_operand2_load_204 = load i32* %m_operand2_addr_204, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_204"/></StgValue>
</operation>

<operation id="4074" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1318  %m_operand1_load_205 = load i32* %m_operand1_addr_205, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_205"/></StgValue>
</operation>

<operation id="4075" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1319  %tmp_5_204 = add i13 %j_cast2_cast1, -4036      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_204"/></StgValue>
</operation>

<operation id="4076" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2351" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1320  %tmp_5_204_cast1 = sext i13 %tmp_5_204 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_204_cast1"/></StgValue>
</operation>

<operation id="4077" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2352" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1321  %tmp_5_204_cast = zext i16 %tmp_5_204_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_204_cast"/></StgValue>
</operation>

<operation id="4078" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2353" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1322  %m_operand2_addr_205 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_204_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_205"/></StgValue>
</operation>

<operation id="4079" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2354" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1323  %m_operand2_load_205 = load i32* %m_operand2_addr_205, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_205"/></StgValue>
</operation>

<operation id="4080" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2082  %tmp186 = add i32 %tmp185, %tmp183              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="4081" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2083  %tmp187 = add i32 %tmp186, %tmp182              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="4082" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2086  %tmp188 = add i32 %tmp_6_186, %tmp_6_187        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="4083" st_id="117" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1233  %tmp_6_191 = mul i32 %m_operand2_load_192, %m_operand1_load_192 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_191"/></StgValue>
</operation>

<operation id="4084" st_id="117" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1240  %tmp_6_192 = mul i32 %m_operand2_load_193, %m_operand1_load_193 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_192"/></StgValue>
</operation>

<operation id="4085" st_id="117" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="4086" st_id="117" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="4087" st_id="117" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4088" st_id="117" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4089" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4090" st_id="117" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4091" st_id="117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4092" st_id="117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4093" st_id="117" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4094" st_id="117" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4095" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2342" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1311  %m_operand1_load_204 = load i32* %m_operand1_addr_204, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_204"/></StgValue>
</operation>

<operation id="4096" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2347" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1316  %m_operand2_load_204 = load i32* %m_operand2_addr_204, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_204"/></StgValue>
</operation>

<operation id="4097" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2349" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1318  %m_operand1_load_205 = load i32* %m_operand1_addr_205, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_205"/></StgValue>
</operation>

<operation id="4098" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2354" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1323  %m_operand2_load_205 = load i32* %m_operand2_addr_205, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_205"/></StgValue>
</operation>

<operation id="4099" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2356" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1325  %m_operand1_load_206 = load i32* %m_operand1_addr_206, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_206"/></StgValue>
</operation>

<operation id="4100" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2357" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1326  %tmp_5_205 = add i13 %j_cast2_cast1, -3736      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_205"/></StgValue>
</operation>

<operation id="4101" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2358" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1327  %tmp_5_205_cast1 = sext i13 %tmp_5_205 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_205_cast1"/></StgValue>
</operation>

<operation id="4102" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2359" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1328  %tmp_5_205_cast = zext i16 %tmp_5_205_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_205_cast"/></StgValue>
</operation>

<operation id="4103" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2360" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1329  %m_operand2_addr_206 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_205_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_206"/></StgValue>
</operation>

<operation id="4104" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2361" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1330  %m_operand2_load_206 = load i32* %m_operand2_addr_206, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_206"/></StgValue>
</operation>

<operation id="4105" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2363" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1332  %m_operand1_load_207 = load i32* %m_operand1_addr_207, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_207"/></StgValue>
</operation>

<operation id="4106" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2364" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1333  %tmp_5_206 = add i13 %j_cast2_cast1, -3436      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_206"/></StgValue>
</operation>

<operation id="4107" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2365" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1334  %tmp_5_206_cast1 = sext i13 %tmp_5_206 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_206_cast1"/></StgValue>
</operation>

<operation id="4108" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2366" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1335  %tmp_5_206_cast = zext i16 %tmp_5_206_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_206_cast"/></StgValue>
</operation>

<operation id="4109" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2367" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1336  %m_operand2_addr_207 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_206_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_207"/></StgValue>
</operation>

<operation id="4110" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1337  %m_operand2_load_207 = load i32* %m_operand2_addr_207, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_207"/></StgValue>
</operation>

<operation id="4111" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2084  %tmp178 = add i32 %tmp187, %tmp177              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="4112" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2085  %tmp160 = add i32 %tmp178, %tmp161              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="4113" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2087  %tmp189 = add i32 %tmp_6_188, %tmp_6_189        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="4114" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2088  %tmp190 = add i32 %tmp189, %tmp188              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="4115" st_id="118" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1247  %tmp_6_193 = mul i32 %m_operand2_load_194, %m_operand1_load_194 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_193"/></StgValue>
</operation>

<operation id="4116" st_id="118" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1254  %tmp_6_194 = mul i32 %m_operand2_load_195, %m_operand1_load_195 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_194"/></StgValue>
</operation>

<operation id="4117" st_id="118" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4118" st_id="118" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4119" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4120" st_id="118" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4121" st_id="118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4122" st_id="118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4123" st_id="118" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4124" st_id="118" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4125" st_id="118" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4126" st_id="118" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4127" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2356" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1325  %m_operand1_load_206 = load i32* %m_operand1_addr_206, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_206"/></StgValue>
</operation>

<operation id="4128" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2361" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1330  %m_operand2_load_206 = load i32* %m_operand2_addr_206, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_206"/></StgValue>
</operation>

<operation id="4129" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2363" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1332  %m_operand1_load_207 = load i32* %m_operand1_addr_207, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_207"/></StgValue>
</operation>

<operation id="4130" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1337  %m_operand2_load_207 = load i32* %m_operand2_addr_207, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_207"/></StgValue>
</operation>

<operation id="4131" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1339  %m_operand1_load_208 = load i32* %m_operand1_addr_208, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_208"/></StgValue>
</operation>

<operation id="4132" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1340  %tmp_5_207 = add i13 %j_cast2_cast1, -3136      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_207"/></StgValue>
</operation>

<operation id="4133" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1341  %tmp_5_207_cast1 = sext i13 %tmp_5_207 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_207_cast1"/></StgValue>
</operation>

<operation id="4134" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1342  %tmp_5_207_cast = zext i16 %tmp_5_207_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_207_cast"/></StgValue>
</operation>

<operation id="4135" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2374" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1343  %m_operand2_addr_208 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_207_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_208"/></StgValue>
</operation>

<operation id="4136" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1344  %m_operand2_load_208 = load i32* %m_operand2_addr_208, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_208"/></StgValue>
</operation>

<operation id="4137" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2377" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1346  %m_operand1_load_209 = load i32* %m_operand1_addr_209, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_209"/></StgValue>
</operation>

<operation id="4138" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2378" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1347  %tmp_5_208 = add i13 %j_cast2_cast1, -2836      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_208"/></StgValue>
</operation>

<operation id="4139" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2379" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1348  %tmp_5_208_cast1 = sext i13 %tmp_5_208 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_208_cast1"/></StgValue>
</operation>

<operation id="4140" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2380" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1349  %tmp_5_208_cast = zext i16 %tmp_5_208_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_208_cast"/></StgValue>
</operation>

<operation id="4141" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2381" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1350  %m_operand2_addr_209 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_208_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_209"/></StgValue>
</operation>

<operation id="4142" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2382" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1351  %m_operand2_load_209 = load i32* %m_operand2_addr_209, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_209"/></StgValue>
</operation>

<operation id="4143" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2089  %tmp191 = add i32 %tmp_6_190, %tmp_6_191        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="4144" st_id="119" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1261  %tmp_6_195 = mul i32 %m_operand2_load_196, %m_operand1_load_196 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_195"/></StgValue>
</operation>

<operation id="4145" st_id="119" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1268  %tmp_6_196 = mul i32 %m_operand2_load_197, %m_operand1_load_197 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_196"/></StgValue>
</operation>

<operation id="4146" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4147" st_id="119" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4148" st_id="119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4149" st_id="119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4150" st_id="119" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4151" st_id="119" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4152" st_id="119" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4153" st_id="119" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4154" st_id="119" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4155" st_id="119" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4156" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1339  %m_operand1_load_208 = load i32* %m_operand1_addr_208, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_208"/></StgValue>
</operation>

<operation id="4157" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1344  %m_operand2_load_208 = load i32* %m_operand2_addr_208, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_208"/></StgValue>
</operation>

<operation id="4158" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2377" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1346  %m_operand1_load_209 = load i32* %m_operand1_addr_209, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_209"/></StgValue>
</operation>

<operation id="4159" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2382" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1351  %m_operand2_load_209 = load i32* %m_operand2_addr_209, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_209"/></StgValue>
</operation>

<operation id="4160" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2384" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1353  %m_operand1_load_210 = load i32* %m_operand1_addr_210, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_210"/></StgValue>
</operation>

<operation id="4161" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1354  %tmp_5_209 = add i13 %j_cast2_cast1, -2536      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_209"/></StgValue>
</operation>

<operation id="4162" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2386" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1355  %tmp_5_209_cast1 = sext i13 %tmp_5_209 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_209_cast1"/></StgValue>
</operation>

<operation id="4163" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2387" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1356  %tmp_5_209_cast = zext i16 %tmp_5_209_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_209_cast"/></StgValue>
</operation>

<operation id="4164" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2388" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1357  %m_operand2_addr_210 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_209_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_210"/></StgValue>
</operation>

<operation id="4165" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2389" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1358  %m_operand2_load_210 = load i32* %m_operand2_addr_210, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_210"/></StgValue>
</operation>

<operation id="4166" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2391" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1360  %m_operand1_load_211 = load i32* %m_operand1_addr_211, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_211"/></StgValue>
</operation>

<operation id="4167" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2392" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb1.i:1361  %tmp_5_210 = add i13 %j_cast2_cast1, -2236      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_210"/></StgValue>
</operation>

<operation id="4168" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2393" bw="16" op_0_bw="13">
<![CDATA[
bb1.i:1362  %tmp_5_210_cast1 = sext i13 %tmp_5_210 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_210_cast1"/></StgValue>
</operation>

<operation id="4169" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1363  %tmp_5_210_cast = zext i16 %tmp_5_210_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_210_cast"/></StgValue>
</operation>

<operation id="4170" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2395" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1364  %m_operand2_addr_211 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_210_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_211"/></StgValue>
</operation>

<operation id="4171" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2396" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1365  %m_operand2_load_211 = load i32* %m_operand2_addr_211, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_211"/></StgValue>
</operation>

<operation id="4172" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2090  %tmp192 = add i32 %tmp_6_193, %tmp_6_194        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="4173" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2091  %tmp193 = add i32 %tmp192, %tmp_6_192           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="4174" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1275  %tmp_6_197 = mul i32 %m_operand2_load_198, %m_operand1_load_198 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_197"/></StgValue>
</operation>

<operation id="4175" st_id="120" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1282  %tmp_6_198 = mul i32 %m_operand2_load_199, %m_operand1_load_199 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_198"/></StgValue>
</operation>

<operation id="4176" st_id="120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4177" st_id="120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4178" st_id="120" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4179" st_id="120" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4180" st_id="120" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4181" st_id="120" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4182" st_id="120" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4183" st_id="120" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4184" st_id="120" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4185" st_id="120" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4186" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2384" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1353  %m_operand1_load_210 = load i32* %m_operand1_addr_210, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_210"/></StgValue>
</operation>

<operation id="4187" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2389" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1358  %m_operand2_load_210 = load i32* %m_operand2_addr_210, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_210"/></StgValue>
</operation>

<operation id="4188" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2391" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1360  %m_operand1_load_211 = load i32* %m_operand1_addr_211, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_211"/></StgValue>
</operation>

<operation id="4189" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2396" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1365  %m_operand2_load_211 = load i32* %m_operand2_addr_211, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_211"/></StgValue>
</operation>

<operation id="4190" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2398" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1367  %m_operand1_load_212 = load i32* %m_operand1_addr_212, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_212"/></StgValue>
</operation>

<operation id="4191" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:1368  %tmp_5_211 = add i12 %j_cast314_cast_cast1, -1936 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_211"/></StgValue>
</operation>

<operation id="4192" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2400" bw="16" op_0_bw="12">
<![CDATA[
bb1.i:1369  %tmp_5_211_cast1 = sext i12 %tmp_5_211 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_211_cast1"/></StgValue>
</operation>

<operation id="4193" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2401" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1370  %tmp_5_211_cast = zext i16 %tmp_5_211_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_211_cast"/></StgValue>
</operation>

<operation id="4194" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2402" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1371  %m_operand2_addr_212 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_211_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_212"/></StgValue>
</operation>

<operation id="4195" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2403" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1372  %m_operand2_load_212 = load i32* %m_operand2_addr_212, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_212"/></StgValue>
</operation>

<operation id="4196" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2405" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1374  %m_operand1_load_213 = load i32* %m_operand1_addr_213, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_213"/></StgValue>
</operation>

<operation id="4197" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:1375  %tmp_5_212 = add i12 %j_cast314_cast_cast1, -1636 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_212"/></StgValue>
</operation>

<operation id="4198" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2407" bw="16" op_0_bw="12">
<![CDATA[
bb1.i:1376  %tmp_5_212_cast1 = sext i12 %tmp_5_212 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_212_cast1"/></StgValue>
</operation>

<operation id="4199" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2408" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1377  %tmp_5_212_cast = zext i16 %tmp_5_212_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_212_cast"/></StgValue>
</operation>

<operation id="4200" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2409" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1378  %m_operand2_addr_213 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_212_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_213"/></StgValue>
</operation>

<operation id="4201" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2410" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1379  %m_operand2_load_213 = load i32* %m_operand2_addr_213, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_213"/></StgValue>
</operation>

<operation id="4202" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2092  %tmp194 = add i32 %tmp193, %tmp191              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="4203" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2093  %tmp195 = add i32 %tmp194, %tmp190              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="4204" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2094  %tmp198 = add i32 %tmp_6_195, %tmp_6_196        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="4205" st_id="121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1289  %tmp_6_199 = mul i32 %m_operand2_load_200, %m_operand1_load_200 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_199"/></StgValue>
</operation>

<operation id="4206" st_id="121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1296  %tmp_6_200 = mul i32 %m_operand2_load_201, %m_operand1_load_201 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_200"/></StgValue>
</operation>

<operation id="4207" st_id="121" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4208" st_id="121" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4209" st_id="121" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4210" st_id="121" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4211" st_id="121" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4212" st_id="121" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4213" st_id="121" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4214" st_id="121" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4215" st_id="121" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4216" st_id="121" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4217" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2398" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1367  %m_operand1_load_212 = load i32* %m_operand1_addr_212, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_212"/></StgValue>
</operation>

<operation id="4218" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2403" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1372  %m_operand2_load_212 = load i32* %m_operand2_addr_212, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_212"/></StgValue>
</operation>

<operation id="4219" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2405" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1374  %m_operand1_load_213 = load i32* %m_operand1_addr_213, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_213"/></StgValue>
</operation>

<operation id="4220" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2410" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1379  %m_operand2_load_213 = load i32* %m_operand2_addr_213, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_213"/></StgValue>
</operation>

<operation id="4221" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2412" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1381  %m_operand1_load_214 = load i32* %m_operand1_addr_214, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_214"/></StgValue>
</operation>

<operation id="4222" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:1382  %tmp_5_213 = add i12 %j_cast314_cast_cast1, -1336 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_213"/></StgValue>
</operation>

<operation id="4223" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2414" bw="16" op_0_bw="12">
<![CDATA[
bb1.i:1383  %tmp_5_213_cast1 = sext i12 %tmp_5_213 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_213_cast1"/></StgValue>
</operation>

<operation id="4224" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1384  %tmp_5_213_cast = zext i16 %tmp_5_213_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_213_cast"/></StgValue>
</operation>

<operation id="4225" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2416" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1385  %m_operand2_addr_214 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_213_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_214"/></StgValue>
</operation>

<operation id="4226" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2417" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1386  %m_operand2_load_214 = load i32* %m_operand2_addr_214, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_214"/></StgValue>
</operation>

<operation id="4227" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2419" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1388  %m_operand1_load_215 = load i32* %m_operand1_addr_215, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_215"/></StgValue>
</operation>

<operation id="4228" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb1.i:1389  %tmp_5_214 = add i12 %j_cast314_cast_cast1, -1036 ; <i12> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_214"/></StgValue>
</operation>

<operation id="4229" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2421" bw="16" op_0_bw="12">
<![CDATA[
bb1.i:1390  %tmp_5_214_cast1 = sext i12 %tmp_5_214 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_214_cast1"/></StgValue>
</operation>

<operation id="4230" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2422" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1391  %tmp_5_214_cast = zext i16 %tmp_5_214_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_214_cast"/></StgValue>
</operation>

<operation id="4231" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2423" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1392  %m_operand2_addr_215 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_214_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_215"/></StgValue>
</operation>

<operation id="4232" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2424" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1393  %m_operand2_load_215 = load i32* %m_operand2_addr_215, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_215"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="4233" st_id="122" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1303  %tmp_6_201 = mul i32 %m_operand2_load_202, %m_operand1_load_202 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_201"/></StgValue>
</operation>

<operation id="4234" st_id="122" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1310  %tmp_6_202 = mul i32 %m_operand2_load_203, %m_operand1_load_203 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_202"/></StgValue>
</operation>

<operation id="4235" st_id="122" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4236" st_id="122" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4237" st_id="122" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4238" st_id="122" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4239" st_id="122" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4240" st_id="122" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4241" st_id="122" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4242" st_id="122" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4243" st_id="122" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4244" st_id="122" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4245" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2412" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1381  %m_operand1_load_214 = load i32* %m_operand1_addr_214, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_214"/></StgValue>
</operation>

<operation id="4246" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2417" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1386  %m_operand2_load_214 = load i32* %m_operand2_addr_214, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_214"/></StgValue>
</operation>

<operation id="4247" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2419" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1388  %m_operand1_load_215 = load i32* %m_operand1_addr_215, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_215"/></StgValue>
</operation>

<operation id="4248" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2424" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1393  %m_operand2_load_215 = load i32* %m_operand2_addr_215, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_215"/></StgValue>
</operation>

<operation id="4249" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2426" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1395  %m_operand1_load_216 = load i32* %m_operand1_addr_216, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_216"/></StgValue>
</operation>

<operation id="4250" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1.i:1396  %tmp_5_215 = add i11 %j_cast314_cast2_cast1, -736 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_215"/></StgValue>
</operation>

<operation id="4251" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2428" bw="16" op_0_bw="11">
<![CDATA[
bb1.i:1397  %tmp_5_215_cast1 = sext i11 %tmp_5_215 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_215_cast1"/></StgValue>
</operation>

<operation id="4252" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2429" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1398  %tmp_5_215_cast = zext i16 %tmp_5_215_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_215_cast"/></StgValue>
</operation>

<operation id="4253" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2430" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1399  %m_operand2_addr_216 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_215_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_216"/></StgValue>
</operation>

<operation id="4254" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2431" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1400  %m_operand2_load_216 = load i32* %m_operand2_addr_216, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_216"/></StgValue>
</operation>

<operation id="4255" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2433" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1402  %m_operand1_load_217 = load i32* %m_operand1_addr_217, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_217"/></StgValue>
</operation>

<operation id="4256" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2434" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb1.i:1403  %tmp_5_216 = add i10 %j_cast314_cast1_cast1, -436 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_216"/></StgValue>
</operation>

<operation id="4257" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2435" bw="16" op_0_bw="10">
<![CDATA[
bb1.i:1404  %tmp_5_216_cast1 = sext i10 %tmp_5_216 to i16   ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_216_cast1"/></StgValue>
</operation>

<operation id="4258" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="16">
<![CDATA[
bb1.i:1405  %tmp_5_216_cast = zext i16 %tmp_5_216_cast1 to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_216_cast"/></StgValue>
</operation>

<operation id="4259" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2437" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1406  %m_operand2_addr_217 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_216_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_217"/></StgValue>
</operation>

<operation id="4260" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2438" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1407  %m_operand2_load_217 = load i32* %m_operand2_addr_217, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_217"/></StgValue>
</operation>

<operation id="4261" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2095  %tmp199 = add i32 %tmp_6_198, %tmp_6_199        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="4262" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2096  %tmp200 = add i32 %tmp199, %tmp_6_197           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="4263" st_id="123" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1317  %tmp_6_203 = mul i32 %m_operand2_load_204, %m_operand1_load_204 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_203"/></StgValue>
</operation>

<operation id="4264" st_id="123" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1324  %tmp_6_204 = mul i32 %m_operand2_load_205, %m_operand1_load_205 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_204"/></StgValue>
</operation>

<operation id="4265" st_id="123" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4266" st_id="123" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4267" st_id="123" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4268" st_id="123" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4269" st_id="123" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4270" st_id="123" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4271" st_id="123" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4272" st_id="123" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4273" st_id="123" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4274" st_id="123" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4275" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2426" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1395  %m_operand1_load_216 = load i32* %m_operand1_addr_216, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_216"/></StgValue>
</operation>

<operation id="4276" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2431" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1400  %m_operand2_load_216 = load i32* %m_operand2_addr_216, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_216"/></StgValue>
</operation>

<operation id="4277" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2433" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1402  %m_operand1_load_217 = load i32* %m_operand1_addr_217, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_217"/></StgValue>
</operation>

<operation id="4278" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2438" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1407  %m_operand2_load_217 = load i32* %m_operand2_addr_217, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_217"/></StgValue>
</operation>

<operation id="4279" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2440" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1409  %m_operand1_load_218 = load i32* %m_operand1_addr_218, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_218"/></StgValue>
</operation>

<operation id="4280" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2441" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1410  %tmp_5_217 = add i17 %j_cast1, 65400            ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_217"/></StgValue>
</operation>

<operation id="4281" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2442" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1411  %tmp_5_217_cast = zext i17 %tmp_5_217 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_217_cast"/></StgValue>
</operation>

<operation id="4282" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2443" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1412  %m_operand2_addr_218 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_217_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_218"/></StgValue>
</operation>

<operation id="4283" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2444" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1413  %m_operand2_load_218 = load i32* %m_operand2_addr_218, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_218"/></StgValue>
</operation>

<operation id="4284" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2446" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1415  %m_operand1_load_219 = load i32* %m_operand1_addr_219, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_219"/></StgValue>
</operation>

<operation id="4285" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1416  %tmp_5_218 = add i17 %j_cast1, -65372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_218"/></StgValue>
</operation>

<operation id="4286" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2448" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1417  %tmp_5_218_cast = zext i17 %tmp_5_218 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_218_cast"/></StgValue>
</operation>

<operation id="4287" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2449" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1418  %m_operand2_addr_219 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_218_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_219"/></StgValue>
</operation>

<operation id="4288" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2450" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1419  %m_operand2_load_219 = load i32* %m_operand2_addr_219, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_219"/></StgValue>
</operation>

<operation id="4289" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2097  %tmp201 = add i32 %tmp200, %tmp198              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="4290" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2098  %tmp202 = add i32 %tmp_6_200, %tmp_6_201        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="4291" st_id="124" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1331  %tmp_6_205 = mul i32 %m_operand2_load_206, %m_operand1_load_206 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_205"/></StgValue>
</operation>

<operation id="4292" st_id="124" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1338  %tmp_6_206 = mul i32 %m_operand2_load_207, %m_operand1_load_207 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_206"/></StgValue>
</operation>

<operation id="4293" st_id="124" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4294" st_id="124" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4295" st_id="124" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4296" st_id="124" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4297" st_id="124" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4298" st_id="124" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4299" st_id="124" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4300" st_id="124" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4301" st_id="124" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4302" st_id="124" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4303" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2440" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1409  %m_operand1_load_218 = load i32* %m_operand1_addr_218, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_218"/></StgValue>
</operation>

<operation id="4304" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2444" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1413  %m_operand2_load_218 = load i32* %m_operand2_addr_218, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_218"/></StgValue>
</operation>

<operation id="4305" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2446" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1415  %m_operand1_load_219 = load i32* %m_operand1_addr_219, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_219"/></StgValue>
</operation>

<operation id="4306" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2450" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1419  %m_operand2_load_219 = load i32* %m_operand2_addr_219, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_219"/></StgValue>
</operation>

<operation id="4307" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1421  %m_operand1_load_220 = load i32* %m_operand1_addr_220, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_220"/></StgValue>
</operation>

<operation id="4308" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2453" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1422  %tmp_5_219 = add i17 %j_cast1, -65072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_219"/></StgValue>
</operation>

<operation id="4309" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2454" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1423  %tmp_5_219_cast = zext i17 %tmp_5_219 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_219_cast"/></StgValue>
</operation>

<operation id="4310" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2455" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1424  %m_operand2_addr_220 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_219_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_220"/></StgValue>
</operation>

<operation id="4311" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2456" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1425  %m_operand2_load_220 = load i32* %m_operand2_addr_220, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_220"/></StgValue>
</operation>

<operation id="4312" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2458" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1427  %m_operand1_load_221 = load i32* %m_operand1_addr_221, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_221"/></StgValue>
</operation>

<operation id="4313" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2459" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1428  %tmp_5_220 = add i17 %j_cast1, -64772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_220"/></StgValue>
</operation>

<operation id="4314" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2460" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1429  %tmp_5_220_cast = zext i17 %tmp_5_220 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_220_cast"/></StgValue>
</operation>

<operation id="4315" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2461" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1430  %m_operand2_addr_221 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_220_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_221"/></StgValue>
</operation>

<operation id="4316" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2462" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1431  %m_operand2_load_221 = load i32* %m_operand2_addr_221, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_221"/></StgValue>
</operation>

<operation id="4317" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2099  %tmp203 = add i32 %tmp_6_203, %tmp_6_204        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="4318" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2100  %tmp204 = add i32 %tmp203, %tmp_6_202           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="4319" st_id="125" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1345  %tmp_6_207 = mul i32 %m_operand2_load_208, %m_operand1_load_208 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_207"/></StgValue>
</operation>

<operation id="4320" st_id="125" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1352  %tmp_6_208 = mul i32 %m_operand2_load_209, %m_operand1_load_209 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_208"/></StgValue>
</operation>

<operation id="4321" st_id="125" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4322" st_id="125" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4323" st_id="125" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4324" st_id="125" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4325" st_id="125" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4326" st_id="125" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4327" st_id="125" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4328" st_id="125" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4329" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4330" st_id="125" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4331" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2452" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1421  %m_operand1_load_220 = load i32* %m_operand1_addr_220, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_220"/></StgValue>
</operation>

<operation id="4332" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2456" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1425  %m_operand2_load_220 = load i32* %m_operand2_addr_220, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_220"/></StgValue>
</operation>

<operation id="4333" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2458" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1427  %m_operand1_load_221 = load i32* %m_operand1_addr_221, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_221"/></StgValue>
</operation>

<operation id="4334" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2462" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1431  %m_operand2_load_221 = load i32* %m_operand2_addr_221, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_221"/></StgValue>
</operation>

<operation id="4335" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2464" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1433  %m_operand1_load_222 = load i32* %m_operand1_addr_222, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_222"/></StgValue>
</operation>

<operation id="4336" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1434  %tmp_5_221 = add i17 %j_cast1, -64472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_221"/></StgValue>
</operation>

<operation id="4337" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2466" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1435  %tmp_5_221_cast = zext i17 %tmp_5_221 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_221_cast"/></StgValue>
</operation>

<operation id="4338" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2467" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1436  %m_operand2_addr_222 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_221_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_222"/></StgValue>
</operation>

<operation id="4339" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2468" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1437  %m_operand2_load_222 = load i32* %m_operand2_addr_222, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_222"/></StgValue>
</operation>

<operation id="4340" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2470" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1439  %m_operand1_load_223 = load i32* %m_operand1_addr_223, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_223"/></StgValue>
</operation>

<operation id="4341" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2471" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1440  %tmp_5_222 = add i17 %j_cast1, -64172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_222"/></StgValue>
</operation>

<operation id="4342" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2472" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1441  %tmp_5_222_cast = zext i17 %tmp_5_222 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_222_cast"/></StgValue>
</operation>

<operation id="4343" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2473" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1442  %m_operand2_addr_223 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_222_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_223"/></StgValue>
</operation>

<operation id="4344" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2474" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1443  %m_operand2_load_223 = load i32* %m_operand2_addr_223, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_223"/></StgValue>
</operation>

<operation id="4345" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2101  %tmp205 = add i32 %tmp204, %tmp202              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="4346" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2102  %tmp206 = add i32 %tmp205, %tmp201              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="4347" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2104  %tmp207 = add i32 %tmp_6_205, %tmp_6_206        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="4348" st_id="126" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1359  %tmp_6_209 = mul i32 %m_operand2_load_210, %m_operand1_load_210 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_209"/></StgValue>
</operation>

<operation id="4349" st_id="126" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1366  %tmp_6_210 = mul i32 %m_operand2_load_211, %m_operand1_load_211 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_210"/></StgValue>
</operation>

<operation id="4350" st_id="126" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4351" st_id="126" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4352" st_id="126" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4353" st_id="126" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4354" st_id="126" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4355" st_id="126" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4356" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4357" st_id="126" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4358" st_id="126" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4359" st_id="126" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4360" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2464" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1433  %m_operand1_load_222 = load i32* %m_operand1_addr_222, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_222"/></StgValue>
</operation>

<operation id="4361" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2468" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1437  %m_operand2_load_222 = load i32* %m_operand2_addr_222, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_222"/></StgValue>
</operation>

<operation id="4362" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2470" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1439  %m_operand1_load_223 = load i32* %m_operand1_addr_223, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_223"/></StgValue>
</operation>

<operation id="4363" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2474" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1443  %m_operand2_load_223 = load i32* %m_operand2_addr_223, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_223"/></StgValue>
</operation>

<operation id="4364" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2476" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1445  %m_operand1_load_224 = load i32* %m_operand1_addr_224, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_224"/></StgValue>
</operation>

<operation id="4365" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2477" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1446  %tmp_5_223 = add i17 %j_cast1, -63872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_223"/></StgValue>
</operation>

<operation id="4366" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2478" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1447  %tmp_5_223_cast = zext i17 %tmp_5_223 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_223_cast"/></StgValue>
</operation>

<operation id="4367" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2479" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1448  %m_operand2_addr_224 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_223_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_224"/></StgValue>
</operation>

<operation id="4368" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1449  %m_operand2_load_224 = load i32* %m_operand2_addr_224, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_224"/></StgValue>
</operation>

<operation id="4369" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2482" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1451  %m_operand1_load_225 = load i32* %m_operand1_addr_225, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_225"/></StgValue>
</operation>

<operation id="4370" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2483" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1452  %tmp_5_224 = add i17 %j_cast1, -63572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_224"/></StgValue>
</operation>

<operation id="4371" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2484" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1453  %tmp_5_224_cast = zext i17 %tmp_5_224 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_224_cast"/></StgValue>
</operation>

<operation id="4372" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2485" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1454  %m_operand2_addr_225 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_224_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_225"/></StgValue>
</operation>

<operation id="4373" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2486" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1455  %m_operand2_load_225 = load i32* %m_operand2_addr_225, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_225"/></StgValue>
</operation>

<operation id="4374" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2103  %tmp197 = add i32 %tmp206, %tmp195              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="4375" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2105  %tmp208 = add i32 %tmp_6_207, %tmp_6_208        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="4376" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2106  %tmp209 = add i32 %tmp208, %tmp207              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="4377" st_id="127" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1373  %tmp_6_211 = mul i32 %m_operand2_load_212, %m_operand1_load_212 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_211"/></StgValue>
</operation>

<operation id="4378" st_id="127" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1380  %tmp_6_212 = mul i32 %m_operand2_load_213, %m_operand1_load_213 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_212"/></StgValue>
</operation>

<operation id="4379" st_id="127" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4380" st_id="127" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4381" st_id="127" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4382" st_id="127" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4383" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4384" st_id="127" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4385" st_id="127" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4386" st_id="127" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4387" st_id="127" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4388" st_id="127" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4389" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2476" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1445  %m_operand1_load_224 = load i32* %m_operand1_addr_224, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_224"/></StgValue>
</operation>

<operation id="4390" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1449  %m_operand2_load_224 = load i32* %m_operand2_addr_224, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_224"/></StgValue>
</operation>

<operation id="4391" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2482" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1451  %m_operand1_load_225 = load i32* %m_operand1_addr_225, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_225"/></StgValue>
</operation>

<operation id="4392" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2486" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1455  %m_operand2_load_225 = load i32* %m_operand2_addr_225, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_225"/></StgValue>
</operation>

<operation id="4393" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2488" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1457  %m_operand1_load_226 = load i32* %m_operand1_addr_226, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_226"/></StgValue>
</operation>

<operation id="4394" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2489" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1458  %tmp_5_225 = add i17 %j_cast1, -63272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_225"/></StgValue>
</operation>

<operation id="4395" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2490" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1459  %tmp_5_225_cast = zext i17 %tmp_5_225 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_225_cast"/></StgValue>
</operation>

<operation id="4396" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2491" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1460  %m_operand2_addr_226 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_225_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_226"/></StgValue>
</operation>

<operation id="4397" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2492" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1461  %m_operand2_load_226 = load i32* %m_operand2_addr_226, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_226"/></StgValue>
</operation>

<operation id="4398" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2494" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1463  %m_operand1_load_227 = load i32* %m_operand1_addr_227, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_227"/></StgValue>
</operation>

<operation id="4399" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1464  %tmp_5_226 = add i17 %j_cast1, -62972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_226"/></StgValue>
</operation>

<operation id="4400" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2496" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1465  %tmp_5_226_cast = zext i17 %tmp_5_226 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_226_cast"/></StgValue>
</operation>

<operation id="4401" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2497" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1466  %m_operand2_addr_227 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_226_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_227"/></StgValue>
</operation>

<operation id="4402" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2498" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1467  %m_operand2_load_227 = load i32* %m_operand2_addr_227, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_227"/></StgValue>
</operation>

<operation id="4403" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2107  %tmp210 = add i32 %tmp_6_209, %tmp_6_210        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="4404" st_id="128" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1387  %tmp_6_213 = mul i32 %m_operand2_load_214, %m_operand1_load_214 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_213"/></StgValue>
</operation>

<operation id="4405" st_id="128" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1394  %tmp_6_214 = mul i32 %m_operand2_load_215, %m_operand1_load_215 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_214"/></StgValue>
</operation>

<operation id="4406" st_id="128" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4407" st_id="128" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4408" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4409" st_id="128" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4410" st_id="128" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4411" st_id="128" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4412" st_id="128" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4413" st_id="128" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4414" st_id="128" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4415" st_id="128" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4416" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2488" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1457  %m_operand1_load_226 = load i32* %m_operand1_addr_226, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_226"/></StgValue>
</operation>

<operation id="4417" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2492" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1461  %m_operand2_load_226 = load i32* %m_operand2_addr_226, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_226"/></StgValue>
</operation>

<operation id="4418" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2494" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1463  %m_operand1_load_227 = load i32* %m_operand1_addr_227, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_227"/></StgValue>
</operation>

<operation id="4419" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2498" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1467  %m_operand2_load_227 = load i32* %m_operand2_addr_227, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_227"/></StgValue>
</operation>

<operation id="4420" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2500" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1469  %m_operand1_load_228 = load i32* %m_operand1_addr_228, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_228"/></StgValue>
</operation>

<operation id="4421" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1470  %tmp_5_227 = add i17 %j_cast1, -62672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_227"/></StgValue>
</operation>

<operation id="4422" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2502" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1471  %tmp_5_227_cast = zext i17 %tmp_5_227 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_227_cast"/></StgValue>
</operation>

<operation id="4423" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2503" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1472  %m_operand2_addr_228 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_227_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_228"/></StgValue>
</operation>

<operation id="4424" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1473  %m_operand2_load_228 = load i32* %m_operand2_addr_228, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_228"/></StgValue>
</operation>

<operation id="4425" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2506" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1475  %m_operand1_load_229 = load i32* %m_operand1_addr_229, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_229"/></StgValue>
</operation>

<operation id="4426" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2507" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1476  %tmp_5_228 = add i17 %j_cast1, -62372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_228"/></StgValue>
</operation>

<operation id="4427" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2508" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1477  %tmp_5_228_cast = zext i17 %tmp_5_228 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_228_cast"/></StgValue>
</operation>

<operation id="4428" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2509" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1478  %m_operand2_addr_229 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_228_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_229"/></StgValue>
</operation>

<operation id="4429" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2510" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1479  %m_operand2_load_229 = load i32* %m_operand2_addr_229, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_229"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="4430" st_id="129" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1401  %tmp_6_215 = mul i32 %m_operand2_load_216, %m_operand1_load_216 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_215"/></StgValue>
</operation>

<operation id="4431" st_id="129" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1408  %tmp_6_216 = mul i32 %m_operand2_load_217, %m_operand1_load_217 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_216"/></StgValue>
</operation>

<operation id="4432" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4433" st_id="129" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4434" st_id="129" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4435" st_id="129" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4436" st_id="129" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4437" st_id="129" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4438" st_id="129" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4439" st_id="129" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4440" st_id="129" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4441" st_id="129" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4442" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2500" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1469  %m_operand1_load_228 = load i32* %m_operand1_addr_228, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_228"/></StgValue>
</operation>

<operation id="4443" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2504" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1473  %m_operand2_load_228 = load i32* %m_operand2_addr_228, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_228"/></StgValue>
</operation>

<operation id="4444" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2506" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1475  %m_operand1_load_229 = load i32* %m_operand1_addr_229, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_229"/></StgValue>
</operation>

<operation id="4445" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2510" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1479  %m_operand2_load_229 = load i32* %m_operand2_addr_229, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_229"/></StgValue>
</operation>

<operation id="4446" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2512" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1481  %m_operand1_load_230 = load i32* %m_operand1_addr_230, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_230"/></StgValue>
</operation>

<operation id="4447" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2513" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1482  %tmp_5_229 = add i17 %j_cast1, -62072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_229"/></StgValue>
</operation>

<operation id="4448" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2514" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1483  %tmp_5_229_cast = zext i17 %tmp_5_229 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_229_cast"/></StgValue>
</operation>

<operation id="4449" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2515" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1484  %m_operand2_addr_230 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_229_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_230"/></StgValue>
</operation>

<operation id="4450" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2516" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1485  %m_operand2_load_230 = load i32* %m_operand2_addr_230, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_230"/></StgValue>
</operation>

<operation id="4451" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2518" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1487  %m_operand1_load_231 = load i32* %m_operand1_addr_231, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_231"/></StgValue>
</operation>

<operation id="4452" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1488  %tmp_5_230 = add i17 %j_cast1, -61772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_230"/></StgValue>
</operation>

<operation id="4453" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2520" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1489  %tmp_5_230_cast = zext i17 %tmp_5_230 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_230_cast"/></StgValue>
</operation>

<operation id="4454" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2521" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1490  %m_operand2_addr_231 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_230_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_231"/></StgValue>
</operation>

<operation id="4455" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2522" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1491  %m_operand2_load_231 = load i32* %m_operand2_addr_231, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_231"/></StgValue>
</operation>

<operation id="4456" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2108  %tmp211 = add i32 %tmp_6_212, %tmp_6_213        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="4457" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2109  %tmp212 = add i32 %tmp211, %tmp_6_211           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="4458" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1414  %tmp_6_217 = mul i32 %m_operand2_load_218, %m_operand1_load_218 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_217"/></StgValue>
</operation>

<operation id="4459" st_id="130" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1420  %tmp_6_218 = mul i32 %m_operand2_load_219, %m_operand1_load_219 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_218"/></StgValue>
</operation>

<operation id="4460" st_id="130" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4461" st_id="130" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4462" st_id="130" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4463" st_id="130" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4464" st_id="130" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4465" st_id="130" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4466" st_id="130" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4467" st_id="130" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4468" st_id="130" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4469" st_id="130" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4470" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2512" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1481  %m_operand1_load_230 = load i32* %m_operand1_addr_230, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_230"/></StgValue>
</operation>

<operation id="4471" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2516" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1485  %m_operand2_load_230 = load i32* %m_operand2_addr_230, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_230"/></StgValue>
</operation>

<operation id="4472" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2518" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1487  %m_operand1_load_231 = load i32* %m_operand1_addr_231, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_231"/></StgValue>
</operation>

<operation id="4473" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2522" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1491  %m_operand2_load_231 = load i32* %m_operand2_addr_231, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_231"/></StgValue>
</operation>

<operation id="4474" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1493  %m_operand1_load_232 = load i32* %m_operand1_addr_232, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_232"/></StgValue>
</operation>

<operation id="4475" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2525" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1494  %tmp_5_231 = add i17 %j_cast1, -61472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_231"/></StgValue>
</operation>

<operation id="4476" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2526" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1495  %tmp_5_231_cast = zext i17 %tmp_5_231 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_231_cast"/></StgValue>
</operation>

<operation id="4477" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2527" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1496  %m_operand2_addr_232 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_231_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_232"/></StgValue>
</operation>

<operation id="4478" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2528" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1497  %m_operand2_load_232 = load i32* %m_operand2_addr_232, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_232"/></StgValue>
</operation>

<operation id="4479" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2530" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1499  %m_operand1_load_233 = load i32* %m_operand1_addr_233, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_233"/></StgValue>
</operation>

<operation id="4480" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2531" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1500  %tmp_5_232 = add i17 %j_cast1, -61172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_232"/></StgValue>
</operation>

<operation id="4481" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2532" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1501  %tmp_5_232_cast = zext i17 %tmp_5_232 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_232_cast"/></StgValue>
</operation>

<operation id="4482" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2533" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1502  %m_operand2_addr_233 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_232_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_233"/></StgValue>
</operation>

<operation id="4483" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2534" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1503  %m_operand2_load_233 = load i32* %m_operand2_addr_233, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_233"/></StgValue>
</operation>

<operation id="4484" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2110  %tmp213 = add i32 %tmp212, %tmp210              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="4485" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2111  %tmp214 = add i32 %tmp213, %tmp209              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="4486" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2112  %tmp216 = add i32 %tmp_6_214, %tmp_6_215        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="4487" st_id="131" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1426  %tmp_6_219 = mul i32 %m_operand2_load_220, %m_operand1_load_220 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_219"/></StgValue>
</operation>

<operation id="4488" st_id="131" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1432  %tmp_6_220 = mul i32 %m_operand2_load_221, %m_operand1_load_221 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_220"/></StgValue>
</operation>

<operation id="4489" st_id="131" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4490" st_id="131" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4491" st_id="131" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4492" st_id="131" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4493" st_id="131" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4494" st_id="131" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4495" st_id="131" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4496" st_id="131" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4497" st_id="131" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4498" st_id="131" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4499" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1493  %m_operand1_load_232 = load i32* %m_operand1_addr_232, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_232"/></StgValue>
</operation>

<operation id="4500" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2528" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1497  %m_operand2_load_232 = load i32* %m_operand2_addr_232, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_232"/></StgValue>
</operation>

<operation id="4501" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2530" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1499  %m_operand1_load_233 = load i32* %m_operand1_addr_233, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_233"/></StgValue>
</operation>

<operation id="4502" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2534" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1503  %m_operand2_load_233 = load i32* %m_operand2_addr_233, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_233"/></StgValue>
</operation>

<operation id="4503" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2536" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1505  %m_operand1_load_234 = load i32* %m_operand1_addr_234, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_234"/></StgValue>
</operation>

<operation id="4504" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2537" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1506  %tmp_5_233 = add i17 %j_cast1, -60872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_233"/></StgValue>
</operation>

<operation id="4505" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2538" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1507  %tmp_5_233_cast = zext i17 %tmp_5_233 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_233_cast"/></StgValue>
</operation>

<operation id="4506" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2539" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1508  %m_operand2_addr_234 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_233_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_234"/></StgValue>
</operation>

<operation id="4507" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2540" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1509  %m_operand2_load_234 = load i32* %m_operand2_addr_234, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_234"/></StgValue>
</operation>

<operation id="4508" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2542" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1511  %m_operand1_load_235 = load i32* %m_operand1_addr_235, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_235"/></StgValue>
</operation>

<operation id="4509" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1512  %tmp_5_234 = add i17 %j_cast1, -60572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_234"/></StgValue>
</operation>

<operation id="4510" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2544" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1513  %tmp_5_234_cast = zext i17 %tmp_5_234 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_234_cast"/></StgValue>
</operation>

<operation id="4511" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2545" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1514  %m_operand2_addr_235 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_234_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_235"/></StgValue>
</operation>

<operation id="4512" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1515  %m_operand2_load_235 = load i32* %m_operand2_addr_235, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_235"/></StgValue>
</operation>

<operation id="4513" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2113  %tmp217 = add i32 %tmp_6_217, %tmp_6_218        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="4514" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2114  %tmp218 = add i32 %tmp217, %tmp_6_216           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="4515" st_id="132" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1438  %tmp_6_221 = mul i32 %m_operand2_load_222, %m_operand1_load_222 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_221"/></StgValue>
</operation>

<operation id="4516" st_id="132" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1444  %tmp_6_222 = mul i32 %m_operand2_load_223, %m_operand1_load_223 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_222"/></StgValue>
</operation>

<operation id="4517" st_id="132" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4518" st_id="132" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4519" st_id="132" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4520" st_id="132" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4521" st_id="132" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4522" st_id="132" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4523" st_id="132" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4524" st_id="132" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4525" st_id="132" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4526" st_id="132" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4527" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2536" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1505  %m_operand1_load_234 = load i32* %m_operand1_addr_234, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_234"/></StgValue>
</operation>

<operation id="4528" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2540" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1509  %m_operand2_load_234 = load i32* %m_operand2_addr_234, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_234"/></StgValue>
</operation>

<operation id="4529" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2542" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1511  %m_operand1_load_235 = load i32* %m_operand1_addr_235, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_235"/></StgValue>
</operation>

<operation id="4530" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2546" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1515  %m_operand2_load_235 = load i32* %m_operand2_addr_235, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_235"/></StgValue>
</operation>

<operation id="4531" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1517  %m_operand1_load_236 = load i32* %m_operand1_addr_236, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_236"/></StgValue>
</operation>

<operation id="4532" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2549" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1518  %tmp_5_235 = add i17 %j_cast1, -60272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_235"/></StgValue>
</operation>

<operation id="4533" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2550" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1519  %tmp_5_235_cast = zext i17 %tmp_5_235 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_235_cast"/></StgValue>
</operation>

<operation id="4534" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2551" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1520  %m_operand2_addr_236 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_235_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_236"/></StgValue>
</operation>

<operation id="4535" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2552" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1521  %m_operand2_load_236 = load i32* %m_operand2_addr_236, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_236"/></StgValue>
</operation>

<operation id="4536" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2554" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1523  %m_operand1_load_237 = load i32* %m_operand1_addr_237, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_237"/></StgValue>
</operation>

<operation id="4537" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2555" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1524  %tmp_5_236 = add i17 %j_cast1, -59972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_236"/></StgValue>
</operation>

<operation id="4538" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2556" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1525  %tmp_5_236_cast = zext i17 %tmp_5_236 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_236_cast"/></StgValue>
</operation>

<operation id="4539" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2557" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1526  %m_operand2_addr_237 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_236_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_237"/></StgValue>
</operation>

<operation id="4540" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2558" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1527  %m_operand2_load_237 = load i32* %m_operand2_addr_237, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_237"/></StgValue>
</operation>

<operation id="4541" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2115  %tmp219 = add i32 %tmp218, %tmp216              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="4542" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2116  %tmp220 = add i32 %tmp_6_219, %tmp_6_220        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="4543" st_id="133" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1450  %tmp_6_223 = mul i32 %m_operand2_load_224, %m_operand1_load_224 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_223"/></StgValue>
</operation>

<operation id="4544" st_id="133" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1456  %tmp_6_224 = mul i32 %m_operand2_load_225, %m_operand1_load_225 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_224"/></StgValue>
</operation>

<operation id="4545" st_id="133" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4546" st_id="133" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4547" st_id="133" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4548" st_id="133" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4549" st_id="133" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4550" st_id="133" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4551" st_id="133" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4552" st_id="133" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4553" st_id="133" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4554" st_id="133" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4555" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2548" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1517  %m_operand1_load_236 = load i32* %m_operand1_addr_236, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_236"/></StgValue>
</operation>

<operation id="4556" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2552" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1521  %m_operand2_load_236 = load i32* %m_operand2_addr_236, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_236"/></StgValue>
</operation>

<operation id="4557" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2554" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1523  %m_operand1_load_237 = load i32* %m_operand1_addr_237, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_237"/></StgValue>
</operation>

<operation id="4558" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2558" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1527  %m_operand2_load_237 = load i32* %m_operand2_addr_237, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_237"/></StgValue>
</operation>

<operation id="4559" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2560" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1529  %m_operand1_load_238 = load i32* %m_operand1_addr_238, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_238"/></StgValue>
</operation>

<operation id="4560" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2561" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1530  %tmp_5_237 = add i17 %j_cast1, -59672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_237"/></StgValue>
</operation>

<operation id="4561" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2562" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1531  %tmp_5_237_cast = zext i17 %tmp_5_237 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_237_cast"/></StgValue>
</operation>

<operation id="4562" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2563" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1532  %m_operand2_addr_238 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_237_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_238"/></StgValue>
</operation>

<operation id="4563" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2564" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1533  %m_operand2_load_238 = load i32* %m_operand2_addr_238, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_238"/></StgValue>
</operation>

<operation id="4564" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2566" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1535  %m_operand1_load_239 = load i32* %m_operand1_addr_239, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_239"/></StgValue>
</operation>

<operation id="4565" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2567" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1536  %tmp_5_238 = add i17 %j_cast1, -59372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_238"/></StgValue>
</operation>

<operation id="4566" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2568" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1537  %tmp_5_238_cast = zext i17 %tmp_5_238 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_238_cast"/></StgValue>
</operation>

<operation id="4567" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2569" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1538  %m_operand2_addr_239 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_238_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_239"/></StgValue>
</operation>

<operation id="4568" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2570" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1539  %m_operand2_load_239 = load i32* %m_operand2_addr_239, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_239"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="4569" st_id="134" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1462  %tmp_6_225 = mul i32 %m_operand2_load_226, %m_operand1_load_226 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_225"/></StgValue>
</operation>

<operation id="4570" st_id="134" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1468  %tmp_6_226 = mul i32 %m_operand2_load_227, %m_operand1_load_227 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_226"/></StgValue>
</operation>

<operation id="4571" st_id="134" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4572" st_id="134" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4573" st_id="134" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4574" st_id="134" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4575" st_id="134" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4576" st_id="134" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4577" st_id="134" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4578" st_id="134" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4579" st_id="134" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4580" st_id="134" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4581" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2560" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1529  %m_operand1_load_238 = load i32* %m_operand1_addr_238, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_238"/></StgValue>
</operation>

<operation id="4582" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2564" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1533  %m_operand2_load_238 = load i32* %m_operand2_addr_238, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_238"/></StgValue>
</operation>

<operation id="4583" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2566" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1535  %m_operand1_load_239 = load i32* %m_operand1_addr_239, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_239"/></StgValue>
</operation>

<operation id="4584" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2570" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1539  %m_operand2_load_239 = load i32* %m_operand2_addr_239, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_239"/></StgValue>
</operation>

<operation id="4585" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2572" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1541  %m_operand1_load_240 = load i32* %m_operand1_addr_240, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_240"/></StgValue>
</operation>

<operation id="4586" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2573" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1542  %tmp_5_239 = add i17 %j_cast1, -59072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_239"/></StgValue>
</operation>

<operation id="4587" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2574" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1543  %tmp_5_239_cast = zext i17 %tmp_5_239 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_239_cast"/></StgValue>
</operation>

<operation id="4588" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2575" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1544  %m_operand2_addr_240 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_239_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_240"/></StgValue>
</operation>

<operation id="4589" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2576" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1545  %m_operand2_load_240 = load i32* %m_operand2_addr_240, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_240"/></StgValue>
</operation>

<operation id="4590" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2578" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1547  %m_operand1_load_241 = load i32* %m_operand1_addr_241, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_241"/></StgValue>
</operation>

<operation id="4591" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2579" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1548  %tmp_5_240 = add i17 %j_cast1, -58772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_240"/></StgValue>
</operation>

<operation id="4592" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2580" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1549  %tmp_5_240_cast = zext i17 %tmp_5_240 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_240_cast"/></StgValue>
</operation>

<operation id="4593" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2581" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1550  %m_operand2_addr_241 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_240_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_241"/></StgValue>
</operation>

<operation id="4594" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2582" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1551  %m_operand2_load_241 = load i32* %m_operand2_addr_241, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_241"/></StgValue>
</operation>

<operation id="4595" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2117  %tmp221 = add i32 %tmp_6_222, %tmp_6_223        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="4596" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2118  %tmp222 = add i32 %tmp221, %tmp_6_221           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="4597" st_id="135" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1474  %tmp_6_227 = mul i32 %m_operand2_load_228, %m_operand1_load_228 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_227"/></StgValue>
</operation>

<operation id="4598" st_id="135" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1480  %tmp_6_228 = mul i32 %m_operand2_load_229, %m_operand1_load_229 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_228"/></StgValue>
</operation>

<operation id="4599" st_id="135" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4600" st_id="135" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4601" st_id="135" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4602" st_id="135" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4603" st_id="135" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4604" st_id="135" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4605" st_id="135" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4606" st_id="135" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4607" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4608" st_id="135" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4609" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2572" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1541  %m_operand1_load_240 = load i32* %m_operand1_addr_240, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_240"/></StgValue>
</operation>

<operation id="4610" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2576" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1545  %m_operand2_load_240 = load i32* %m_operand2_addr_240, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_240"/></StgValue>
</operation>

<operation id="4611" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2578" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1547  %m_operand1_load_241 = load i32* %m_operand1_addr_241, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_241"/></StgValue>
</operation>

<operation id="4612" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2582" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1551  %m_operand2_load_241 = load i32* %m_operand2_addr_241, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_241"/></StgValue>
</operation>

<operation id="4613" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2584" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1553  %m_operand1_load_242 = load i32* %m_operand1_addr_242, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_242"/></StgValue>
</operation>

<operation id="4614" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2585" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1554  %tmp_5_241 = add i17 %j_cast1, -58472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_241"/></StgValue>
</operation>

<operation id="4615" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2586" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1555  %tmp_5_241_cast = zext i17 %tmp_5_241 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_241_cast"/></StgValue>
</operation>

<operation id="4616" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2587" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1556  %m_operand2_addr_242 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_241_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_242"/></StgValue>
</operation>

<operation id="4617" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2588" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1557  %m_operand2_load_242 = load i32* %m_operand2_addr_242, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_242"/></StgValue>
</operation>

<operation id="4618" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1559  %m_operand1_load_243 = load i32* %m_operand1_addr_243, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_243"/></StgValue>
</operation>

<operation id="4619" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1560  %tmp_5_242 = add i17 %j_cast1, -58172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_242"/></StgValue>
</operation>

<operation id="4620" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2592" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1561  %tmp_5_242_cast = zext i17 %tmp_5_242 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_242_cast"/></StgValue>
</operation>

<operation id="4621" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2593" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1562  %m_operand2_addr_243 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_242_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_243"/></StgValue>
</operation>

<operation id="4622" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2594" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1563  %m_operand2_load_243 = load i32* %m_operand2_addr_243, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_243"/></StgValue>
</operation>

<operation id="4623" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2119  %tmp223 = add i32 %tmp222, %tmp220              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="4624" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2120  %tmp224 = add i32 %tmp223, %tmp219              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="4625" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2124  %tmp225 = add i32 %tmp_6_224, %tmp_6_225        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="4626" st_id="136" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1486  %tmp_6_229 = mul i32 %m_operand2_load_230, %m_operand1_load_230 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_229"/></StgValue>
</operation>

<operation id="4627" st_id="136" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1492  %tmp_6_230 = mul i32 %m_operand2_load_231, %m_operand1_load_231 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_230"/></StgValue>
</operation>

<operation id="4628" st_id="136" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4629" st_id="136" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4630" st_id="136" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4631" st_id="136" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4632" st_id="136" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4633" st_id="136" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4634" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4635" st_id="136" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4636" st_id="136" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4637" st_id="136" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4638" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2584" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1553  %m_operand1_load_242 = load i32* %m_operand1_addr_242, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_242"/></StgValue>
</operation>

<operation id="4639" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2588" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1557  %m_operand2_load_242 = load i32* %m_operand2_addr_242, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_242"/></StgValue>
</operation>

<operation id="4640" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2590" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1559  %m_operand1_load_243 = load i32* %m_operand1_addr_243, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_243"/></StgValue>
</operation>

<operation id="4641" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2594" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1563  %m_operand2_load_243 = load i32* %m_operand2_addr_243, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_243"/></StgValue>
</operation>

<operation id="4642" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2596" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1565  %m_operand1_load_244 = load i32* %m_operand1_addr_244, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_244"/></StgValue>
</operation>

<operation id="4643" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1566  %tmp_5_243 = add i17 %j_cast1, -57872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_243"/></StgValue>
</operation>

<operation id="4644" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2598" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1567  %tmp_5_243_cast = zext i17 %tmp_5_243 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_243_cast"/></StgValue>
</operation>

<operation id="4645" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2599" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1568  %m_operand2_addr_244 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_243_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_244"/></StgValue>
</operation>

<operation id="4646" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2600" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1569  %m_operand2_load_244 = load i32* %m_operand2_addr_244, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_244"/></StgValue>
</operation>

<operation id="4647" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2602" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1571  %m_operand1_load_245 = load i32* %m_operand1_addr_245, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_245"/></StgValue>
</operation>

<operation id="4648" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2603" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1572  %tmp_5_244 = add i17 %j_cast1, -57572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_244"/></StgValue>
</operation>

<operation id="4649" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2604" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1573  %tmp_5_244_cast = zext i17 %tmp_5_244 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_244_cast"/></StgValue>
</operation>

<operation id="4650" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2605" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1574  %m_operand2_addr_245 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_244_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_245"/></StgValue>
</operation>

<operation id="4651" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1575  %m_operand2_load_245 = load i32* %m_operand2_addr_245, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_245"/></StgValue>
</operation>

<operation id="4652" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2121  %tmp215 = add i32 %tmp224, %tmp214              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="4653" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2122  %tmp196 = add i32 %tmp215, %tmp197              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="4654" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2125  %tmp226 = add i32 %tmp_6_226, %tmp_6_227        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="4655" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2126  %tmp227 = add i32 %tmp226, %tmp225              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="4656" st_id="137" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1498  %tmp_6_231 = mul i32 %m_operand2_load_232, %m_operand1_load_232 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_231"/></StgValue>
</operation>

<operation id="4657" st_id="137" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1504  %tmp_6_232 = mul i32 %m_operand2_load_233, %m_operand1_load_233 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_232"/></StgValue>
</operation>

<operation id="4658" st_id="137" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4659" st_id="137" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4660" st_id="137" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4661" st_id="137" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4662" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4663" st_id="137" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4664" st_id="137" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4665" st_id="137" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4666" st_id="137" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4667" st_id="137" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4668" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2596" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1565  %m_operand1_load_244 = load i32* %m_operand1_addr_244, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_244"/></StgValue>
</operation>

<operation id="4669" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2600" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1569  %m_operand2_load_244 = load i32* %m_operand2_addr_244, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_244"/></StgValue>
</operation>

<operation id="4670" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2602" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1571  %m_operand1_load_245 = load i32* %m_operand1_addr_245, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_245"/></StgValue>
</operation>

<operation id="4671" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2606" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1575  %m_operand2_load_245 = load i32* %m_operand2_addr_245, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_245"/></StgValue>
</operation>

<operation id="4672" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2608" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1577  %m_operand1_load_246 = load i32* %m_operand1_addr_246, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_246"/></StgValue>
</operation>

<operation id="4673" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2609" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1578  %tmp_5_245 = add i17 %j_cast1, -57272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_245"/></StgValue>
</operation>

<operation id="4674" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2610" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1579  %tmp_5_245_cast = zext i17 %tmp_5_245 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_245_cast"/></StgValue>
</operation>

<operation id="4675" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2611" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1580  %m_operand2_addr_246 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_245_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_246"/></StgValue>
</operation>

<operation id="4676" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2612" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1581  %m_operand2_load_246 = load i32* %m_operand2_addr_246, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_246"/></StgValue>
</operation>

<operation id="4677" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2614" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1583  %m_operand1_load_247 = load i32* %m_operand1_addr_247, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_247"/></StgValue>
</operation>

<operation id="4678" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2615" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1584  %tmp_5_246 = add i17 %j_cast1, -56972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_246"/></StgValue>
</operation>

<operation id="4679" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2616" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1585  %tmp_5_246_cast = zext i17 %tmp_5_246 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_246_cast"/></StgValue>
</operation>

<operation id="4680" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2617" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1586  %m_operand2_addr_247 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_246_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_247"/></StgValue>
</operation>

<operation id="4681" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2618" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1587  %m_operand2_load_247 = load i32* %m_operand2_addr_247, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_247"/></StgValue>
</operation>

<operation id="4682" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2123  %tmp159 = add i32 %tmp196, %tmp160              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="4683" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2127  %tmp228 = add i32 %tmp_6_228, %tmp_6_229        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="4684" st_id="138" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1510  %tmp_6_233 = mul i32 %m_operand2_load_234, %m_operand1_load_234 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_233"/></StgValue>
</operation>

<operation id="4685" st_id="138" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1516  %tmp_6_234 = mul i32 %m_operand2_load_235, %m_operand1_load_235 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_234"/></StgValue>
</operation>

<operation id="4686" st_id="138" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4687" st_id="138" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4688" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4689" st_id="138" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4690" st_id="138" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4691" st_id="138" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4692" st_id="138" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4693" st_id="138" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4694" st_id="138" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4695" st_id="138" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4696" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2608" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1577  %m_operand1_load_246 = load i32* %m_operand1_addr_246, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_246"/></StgValue>
</operation>

<operation id="4697" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2612" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1581  %m_operand2_load_246 = load i32* %m_operand2_addr_246, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_246"/></StgValue>
</operation>

<operation id="4698" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2614" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1583  %m_operand1_load_247 = load i32* %m_operand1_addr_247, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_247"/></StgValue>
</operation>

<operation id="4699" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2618" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1587  %m_operand2_load_247 = load i32* %m_operand2_addr_247, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_247"/></StgValue>
</operation>

<operation id="4700" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2620" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1589  %m_operand1_load_248 = load i32* %m_operand1_addr_248, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_248"/></StgValue>
</operation>

<operation id="4701" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2621" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1590  %tmp_5_247 = add i17 %j_cast1, -56672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_247"/></StgValue>
</operation>

<operation id="4702" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2622" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1591  %tmp_5_247_cast = zext i17 %tmp_5_247 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_247_cast"/></StgValue>
</operation>

<operation id="4703" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2623" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1592  %m_operand2_addr_248 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_247_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_248"/></StgValue>
</operation>

<operation id="4704" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2624" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1593  %m_operand2_load_248 = load i32* %m_operand2_addr_248, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_248"/></StgValue>
</operation>

<operation id="4705" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2626" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1595  %m_operand1_load_249 = load i32* %m_operand1_addr_249, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_249"/></StgValue>
</operation>

<operation id="4706" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2627" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1596  %tmp_5_248 = add i17 %j_cast1, -56372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_248"/></StgValue>
</operation>

<operation id="4707" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2628" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1597  %tmp_5_248_cast = zext i17 %tmp_5_248 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_248_cast"/></StgValue>
</operation>

<operation id="4708" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2629" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1598  %m_operand2_addr_249 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_248_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_249"/></StgValue>
</operation>

<operation id="4709" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2630" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1599  %m_operand2_load_249 = load i32* %m_operand2_addr_249, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_249"/></StgValue>
</operation>

<operation id="4710" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2128  %tmp229 = add i32 %tmp_6_231, %tmp_6_232        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="4711" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2129  %tmp230 = add i32 %tmp229, %tmp_6_230           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="4712" st_id="139" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1522  %tmp_6_235 = mul i32 %m_operand2_load_236, %m_operand1_load_236 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_235"/></StgValue>
</operation>

<operation id="4713" st_id="139" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1528  %tmp_6_236 = mul i32 %m_operand2_load_237, %m_operand1_load_237 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_236"/></StgValue>
</operation>

<operation id="4714" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4715" st_id="139" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4716" st_id="139" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4717" st_id="139" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4718" st_id="139" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4719" st_id="139" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4720" st_id="139" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4721" st_id="139" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4722" st_id="139" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4723" st_id="139" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4724" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2620" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1589  %m_operand1_load_248 = load i32* %m_operand1_addr_248, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_248"/></StgValue>
</operation>

<operation id="4725" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2624" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1593  %m_operand2_load_248 = load i32* %m_operand2_addr_248, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_248"/></StgValue>
</operation>

<operation id="4726" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2626" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1595  %m_operand1_load_249 = load i32* %m_operand1_addr_249, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_249"/></StgValue>
</operation>

<operation id="4727" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2630" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1599  %m_operand2_load_249 = load i32* %m_operand2_addr_249, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_249"/></StgValue>
</operation>

<operation id="4728" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2632" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1601  %m_operand1_load_250 = load i32* %m_operand1_addr_250, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_250"/></StgValue>
</operation>

<operation id="4729" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2633" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1602  %tmp_5_249 = add i17 %j_cast1, -56072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_249"/></StgValue>
</operation>

<operation id="4730" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2634" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1603  %tmp_5_249_cast = zext i17 %tmp_5_249 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_249_cast"/></StgValue>
</operation>

<operation id="4731" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2635" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1604  %m_operand2_addr_250 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_249_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_250"/></StgValue>
</operation>

<operation id="4732" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2636" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1605  %m_operand2_load_250 = load i32* %m_operand2_addr_250, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_250"/></StgValue>
</operation>

<operation id="4733" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2638" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1607  %m_operand1_load_251 = load i32* %m_operand1_addr_251, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_251"/></StgValue>
</operation>

<operation id="4734" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2639" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1608  %tmp_5_250 = add i17 %j_cast1, -55772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_250"/></StgValue>
</operation>

<operation id="4735" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2640" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1609  %tmp_5_250_cast = zext i17 %tmp_5_250 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_250_cast"/></StgValue>
</operation>

<operation id="4736" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2641" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1610  %m_operand2_addr_251 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_250_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_251"/></StgValue>
</operation>

<operation id="4737" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2642" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1611  %m_operand2_load_251 = load i32* %m_operand2_addr_251, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_251"/></StgValue>
</operation>

<operation id="4738" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2130  %tmp231 = add i32 %tmp230, %tmp228              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="4739" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2131  %tmp232 = add i32 %tmp231, %tmp227              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="4740" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2132  %tmp236 = add i32 %tmp_6_233, %tmp_6_234        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="4741" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1534  %tmp_6_237 = mul i32 %m_operand2_load_238, %m_operand1_load_238 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_237"/></StgValue>
</operation>

<operation id="4742" st_id="140" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1540  %tmp_6_238 = mul i32 %m_operand2_load_239, %m_operand1_load_239 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_238"/></StgValue>
</operation>

<operation id="4743" st_id="140" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4744" st_id="140" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4745" st_id="140" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4746" st_id="140" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4747" st_id="140" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4748" st_id="140" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4749" st_id="140" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4750" st_id="140" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4751" st_id="140" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4752" st_id="140" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4753" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2632" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1601  %m_operand1_load_250 = load i32* %m_operand1_addr_250, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_250"/></StgValue>
</operation>

<operation id="4754" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2636" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1605  %m_operand2_load_250 = load i32* %m_operand2_addr_250, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_250"/></StgValue>
</operation>

<operation id="4755" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2638" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1607  %m_operand1_load_251 = load i32* %m_operand1_addr_251, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_251"/></StgValue>
</operation>

<operation id="4756" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2642" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1611  %m_operand2_load_251 = load i32* %m_operand2_addr_251, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_251"/></StgValue>
</operation>

<operation id="4757" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2644" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1613  %m_operand1_load_252 = load i32* %m_operand1_addr_252, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_252"/></StgValue>
</operation>

<operation id="4758" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1614  %tmp_5_251 = add i17 %j_cast1, -55472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_251"/></StgValue>
</operation>

<operation id="4759" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2646" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1615  %tmp_5_251_cast = zext i17 %tmp_5_251 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_251_cast"/></StgValue>
</operation>

<operation id="4760" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2647" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1616  %m_operand2_addr_252 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_251_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_252"/></StgValue>
</operation>

<operation id="4761" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2648" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1617  %m_operand2_load_252 = load i32* %m_operand2_addr_252, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_252"/></StgValue>
</operation>

<operation id="4762" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2650" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1619  %m_operand1_load_253 = load i32* %m_operand1_addr_253, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_253"/></StgValue>
</operation>

<operation id="4763" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1620  %tmp_5_252 = add i17 %j_cast1, -55172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_252"/></StgValue>
</operation>

<operation id="4764" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2652" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1621  %tmp_5_252_cast = zext i17 %tmp_5_252 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_252_cast"/></StgValue>
</operation>

<operation id="4765" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2653" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1622  %m_operand2_addr_253 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_252_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_253"/></StgValue>
</operation>

<operation id="4766" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2654" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1623  %m_operand2_load_253 = load i32* %m_operand2_addr_253, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_253"/></StgValue>
</operation>

<operation id="4767" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2133  %tmp237 = add i32 %tmp_6_235, %tmp_6_236        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="4768" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2134  %tmp238 = add i32 %tmp237, %tmp236              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="4769" st_id="141" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1546  %tmp_6_239 = mul i32 %m_operand2_load_240, %m_operand1_load_240 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_239"/></StgValue>
</operation>

<operation id="4770" st_id="141" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1552  %tmp_6_240 = mul i32 %m_operand2_load_241, %m_operand1_load_241 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_240"/></StgValue>
</operation>

<operation id="4771" st_id="141" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4772" st_id="141" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4773" st_id="141" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4774" st_id="141" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4775" st_id="141" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4776" st_id="141" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4777" st_id="141" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4778" st_id="141" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4779" st_id="141" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4780" st_id="141" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4781" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2644" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1613  %m_operand1_load_252 = load i32* %m_operand1_addr_252, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_252"/></StgValue>
</operation>

<operation id="4782" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2648" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1617  %m_operand2_load_252 = load i32* %m_operand2_addr_252, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_252"/></StgValue>
</operation>

<operation id="4783" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2650" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1619  %m_operand1_load_253 = load i32* %m_operand1_addr_253, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_253"/></StgValue>
</operation>

<operation id="4784" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2654" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1623  %m_operand2_load_253 = load i32* %m_operand2_addr_253, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_253"/></StgValue>
</operation>

<operation id="4785" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2656" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1625  %m_operand1_load_254 = load i32* %m_operand1_addr_254, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_254"/></StgValue>
</operation>

<operation id="4786" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2657" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1626  %tmp_5_253 = add i17 %j_cast1, -54872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_253"/></StgValue>
</operation>

<operation id="4787" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2658" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1627  %tmp_5_253_cast = zext i17 %tmp_5_253 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_253_cast"/></StgValue>
</operation>

<operation id="4788" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2659" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1628  %m_operand2_addr_254 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_253_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_254"/></StgValue>
</operation>

<operation id="4789" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2660" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1629  %m_operand2_load_254 = load i32* %m_operand2_addr_254, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_254"/></StgValue>
</operation>

<operation id="4790" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2662" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1631  %m_operand1_load_255 = load i32* %m_operand1_addr_255, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_255"/></StgValue>
</operation>

<operation id="4791" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1632  %tmp_5_254 = add i17 %j_cast1, -54572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_254"/></StgValue>
</operation>

<operation id="4792" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2664" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1633  %tmp_5_254_cast = zext i17 %tmp_5_254 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_254_cast"/></StgValue>
</operation>

<operation id="4793" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2665" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1634  %m_operand2_addr_255 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_254_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_255"/></StgValue>
</operation>

<operation id="4794" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2666" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1635  %m_operand2_load_255 = load i32* %m_operand2_addr_255, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_255"/></StgValue>
</operation>

<operation id="4795" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2135  %tmp239 = add i32 %tmp_6_237, %tmp_6_238        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="4796" st_id="142" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1558  %tmp_6_241 = mul i32 %m_operand2_load_242, %m_operand1_load_242 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_241"/></StgValue>
</operation>

<operation id="4797" st_id="142" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1564  %tmp_6_242 = mul i32 %m_operand2_load_243, %m_operand1_load_243 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_242"/></StgValue>
</operation>

<operation id="4798" st_id="142" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4799" st_id="142" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4800" st_id="142" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4801" st_id="142" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4802" st_id="142" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4803" st_id="142" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4804" st_id="142" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4805" st_id="142" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4806" st_id="142" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4807" st_id="142" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4808" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2656" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1625  %m_operand1_load_254 = load i32* %m_operand1_addr_254, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_254"/></StgValue>
</operation>

<operation id="4809" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2660" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1629  %m_operand2_load_254 = load i32* %m_operand2_addr_254, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_254"/></StgValue>
</operation>

<operation id="4810" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2662" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1631  %m_operand1_load_255 = load i32* %m_operand1_addr_255, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_255"/></StgValue>
</operation>

<operation id="4811" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2666" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1635  %m_operand2_load_255 = load i32* %m_operand2_addr_255, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_255"/></StgValue>
</operation>

<operation id="4812" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2668" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1637  %m_operand1_load_256 = load i32* %m_operand1_addr_256, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_256"/></StgValue>
</operation>

<operation id="4813" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2669" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1638  %tmp_5_255 = or i17 %j_cast1, -54272            ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_255"/></StgValue>
</operation>

<operation id="4814" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2670" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1639  %tmp_5_255_cast = zext i17 %tmp_5_255 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_255_cast"/></StgValue>
</operation>

<operation id="4815" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2671" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1640  %m_operand2_addr_256 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_255_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_256"/></StgValue>
</operation>

<operation id="4816" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2672" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1641  %m_operand2_load_256 = load i32* %m_operand2_addr_256, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_256"/></StgValue>
</operation>

<operation id="4817" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2674" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1643  %m_operand1_load_257 = load i32* %m_operand1_addr_257, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_257"/></StgValue>
</operation>

<operation id="4818" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2675" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1644  %tmp_5_256 = add i17 %j_cast1, -53972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_256"/></StgValue>
</operation>

<operation id="4819" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2676" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1645  %tmp_5_256_cast = zext i17 %tmp_5_256 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_256_cast"/></StgValue>
</operation>

<operation id="4820" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2677" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1646  %m_operand2_addr_257 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_256_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_257"/></StgValue>
</operation>

<operation id="4821" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2678" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1647  %m_operand2_load_257 = load i32* %m_operand2_addr_257, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_257"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="4822" st_id="143" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1570  %tmp_6_243 = mul i32 %m_operand2_load_244, %m_operand1_load_244 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_243"/></StgValue>
</operation>

<operation id="4823" st_id="143" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1576  %tmp_6_244 = mul i32 %m_operand2_load_245, %m_operand1_load_245 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_244"/></StgValue>
</operation>

<operation id="4824" st_id="143" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4825" st_id="143" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4826" st_id="143" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4827" st_id="143" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4828" st_id="143" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4829" st_id="143" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4830" st_id="143" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4831" st_id="143" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4832" st_id="143" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4833" st_id="143" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4834" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2668" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1637  %m_operand1_load_256 = load i32* %m_operand1_addr_256, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_256"/></StgValue>
</operation>

<operation id="4835" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2672" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1641  %m_operand2_load_256 = load i32* %m_operand2_addr_256, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_256"/></StgValue>
</operation>

<operation id="4836" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2674" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1643  %m_operand1_load_257 = load i32* %m_operand1_addr_257, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_257"/></StgValue>
</operation>

<operation id="4837" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2678" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1647  %m_operand2_load_257 = load i32* %m_operand2_addr_257, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_257"/></StgValue>
</operation>

<operation id="4838" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2680" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1649  %m_operand1_load_258 = load i32* %m_operand1_addr_258, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_258"/></StgValue>
</operation>

<operation id="4839" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2681" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1650  %tmp_5_257 = add i17 %j_cast1, -53672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_257"/></StgValue>
</operation>

<operation id="4840" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2682" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1651  %tmp_5_257_cast = zext i17 %tmp_5_257 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_257_cast"/></StgValue>
</operation>

<operation id="4841" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2683" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1652  %m_operand2_addr_258 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_257_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_258"/></StgValue>
</operation>

<operation id="4842" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2684" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1653  %m_operand2_load_258 = load i32* %m_operand2_addr_258, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_258"/></StgValue>
</operation>

<operation id="4843" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2686" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1655  %m_operand1_load_259 = load i32* %m_operand1_addr_259, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_259"/></StgValue>
</operation>

<operation id="4844" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2687" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1656  %tmp_5_258 = add i17 %j_cast1, -53372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_258"/></StgValue>
</operation>

<operation id="4845" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2688" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1657  %tmp_5_258_cast = zext i17 %tmp_5_258 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_258_cast"/></StgValue>
</operation>

<operation id="4846" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2689" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1658  %m_operand2_addr_259 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_258_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_259"/></StgValue>
</operation>

<operation id="4847" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2690" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1659  %m_operand2_load_259 = load i32* %m_operand2_addr_259, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_259"/></StgValue>
</operation>

<operation id="4848" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2136  %tmp240 = add i32 %tmp_6_240, %tmp_6_241        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="4849" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2137  %tmp241 = add i32 %tmp240, %tmp_6_239           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="4850" st_id="144" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1582  %tmp_6_245 = mul i32 %m_operand2_load_246, %m_operand1_load_246 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_245"/></StgValue>
</operation>

<operation id="4851" st_id="144" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1588  %tmp_6_246 = mul i32 %m_operand2_load_247, %m_operand1_load_247 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_246"/></StgValue>
</operation>

<operation id="4852" st_id="144" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4853" st_id="144" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4854" st_id="144" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4855" st_id="144" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4856" st_id="144" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4857" st_id="144" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4858" st_id="144" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4859" st_id="144" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4860" st_id="144" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4861" st_id="144" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4862" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2680" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1649  %m_operand1_load_258 = load i32* %m_operand1_addr_258, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_258"/></StgValue>
</operation>

<operation id="4863" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2684" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1653  %m_operand2_load_258 = load i32* %m_operand2_addr_258, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_258"/></StgValue>
</operation>

<operation id="4864" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2686" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1655  %m_operand1_load_259 = load i32* %m_operand1_addr_259, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_259"/></StgValue>
</operation>

<operation id="4865" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2690" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1659  %m_operand2_load_259 = load i32* %m_operand2_addr_259, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_259"/></StgValue>
</operation>

<operation id="4866" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2692" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1661  %m_operand1_load_260 = load i32* %m_operand1_addr_260, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_260"/></StgValue>
</operation>

<operation id="4867" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2693" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1662  %tmp_5_259 = add i17 %j_cast1, -53072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_259"/></StgValue>
</operation>

<operation id="4868" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2694" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1663  %tmp_5_259_cast = zext i17 %tmp_5_259 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_259_cast"/></StgValue>
</operation>

<operation id="4869" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2695" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1664  %m_operand2_addr_260 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_259_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_260"/></StgValue>
</operation>

<operation id="4870" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2696" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1665  %m_operand2_load_260 = load i32* %m_operand2_addr_260, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_260"/></StgValue>
</operation>

<operation id="4871" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2698" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1667  %m_operand1_load_261 = load i32* %m_operand1_addr_261, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_261"/></StgValue>
</operation>

<operation id="4872" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2699" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1668  %tmp_5_260 = add i17 %j_cast1, -52772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_260"/></StgValue>
</operation>

<operation id="4873" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2700" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1669  %tmp_5_260_cast = zext i17 %tmp_5_260 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_260_cast"/></StgValue>
</operation>

<operation id="4874" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1670  %m_operand2_addr_261 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_260_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_261"/></StgValue>
</operation>

<operation id="4875" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1671  %m_operand2_load_261 = load i32* %m_operand2_addr_261, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_261"/></StgValue>
</operation>

<operation id="4876" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2138  %tmp242 = add i32 %tmp241, %tmp239              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="4877" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2139  %tmp243 = add i32 %tmp242, %tmp238              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="4878" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2141  %tmp244 = add i32 %tmp_6_242, %tmp_6_243        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="4879" st_id="145" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1594  %tmp_6_247 = mul i32 %m_operand2_load_248, %m_operand1_load_248 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_247"/></StgValue>
</operation>

<operation id="4880" st_id="145" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1600  %tmp_6_248 = mul i32 %m_operand2_load_249, %m_operand1_load_249 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_248"/></StgValue>
</operation>

<operation id="4881" st_id="145" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4882" st_id="145" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4883" st_id="145" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4884" st_id="145" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4885" st_id="145" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4886" st_id="145" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4887" st_id="145" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4888" st_id="145" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4889" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="4890" st_id="145" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="4891" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2692" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1661  %m_operand1_load_260 = load i32* %m_operand1_addr_260, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_260"/></StgValue>
</operation>

<operation id="4892" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2696" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1665  %m_operand2_load_260 = load i32* %m_operand2_addr_260, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_260"/></StgValue>
</operation>

<operation id="4893" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2698" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1667  %m_operand1_load_261 = load i32* %m_operand1_addr_261, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_261"/></StgValue>
</operation>

<operation id="4894" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2702" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1671  %m_operand2_load_261 = load i32* %m_operand2_addr_261, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_261"/></StgValue>
</operation>

<operation id="4895" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2704" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1673  %m_operand1_load_262 = load i32* %m_operand1_addr_262, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_262"/></StgValue>
</operation>

<operation id="4896" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2705" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1674  %tmp_5_261 = add i17 %j_cast1, -52472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_261"/></StgValue>
</operation>

<operation id="4897" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2706" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1675  %tmp_5_261_cast = zext i17 %tmp_5_261 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_261_cast"/></StgValue>
</operation>

<operation id="4898" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2707" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1676  %m_operand2_addr_262 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_261_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_262"/></StgValue>
</operation>

<operation id="4899" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2708" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1677  %m_operand2_load_262 = load i32* %m_operand2_addr_262, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_262"/></StgValue>
</operation>

<operation id="4900" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2710" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1679  %m_operand1_load_263 = load i32* %m_operand1_addr_263, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_263"/></StgValue>
</operation>

<operation id="4901" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2711" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1680  %tmp_5_262 = add i17 %j_cast1, -52172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_262"/></StgValue>
</operation>

<operation id="4902" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2712" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1681  %tmp_5_262_cast = zext i17 %tmp_5_262 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_262_cast"/></StgValue>
</operation>

<operation id="4903" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2713" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1682  %m_operand2_addr_263 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_262_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_263"/></StgValue>
</operation>

<operation id="4904" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1683  %m_operand2_load_263 = load i32* %m_operand2_addr_263, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_263"/></StgValue>
</operation>

<operation id="4905" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2140  %tmp235 = add i32 %tmp243, %tmp232              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="4906" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2142  %tmp245 = add i32 %tmp_6_244, %tmp_6_245        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="4907" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2143  %tmp246 = add i32 %tmp245, %tmp244              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="4908" st_id="146" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1606  %tmp_6_249 = mul i32 %m_operand2_load_250, %m_operand1_load_250 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_249"/></StgValue>
</operation>

<operation id="4909" st_id="146" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1612  %tmp_6_250 = mul i32 %m_operand2_load_251, %m_operand1_load_251 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_250"/></StgValue>
</operation>

<operation id="4910" st_id="146" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4911" st_id="146" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4912" st_id="146" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4913" st_id="146" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4914" st_id="146" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4915" st_id="146" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4916" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="4917" st_id="146" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="4918" st_id="146" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="4919" st_id="146" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="4920" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2704" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1673  %m_operand1_load_262 = load i32* %m_operand1_addr_262, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_262"/></StgValue>
</operation>

<operation id="4921" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2708" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1677  %m_operand2_load_262 = load i32* %m_operand2_addr_262, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_262"/></StgValue>
</operation>

<operation id="4922" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2710" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1679  %m_operand1_load_263 = load i32* %m_operand1_addr_263, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_263"/></StgValue>
</operation>

<operation id="4923" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1683  %m_operand2_load_263 = load i32* %m_operand2_addr_263, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_263"/></StgValue>
</operation>

<operation id="4924" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2716" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1685  %m_operand1_load_264 = load i32* %m_operand1_addr_264, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_264"/></StgValue>
</operation>

<operation id="4925" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2717" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1686  %tmp_5_263 = add i17 %j_cast1, -51872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_263"/></StgValue>
</operation>

<operation id="4926" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2718" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1687  %tmp_5_263_cast = zext i17 %tmp_5_263 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_263_cast"/></StgValue>
</operation>

<operation id="4927" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2719" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1688  %m_operand2_addr_264 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_263_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_264"/></StgValue>
</operation>

<operation id="4928" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2720" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1689  %m_operand2_load_264 = load i32* %m_operand2_addr_264, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_264"/></StgValue>
</operation>

<operation id="4929" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2722" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1691  %m_operand1_load_265 = load i32* %m_operand1_addr_265, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_265"/></StgValue>
</operation>

<operation id="4930" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2723" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1692  %tmp_5_264 = add i17 %j_cast1, -51572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_264"/></StgValue>
</operation>

<operation id="4931" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2724" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1693  %tmp_5_264_cast = zext i17 %tmp_5_264 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_264_cast"/></StgValue>
</operation>

<operation id="4932" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2725" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1694  %m_operand2_addr_265 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_264_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_265"/></StgValue>
</operation>

<operation id="4933" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2726" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1695  %m_operand2_load_265 = load i32* %m_operand2_addr_265, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_265"/></StgValue>
</operation>

<operation id="4934" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2144  %tmp247 = add i32 %tmp_6_246, %tmp_6_247        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="4935" st_id="147" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1618  %tmp_6_251 = mul i32 %m_operand2_load_252, %m_operand1_load_252 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_251"/></StgValue>
</operation>

<operation id="4936" st_id="147" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1624  %tmp_6_252 = mul i32 %m_operand2_load_253, %m_operand1_load_253 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_252"/></StgValue>
</operation>

<operation id="4937" st_id="147" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4938" st_id="147" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4939" st_id="147" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4940" st_id="147" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4941" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="4942" st_id="147" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="4943" st_id="147" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="4944" st_id="147" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="4945" st_id="147" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="4946" st_id="147" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="4947" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2716" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1685  %m_operand1_load_264 = load i32* %m_operand1_addr_264, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_264"/></StgValue>
</operation>

<operation id="4948" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2720" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1689  %m_operand2_load_264 = load i32* %m_operand2_addr_264, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_264"/></StgValue>
</operation>

<operation id="4949" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2722" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1691  %m_operand1_load_265 = load i32* %m_operand1_addr_265, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_265"/></StgValue>
</operation>

<operation id="4950" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2726" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1695  %m_operand2_load_265 = load i32* %m_operand2_addr_265, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_265"/></StgValue>
</operation>

<operation id="4951" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2728" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1697  %m_operand1_load_266 = load i32* %m_operand1_addr_266, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_266"/></StgValue>
</operation>

<operation id="4952" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1698  %tmp_5_265 = add i17 %j_cast1, -51272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_265"/></StgValue>
</operation>

<operation id="4953" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2730" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1699  %tmp_5_265_cast = zext i17 %tmp_5_265 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_265_cast"/></StgValue>
</operation>

<operation id="4954" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2731" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1700  %m_operand2_addr_266 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_265_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_266"/></StgValue>
</operation>

<operation id="4955" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2732" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1701  %m_operand2_load_266 = load i32* %m_operand2_addr_266, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_266"/></StgValue>
</operation>

<operation id="4956" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2734" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1703  %m_operand1_load_267 = load i32* %m_operand1_addr_267, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_267"/></StgValue>
</operation>

<operation id="4957" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2735" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1704  %tmp_5_266 = add i17 %j_cast1, -50972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_266"/></StgValue>
</operation>

<operation id="4958" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2736" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1705  %tmp_5_266_cast = zext i17 %tmp_5_266 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_266_cast"/></StgValue>
</operation>

<operation id="4959" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2737" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1706  %m_operand2_addr_267 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_266_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_267"/></StgValue>
</operation>

<operation id="4960" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2738" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1707  %m_operand2_load_267 = load i32* %m_operand2_addr_267, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_267"/></StgValue>
</operation>

<operation id="4961" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2145  %tmp248 = add i32 %tmp_6_249, %tmp_6_250        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="4962" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2146  %tmp249 = add i32 %tmp248, %tmp_6_248           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="4963" st_id="148" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1630  %tmp_6_253 = mul i32 %m_operand2_load_254, %m_operand1_load_254 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_253"/></StgValue>
</operation>

<operation id="4964" st_id="148" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1636  %tmp_6_254 = mul i32 %m_operand2_load_255, %m_operand1_load_255 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_254"/></StgValue>
</operation>

<operation id="4965" st_id="148" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4966" st_id="148" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4967" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="4968" st_id="148" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="4969" st_id="148" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="4970" st_id="148" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="4971" st_id="148" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="4972" st_id="148" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="4973" st_id="148" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="4974" st_id="148" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="4975" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2728" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1697  %m_operand1_load_266 = load i32* %m_operand1_addr_266, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_266"/></StgValue>
</operation>

<operation id="4976" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2732" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1701  %m_operand2_load_266 = load i32* %m_operand2_addr_266, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_266"/></StgValue>
</operation>

<operation id="4977" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2734" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1703  %m_operand1_load_267 = load i32* %m_operand1_addr_267, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_267"/></StgValue>
</operation>

<operation id="4978" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2738" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1707  %m_operand2_load_267 = load i32* %m_operand2_addr_267, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_267"/></StgValue>
</operation>

<operation id="4979" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2740" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1709  %m_operand1_load_268 = load i32* %m_operand1_addr_268, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_268"/></StgValue>
</operation>

<operation id="4980" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2741" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1710  %tmp_5_267 = add i17 %j_cast1, -50672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_267"/></StgValue>
</operation>

<operation id="4981" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2742" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1711  %tmp_5_267_cast = zext i17 %tmp_5_267 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_267_cast"/></StgValue>
</operation>

<operation id="4982" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2743" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1712  %m_operand2_addr_268 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_267_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_268"/></StgValue>
</operation>

<operation id="4983" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1713  %m_operand2_load_268 = load i32* %m_operand2_addr_268, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_268"/></StgValue>
</operation>

<operation id="4984" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2746" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1715  %m_operand1_load_269 = load i32* %m_operand1_addr_269, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_269"/></StgValue>
</operation>

<operation id="4985" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2747" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1716  %tmp_5_268 = add i17 %j_cast1, -50372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_268"/></StgValue>
</operation>

<operation id="4986" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2748" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1717  %tmp_5_268_cast = zext i17 %tmp_5_268 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_268_cast"/></StgValue>
</operation>

<operation id="4987" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2749" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1718  %m_operand2_addr_269 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_268_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_269"/></StgValue>
</operation>

<operation id="4988" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2750" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1719  %m_operand2_load_269 = load i32* %m_operand2_addr_269, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_269"/></StgValue>
</operation>

<operation id="4989" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2147  %tmp250 = add i32 %tmp249, %tmp247              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="4990" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2148  %tmp251 = add i32 %tmp250, %tmp246              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="4991" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2149  %tmp253 = add i32 %tmp_6_251, %tmp_6_252        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="4992" st_id="149" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1642  %tmp_6_255 = mul i32 %m_operand2_load_256, %m_operand1_load_256 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_255"/></StgValue>
</operation>

<operation id="4993" st_id="149" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1648  %tmp_6_256 = mul i32 %m_operand2_load_257, %m_operand1_load_257 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_256"/></StgValue>
</operation>

<operation id="4994" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="4995" st_id="149" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="4996" st_id="149" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="4997" st_id="149" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="4998" st_id="149" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="4999" st_id="149" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="5000" st_id="149" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="5001" st_id="149" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="5002" st_id="149" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5003" st_id="149" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5004" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2740" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1709  %m_operand1_load_268 = load i32* %m_operand1_addr_268, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_268"/></StgValue>
</operation>

<operation id="5005" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2744" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1713  %m_operand2_load_268 = load i32* %m_operand2_addr_268, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_268"/></StgValue>
</operation>

<operation id="5006" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2746" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1715  %m_operand1_load_269 = load i32* %m_operand1_addr_269, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_269"/></StgValue>
</operation>

<operation id="5007" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2750" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1719  %m_operand2_load_269 = load i32* %m_operand2_addr_269, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_269"/></StgValue>
</operation>

<operation id="5008" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2752" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1721  %m_operand1_load_270 = load i32* %m_operand1_addr_270, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_270"/></StgValue>
</operation>

<operation id="5009" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2753" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1722  %tmp_5_269 = add i17 %j_cast1, -50072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_269"/></StgValue>
</operation>

<operation id="5010" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2754" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1723  %tmp_5_269_cast = zext i17 %tmp_5_269 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_269_cast"/></StgValue>
</operation>

<operation id="5011" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2755" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1724  %m_operand2_addr_270 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_269_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_270"/></StgValue>
</operation>

<operation id="5012" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2756" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1725  %m_operand2_load_270 = load i32* %m_operand2_addr_270, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_270"/></StgValue>
</operation>

<operation id="5013" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2758" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1727  %m_operand1_load_271 = load i32* %m_operand1_addr_271, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_271"/></StgValue>
</operation>

<operation id="5014" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2759" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1728  %tmp_5_270 = add i17 %j_cast1, -49772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_270"/></StgValue>
</operation>

<operation id="5015" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2760" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1729  %tmp_5_270_cast = zext i17 %tmp_5_270 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_270_cast"/></StgValue>
</operation>

<operation id="5016" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2761" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1730  %m_operand2_addr_271 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_270_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_271"/></StgValue>
</operation>

<operation id="5017" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2762" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1731  %m_operand2_load_271 = load i32* %m_operand2_addr_271, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_271"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="5018" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1654  %tmp_6_257 = mul i32 %m_operand2_load_258, %m_operand1_load_258 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_257"/></StgValue>
</operation>

<operation id="5019" st_id="150" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1660  %tmp_6_258 = mul i32 %m_operand2_load_259, %m_operand1_load_259 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_258"/></StgValue>
</operation>

<operation id="5020" st_id="150" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="5021" st_id="150" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="5022" st_id="150" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="5023" st_id="150" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="5024" st_id="150" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="5025" st_id="150" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="5026" st_id="150" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5027" st_id="150" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5028" st_id="150" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5029" st_id="150" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5030" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2752" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1721  %m_operand1_load_270 = load i32* %m_operand1_addr_270, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_270"/></StgValue>
</operation>

<operation id="5031" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2756" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1725  %m_operand2_load_270 = load i32* %m_operand2_addr_270, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_270"/></StgValue>
</operation>

<operation id="5032" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2758" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1727  %m_operand1_load_271 = load i32* %m_operand1_addr_271, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_271"/></StgValue>
</operation>

<operation id="5033" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2762" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1731  %m_operand2_load_271 = load i32* %m_operand2_addr_271, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_271"/></StgValue>
</operation>

<operation id="5034" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2764" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1733  %m_operand1_load_272 = load i32* %m_operand1_addr_272, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_272"/></StgValue>
</operation>

<operation id="5035" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1734  %tmp_5_271 = add i17 %j_cast1, -49472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_271"/></StgValue>
</operation>

<operation id="5036" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2766" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1735  %tmp_5_271_cast = zext i17 %tmp_5_271 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_271_cast"/></StgValue>
</operation>

<operation id="5037" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2767" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1736  %m_operand2_addr_272 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_271_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_272"/></StgValue>
</operation>

<operation id="5038" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2768" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1737  %m_operand2_load_272 = load i32* %m_operand2_addr_272, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_272"/></StgValue>
</operation>

<operation id="5039" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2770" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1739  %m_operand1_load_273 = load i32* %m_operand1_addr_273, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_273"/></StgValue>
</operation>

<operation id="5040" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2771" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1740  %tmp_5_272 = add i17 %j_cast1, -49172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_272"/></StgValue>
</operation>

<operation id="5041" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2772" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1741  %tmp_5_272_cast = zext i17 %tmp_5_272 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_272_cast"/></StgValue>
</operation>

<operation id="5042" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2773" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1742  %m_operand2_addr_273 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_272_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_273"/></StgValue>
</operation>

<operation id="5043" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2774" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1743  %m_operand2_load_273 = load i32* %m_operand2_addr_273, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_273"/></StgValue>
</operation>

<operation id="5044" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2150  %tmp254 = add i32 %tmp_6_254, %tmp_6_255        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="5045" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2151  %tmp255 = add i32 %tmp254, %tmp_6_253           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="5046" st_id="151" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1666  %tmp_6_259 = mul i32 %m_operand2_load_260, %m_operand1_load_260 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_259"/></StgValue>
</operation>

<operation id="5047" st_id="151" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1672  %tmp_6_260 = mul i32 %m_operand2_load_261, %m_operand1_load_261 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_260"/></StgValue>
</operation>

<operation id="5048" st_id="151" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="5049" st_id="151" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="5050" st_id="151" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="5051" st_id="151" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="5052" st_id="151" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5053" st_id="151" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5054" st_id="151" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5055" st_id="151" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5056" st_id="151" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5057" st_id="151" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5058" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2764" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1733  %m_operand1_load_272 = load i32* %m_operand1_addr_272, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_272"/></StgValue>
</operation>

<operation id="5059" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2768" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1737  %m_operand2_load_272 = load i32* %m_operand2_addr_272, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_272"/></StgValue>
</operation>

<operation id="5060" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2770" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1739  %m_operand1_load_273 = load i32* %m_operand1_addr_273, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_273"/></StgValue>
</operation>

<operation id="5061" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2774" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1743  %m_operand2_load_273 = load i32* %m_operand2_addr_273, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_273"/></StgValue>
</operation>

<operation id="5062" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2776" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1745  %m_operand1_load_274 = load i32* %m_operand1_addr_274, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_274"/></StgValue>
</operation>

<operation id="5063" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2777" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1746  %tmp_5_273 = add i17 %j_cast1, -48872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_273"/></StgValue>
</operation>

<operation id="5064" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2778" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1747  %tmp_5_273_cast = zext i17 %tmp_5_273 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_273_cast"/></StgValue>
</operation>

<operation id="5065" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2779" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1748  %m_operand2_addr_274 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_273_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_274"/></StgValue>
</operation>

<operation id="5066" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2780" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1749  %m_operand2_load_274 = load i32* %m_operand2_addr_274, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_274"/></StgValue>
</operation>

<operation id="5067" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2782" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1751  %m_operand1_load_275 = load i32* %m_operand1_addr_275, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_275"/></StgValue>
</operation>

<operation id="5068" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2783" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1752  %tmp_5_274 = add i17 %j_cast1, -48572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_274"/></StgValue>
</operation>

<operation id="5069" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2784" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1753  %tmp_5_274_cast = zext i17 %tmp_5_274 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_274_cast"/></StgValue>
</operation>

<operation id="5070" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2785" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1754  %m_operand2_addr_275 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_274_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_275"/></StgValue>
</operation>

<operation id="5071" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2786" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1755  %m_operand2_load_275 = load i32* %m_operand2_addr_275, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_275"/></StgValue>
</operation>

<operation id="5072" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2152  %tmp256 = add i32 %tmp255, %tmp253              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="5073" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2153  %tmp257 = add i32 %tmp_6_256, %tmp_6_257        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="5074" st_id="152" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1678  %tmp_6_261 = mul i32 %m_operand2_load_262, %m_operand1_load_262 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_261"/></StgValue>
</operation>

<operation id="5075" st_id="152" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1684  %tmp_6_262 = mul i32 %m_operand2_load_263, %m_operand1_load_263 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_262"/></StgValue>
</operation>

<operation id="5076" st_id="152" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="5077" st_id="152" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="5078" st_id="152" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5079" st_id="152" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5080" st_id="152" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5081" st_id="152" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5082" st_id="152" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5083" st_id="152" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5084" st_id="152" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5085" st_id="152" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5086" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2776" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1745  %m_operand1_load_274 = load i32* %m_operand1_addr_274, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_274"/></StgValue>
</operation>

<operation id="5087" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2780" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1749  %m_operand2_load_274 = load i32* %m_operand2_addr_274, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_274"/></StgValue>
</operation>

<operation id="5088" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2782" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1751  %m_operand1_load_275 = load i32* %m_operand1_addr_275, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_275"/></StgValue>
</operation>

<operation id="5089" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2786" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1755  %m_operand2_load_275 = load i32* %m_operand2_addr_275, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_275"/></StgValue>
</operation>

<operation id="5090" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1757  %m_operand1_load_276 = load i32* %m_operand1_addr_276, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_276"/></StgValue>
</operation>

<operation id="5091" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2789" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1758  %tmp_5_275 = add i17 %j_cast1, -48272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_275"/></StgValue>
</operation>

<operation id="5092" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2790" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1759  %tmp_5_275_cast = zext i17 %tmp_5_275 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_275_cast"/></StgValue>
</operation>

<operation id="5093" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2791" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1760  %m_operand2_addr_276 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_275_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_276"/></StgValue>
</operation>

<operation id="5094" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2792" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1761  %m_operand2_load_276 = load i32* %m_operand2_addr_276, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_276"/></StgValue>
</operation>

<operation id="5095" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2794" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1763  %m_operand1_load_277 = load i32* %m_operand1_addr_277, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_277"/></StgValue>
</operation>

<operation id="5096" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1764  %tmp_5_276 = add i17 %j_cast1, -47972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_276"/></StgValue>
</operation>

<operation id="5097" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2796" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1765  %tmp_5_276_cast = zext i17 %tmp_5_276 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_276_cast"/></StgValue>
</operation>

<operation id="5098" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2797" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1766  %m_operand2_addr_277 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_276_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_277"/></StgValue>
</operation>

<operation id="5099" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2798" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1767  %m_operand2_load_277 = load i32* %m_operand2_addr_277, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_277"/></StgValue>
</operation>

<operation id="5100" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2154  %tmp258 = add i32 %tmp_6_259, %tmp_6_260        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="5101" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2155  %tmp259 = add i32 %tmp258, %tmp_6_258           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="5102" st_id="153" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1690  %tmp_6_263 = mul i32 %m_operand2_load_264, %m_operand1_load_264 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_263"/></StgValue>
</operation>

<operation id="5103" st_id="153" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1696  %tmp_6_264 = mul i32 %m_operand2_load_265, %m_operand1_load_265 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_264"/></StgValue>
</operation>

<operation id="5104" st_id="153" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5105" st_id="153" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5106" st_id="153" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5107" st_id="153" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5108" st_id="153" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5109" st_id="153" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5110" st_id="153" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5111" st_id="153" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5112" st_id="153" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5113" st_id="153" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5114" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2788" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1757  %m_operand1_load_276 = load i32* %m_operand1_addr_276, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_276"/></StgValue>
</operation>

<operation id="5115" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2792" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1761  %m_operand2_load_276 = load i32* %m_operand2_addr_276, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_276"/></StgValue>
</operation>

<operation id="5116" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2794" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1763  %m_operand1_load_277 = load i32* %m_operand1_addr_277, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_277"/></StgValue>
</operation>

<operation id="5117" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2798" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1767  %m_operand2_load_277 = load i32* %m_operand2_addr_277, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_277"/></StgValue>
</operation>

<operation id="5118" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2800" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1769  %m_operand1_load_278 = load i32* %m_operand1_addr_278, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_278"/></StgValue>
</operation>

<operation id="5119" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2801" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1770  %tmp_5_277 = add i17 %j_cast1, -47672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_277"/></StgValue>
</operation>

<operation id="5120" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2802" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1771  %tmp_5_277_cast = zext i17 %tmp_5_277 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_277_cast"/></StgValue>
</operation>

<operation id="5121" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2803" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1772  %m_operand2_addr_278 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_277_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_278"/></StgValue>
</operation>

<operation id="5122" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2804" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1773  %m_operand2_load_278 = load i32* %m_operand2_addr_278, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_278"/></StgValue>
</operation>

<operation id="5123" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2806" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1775  %m_operand1_load_279 = load i32* %m_operand1_addr_279, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_279"/></StgValue>
</operation>

<operation id="5124" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2807" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1776  %tmp_5_278 = add i17 %j_cast1, -47372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_278"/></StgValue>
</operation>

<operation id="5125" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2808" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1777  %tmp_5_278_cast = zext i17 %tmp_5_278 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_278_cast"/></StgValue>
</operation>

<operation id="5126" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2809" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1778  %m_operand2_addr_279 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_278_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_279"/></StgValue>
</operation>

<operation id="5127" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2810" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1779  %m_operand2_load_279 = load i32* %m_operand2_addr_279, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_279"/></StgValue>
</operation>

<operation id="5128" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2156  %tmp260 = add i32 %tmp259, %tmp257              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="5129" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2157  %tmp261 = add i32 %tmp260, %tmp256              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="5130" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2160  %tmp262 = add i32 %tmp_6_261, %tmp_6_262        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="5131" st_id="154" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1702  %tmp_6_265 = mul i32 %m_operand2_load_266, %m_operand1_load_266 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_265"/></StgValue>
</operation>

<operation id="5132" st_id="154" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1708  %tmp_6_266 = mul i32 %m_operand2_load_267, %m_operand1_load_267 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_266"/></StgValue>
</operation>

<operation id="5133" st_id="154" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5134" st_id="154" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5135" st_id="154" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5136" st_id="154" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5137" st_id="154" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5138" st_id="154" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5139" st_id="154" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5140" st_id="154" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5141" st_id="154" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5142" st_id="154" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5143" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2800" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1769  %m_operand1_load_278 = load i32* %m_operand1_addr_278, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_278"/></StgValue>
</operation>

<operation id="5144" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2804" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1773  %m_operand2_load_278 = load i32* %m_operand2_addr_278, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_278"/></StgValue>
</operation>

<operation id="5145" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2806" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1775  %m_operand1_load_279 = load i32* %m_operand1_addr_279, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_279"/></StgValue>
</operation>

<operation id="5146" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2810" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1779  %m_operand2_load_279 = load i32* %m_operand2_addr_279, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_279"/></StgValue>
</operation>

<operation id="5147" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1781  %m_operand1_load_280 = load i32* %m_operand1_addr_280, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_280"/></StgValue>
</operation>

<operation id="5148" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2813" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1782  %tmp_5_279 = add i17 %j_cast1, -47072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_279"/></StgValue>
</operation>

<operation id="5149" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2814" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1783  %tmp_5_279_cast = zext i17 %tmp_5_279 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_279_cast"/></StgValue>
</operation>

<operation id="5150" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2815" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1784  %m_operand2_addr_280 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_279_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_280"/></StgValue>
</operation>

<operation id="5151" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2816" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1785  %m_operand2_load_280 = load i32* %m_operand2_addr_280, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_280"/></StgValue>
</operation>

<operation id="5152" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2818" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1787  %m_operand1_load_281 = load i32* %m_operand1_addr_281, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_281"/></StgValue>
</operation>

<operation id="5153" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2819" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1788  %tmp_5_280 = add i17 %j_cast1, -46772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_280"/></StgValue>
</operation>

<operation id="5154" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2820" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1789  %tmp_5_280_cast = zext i17 %tmp_5_280 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_280_cast"/></StgValue>
</operation>

<operation id="5155" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2821" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1790  %m_operand2_addr_281 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_280_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_281"/></StgValue>
</operation>

<operation id="5156" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2822" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1791  %m_operand2_load_281 = load i32* %m_operand2_addr_281, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_281"/></StgValue>
</operation>

<operation id="5157" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2158  %tmp252 = add i32 %tmp261, %tmp251              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="5158" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2159  %tmp234 = add i32 %tmp252, %tmp235              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="5159" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2161  %tmp263 = add i32 %tmp_6_263, %tmp_6_264        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="5160" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2162  %tmp264 = add i32 %tmp263, %tmp262              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="5161" st_id="155" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1714  %tmp_6_267 = mul i32 %m_operand2_load_268, %m_operand1_load_268 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_267"/></StgValue>
</operation>

<operation id="5162" st_id="155" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1720  %tmp_6_268 = mul i32 %m_operand2_load_269, %m_operand1_load_269 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_268"/></StgValue>
</operation>

<operation id="5163" st_id="155" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5164" st_id="155" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5165" st_id="155" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5166" st_id="155" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5167" st_id="155" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5168" st_id="155" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5169" st_id="155" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5170" st_id="155" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5171" st_id="155" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5172" st_id="155" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5173" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2812" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1781  %m_operand1_load_280 = load i32* %m_operand1_addr_280, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_280"/></StgValue>
</operation>

<operation id="5174" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2816" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1785  %m_operand2_load_280 = load i32* %m_operand2_addr_280, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_280"/></StgValue>
</operation>

<operation id="5175" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2818" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1787  %m_operand1_load_281 = load i32* %m_operand1_addr_281, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_281"/></StgValue>
</operation>

<operation id="5176" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2822" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1791  %m_operand2_load_281 = load i32* %m_operand2_addr_281, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_281"/></StgValue>
</operation>

<operation id="5177" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2824" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1793  %m_operand1_load_282 = load i32* %m_operand1_addr_282, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_282"/></StgValue>
</operation>

<operation id="5178" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2825" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1794  %tmp_5_281 = add i17 %j_cast1, -46472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_281"/></StgValue>
</operation>

<operation id="5179" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2826" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1795  %tmp_5_281_cast = zext i17 %tmp_5_281 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_281_cast"/></StgValue>
</operation>

<operation id="5180" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2827" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1796  %m_operand2_addr_282 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_281_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_282"/></StgValue>
</operation>

<operation id="5181" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2828" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1797  %m_operand2_load_282 = load i32* %m_operand2_addr_282, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_282"/></StgValue>
</operation>

<operation id="5182" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2830" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1799  %m_operand1_load_283 = load i32* %m_operand1_addr_283, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_283"/></StgValue>
</operation>

<operation id="5183" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2831" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1800  %tmp_5_282 = add i17 %j_cast1, -46172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_282"/></StgValue>
</operation>

<operation id="5184" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2832" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1801  %tmp_5_282_cast = zext i17 %tmp_5_282 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_282_cast"/></StgValue>
</operation>

<operation id="5185" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2833" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1802  %m_operand2_addr_283 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_282_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_283"/></StgValue>
</operation>

<operation id="5186" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2834" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1803  %m_operand2_load_283 = load i32* %m_operand2_addr_283, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_283"/></StgValue>
</operation>

<operation id="5187" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2163  %tmp265 = add i32 %tmp_6_265, %tmp_6_266        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="5188" st_id="156" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1726  %tmp_6_269 = mul i32 %m_operand2_load_270, %m_operand1_load_270 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_269"/></StgValue>
</operation>

<operation id="5189" st_id="156" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1732  %tmp_6_270 = mul i32 %m_operand2_load_271, %m_operand1_load_271 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_270"/></StgValue>
</operation>

<operation id="5190" st_id="156" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5191" st_id="156" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5192" st_id="156" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5193" st_id="156" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5194" st_id="156" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5195" st_id="156" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5196" st_id="156" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5197" st_id="156" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5198" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5199" st_id="156" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5200" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2824" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1793  %m_operand1_load_282 = load i32* %m_operand1_addr_282, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_282"/></StgValue>
</operation>

<operation id="5201" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2828" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1797  %m_operand2_load_282 = load i32* %m_operand2_addr_282, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_282"/></StgValue>
</operation>

<operation id="5202" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2830" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1799  %m_operand1_load_283 = load i32* %m_operand1_addr_283, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_283"/></StgValue>
</operation>

<operation id="5203" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2834" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1803  %m_operand2_load_283 = load i32* %m_operand2_addr_283, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_283"/></StgValue>
</operation>

<operation id="5204" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2836" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1805  %m_operand1_load_284 = load i32* %m_operand1_addr_284, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_284"/></StgValue>
</operation>

<operation id="5205" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2837" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1806  %tmp_5_283 = add i17 %j_cast1, -45872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_283"/></StgValue>
</operation>

<operation id="5206" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2838" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1807  %tmp_5_283_cast = zext i17 %tmp_5_283 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_283_cast"/></StgValue>
</operation>

<operation id="5207" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2839" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1808  %m_operand2_addr_284 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_283_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_284"/></StgValue>
</operation>

<operation id="5208" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2840" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1809  %m_operand2_load_284 = load i32* %m_operand2_addr_284, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_284"/></StgValue>
</operation>

<operation id="5209" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2842" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1811  %m_operand1_load_285 = load i32* %m_operand1_addr_285, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_285"/></StgValue>
</operation>

<operation id="5210" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2843" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1812  %tmp_5_284 = add i17 %j_cast1, -45572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_284"/></StgValue>
</operation>

<operation id="5211" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2844" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1813  %tmp_5_284_cast = zext i17 %tmp_5_284 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_284_cast"/></StgValue>
</operation>

<operation id="5212" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2845" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1814  %m_operand2_addr_285 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_284_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_285"/></StgValue>
</operation>

<operation id="5213" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2846" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1815  %m_operand2_load_285 = load i32* %m_operand2_addr_285, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_285"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="5214" st_id="157" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1738  %tmp_6_271 = mul i32 %m_operand2_load_272, %m_operand1_load_272 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_271"/></StgValue>
</operation>

<operation id="5215" st_id="157" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1744  %tmp_6_272 = mul i32 %m_operand2_load_273, %m_operand1_load_273 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_272"/></StgValue>
</operation>

<operation id="5216" st_id="157" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5217" st_id="157" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5218" st_id="157" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5219" st_id="157" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5220" st_id="157" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5221" st_id="157" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5222" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5223" st_id="157" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5224" st_id="157" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5225" st_id="157" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5226" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2836" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1805  %m_operand1_load_284 = load i32* %m_operand1_addr_284, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_284"/></StgValue>
</operation>

<operation id="5227" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2840" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1809  %m_operand2_load_284 = load i32* %m_operand2_addr_284, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_284"/></StgValue>
</operation>

<operation id="5228" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2842" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1811  %m_operand1_load_285 = load i32* %m_operand1_addr_285, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_285"/></StgValue>
</operation>

<operation id="5229" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2846" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1815  %m_operand2_load_285 = load i32* %m_operand2_addr_285, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_285"/></StgValue>
</operation>

<operation id="5230" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2848" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1817  %m_operand1_load_286 = load i32* %m_operand1_addr_286, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_286"/></StgValue>
</operation>

<operation id="5231" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2849" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1818  %tmp_5_285 = add i17 %j_cast1, -45272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_285"/></StgValue>
</operation>

<operation id="5232" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2850" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1819  %tmp_5_285_cast = zext i17 %tmp_5_285 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_285_cast"/></StgValue>
</operation>

<operation id="5233" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2851" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1820  %m_operand2_addr_286 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_285_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_286"/></StgValue>
</operation>

<operation id="5234" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2852" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1821  %m_operand2_load_286 = load i32* %m_operand2_addr_286, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_286"/></StgValue>
</operation>

<operation id="5235" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1823  %m_operand1_load_287 = load i32* %m_operand1_addr_287, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_287"/></StgValue>
</operation>

<operation id="5236" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2855" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1824  %tmp_5_286 = add i17 %j_cast1, -44972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_286"/></StgValue>
</operation>

<operation id="5237" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2856" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1825  %tmp_5_286_cast = zext i17 %tmp_5_286 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_286_cast"/></StgValue>
</operation>

<operation id="5238" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2857" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1826  %m_operand2_addr_287 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_286_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_287"/></StgValue>
</operation>

<operation id="5239" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2858" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1827  %m_operand2_load_287 = load i32* %m_operand2_addr_287, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_287"/></StgValue>
</operation>

<operation id="5240" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2164  %tmp266 = add i32 %tmp_6_268, %tmp_6_269        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="5241" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2165  %tmp267 = add i32 %tmp266, %tmp_6_267           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="5242" st_id="158" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1750  %tmp_6_273 = mul i32 %m_operand2_load_274, %m_operand1_load_274 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_273"/></StgValue>
</operation>

<operation id="5243" st_id="158" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1756  %tmp_6_274 = mul i32 %m_operand2_load_275, %m_operand1_load_275 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_274"/></StgValue>
</operation>

<operation id="5244" st_id="158" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5245" st_id="158" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5246" st_id="158" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5247" st_id="158" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5248" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5249" st_id="158" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5250" st_id="158" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5251" st_id="158" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5252" st_id="158" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5253" st_id="158" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5254" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2848" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1817  %m_operand1_load_286 = load i32* %m_operand1_addr_286, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_286"/></StgValue>
</operation>

<operation id="5255" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2852" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1821  %m_operand2_load_286 = load i32* %m_operand2_addr_286, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_286"/></StgValue>
</operation>

<operation id="5256" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2854" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1823  %m_operand1_load_287 = load i32* %m_operand1_addr_287, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_287"/></StgValue>
</operation>

<operation id="5257" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2858" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1827  %m_operand2_load_287 = load i32* %m_operand2_addr_287, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_287"/></StgValue>
</operation>

<operation id="5258" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2860" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1829  %m_operand1_load_288 = load i32* %m_operand1_addr_288, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_288"/></StgValue>
</operation>

<operation id="5259" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1830  %tmp_5_287 = add i17 %j_cast1, -44672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_287"/></StgValue>
</operation>

<operation id="5260" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2862" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1831  %tmp_5_287_cast = zext i17 %tmp_5_287 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_287_cast"/></StgValue>
</operation>

<operation id="5261" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2863" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1832  %m_operand2_addr_288 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_287_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_288"/></StgValue>
</operation>

<operation id="5262" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2864" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1833  %m_operand2_load_288 = load i32* %m_operand2_addr_288, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_288"/></StgValue>
</operation>

<operation id="5263" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2866" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1835  %m_operand1_load_289 = load i32* %m_operand1_addr_289, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_289"/></StgValue>
</operation>

<operation id="5264" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2867" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1836  %tmp_5_288 = add i17 %j_cast1, -44372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_288"/></StgValue>
</operation>

<operation id="5265" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2868" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1837  %tmp_5_288_cast = zext i17 %tmp_5_288 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_288_cast"/></StgValue>
</operation>

<operation id="5266" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2869" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1838  %m_operand2_addr_289 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_288_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_289"/></StgValue>
</operation>

<operation id="5267" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1839  %m_operand2_load_289 = load i32* %m_operand2_addr_289, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_289"/></StgValue>
</operation>

<operation id="5268" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2166  %tmp268 = add i32 %tmp267, %tmp265              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="5269" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2167  %tmp269 = add i32 %tmp268, %tmp264              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="5270" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2168  %tmp272 = add i32 %tmp_6_270, %tmp_6_271        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="5271" st_id="159" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1762  %tmp_6_275 = mul i32 %m_operand2_load_276, %m_operand1_load_276 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_275"/></StgValue>
</operation>

<operation id="5272" st_id="159" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1768  %tmp_6_276 = mul i32 %m_operand2_load_277, %m_operand1_load_277 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_276"/></StgValue>
</operation>

<operation id="5273" st_id="159" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5274" st_id="159" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5275" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5276" st_id="159" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5277" st_id="159" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5278" st_id="159" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5279" st_id="159" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5280" st_id="159" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5281" st_id="159" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5282" st_id="159" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5283" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2860" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1829  %m_operand1_load_288 = load i32* %m_operand1_addr_288, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_288"/></StgValue>
</operation>

<operation id="5284" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2864" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1833  %m_operand2_load_288 = load i32* %m_operand2_addr_288, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_288"/></StgValue>
</operation>

<operation id="5285" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2866" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1835  %m_operand1_load_289 = load i32* %m_operand1_addr_289, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_289"/></StgValue>
</operation>

<operation id="5286" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1839  %m_operand2_load_289 = load i32* %m_operand2_addr_289, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_289"/></StgValue>
</operation>

<operation id="5287" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2872" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1841  %m_operand1_load_290 = load i32* %m_operand1_addr_290, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_290"/></StgValue>
</operation>

<operation id="5288" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1842  %tmp_5_289 = add i17 %j_cast1, -44072           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_289"/></StgValue>
</operation>

<operation id="5289" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2874" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1843  %tmp_5_289_cast = zext i17 %tmp_5_289 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_289_cast"/></StgValue>
</operation>

<operation id="5290" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2875" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1844  %m_operand2_addr_290 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_289_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_290"/></StgValue>
</operation>

<operation id="5291" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2876" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1845  %m_operand2_load_290 = load i32* %m_operand2_addr_290, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_290"/></StgValue>
</operation>

<operation id="5292" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1847  %m_operand1_load_291 = load i32* %m_operand1_addr_291, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_291"/></StgValue>
</operation>

<operation id="5293" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2879" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1848  %tmp_5_290 = add i17 %j_cast1, -43772           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_290"/></StgValue>
</operation>

<operation id="5294" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2880" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1849  %tmp_5_290_cast = zext i17 %tmp_5_290 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_290_cast"/></StgValue>
</operation>

<operation id="5295" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2881" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1850  %m_operand2_addr_291 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_290_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_291"/></StgValue>
</operation>

<operation id="5296" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2882" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1851  %m_operand2_load_291 = load i32* %m_operand2_addr_291, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_291"/></StgValue>
</operation>

<operation id="5297" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2169  %tmp273 = add i32 %tmp_6_273, %tmp_6_274        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="5298" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2170  %tmp274 = add i32 %tmp273, %tmp_6_272           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="5299" st_id="160" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1774  %tmp_6_277 = mul i32 %m_operand2_load_278, %m_operand1_load_278 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_277"/></StgValue>
</operation>

<operation id="5300" st_id="160" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1780  %tmp_6_278 = mul i32 %m_operand2_load_279, %m_operand1_load_279 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_278"/></StgValue>
</operation>

<operation id="5301" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5302" st_id="160" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5303" st_id="160" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5304" st_id="160" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5305" st_id="160" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5306" st_id="160" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5307" st_id="160" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5308" st_id="160" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5309" st_id="160" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5310" st_id="160" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5311" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2872" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1841  %m_operand1_load_290 = load i32* %m_operand1_addr_290, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_290"/></StgValue>
</operation>

<operation id="5312" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2876" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1845  %m_operand2_load_290 = load i32* %m_operand2_addr_290, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_290"/></StgValue>
</operation>

<operation id="5313" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1847  %m_operand1_load_291 = load i32* %m_operand1_addr_291, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_291"/></StgValue>
</operation>

<operation id="5314" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2882" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1851  %m_operand2_load_291 = load i32* %m_operand2_addr_291, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_291"/></StgValue>
</operation>

<operation id="5315" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2884" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1853  %m_operand1_load_292 = load i32* %m_operand1_addr_292, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_292"/></StgValue>
</operation>

<operation id="5316" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2885" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1854  %tmp_5_291 = add i17 %j_cast1, -43472           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_291"/></StgValue>
</operation>

<operation id="5317" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2886" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1855  %tmp_5_291_cast = zext i17 %tmp_5_291 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_291_cast"/></StgValue>
</operation>

<operation id="5318" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2887" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1856  %m_operand2_addr_292 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_291_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_292"/></StgValue>
</operation>

<operation id="5319" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2888" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1857  %m_operand2_load_292 = load i32* %m_operand2_addr_292, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_292"/></StgValue>
</operation>

<operation id="5320" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2890" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1859  %m_operand1_load_293 = load i32* %m_operand1_addr_293, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_293"/></StgValue>
</operation>

<operation id="5321" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2891" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1860  %tmp_5_292 = add i17 %j_cast1, -43172           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_292"/></StgValue>
</operation>

<operation id="5322" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2892" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1861  %tmp_5_292_cast = zext i17 %tmp_5_292 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_292_cast"/></StgValue>
</operation>

<operation id="5323" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2893" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1862  %m_operand2_addr_293 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_292_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_293"/></StgValue>
</operation>

<operation id="5324" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2894" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1863  %m_operand2_load_293 = load i32* %m_operand2_addr_293, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_293"/></StgValue>
</operation>

<operation id="5325" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2171  %tmp275 = add i32 %tmp274, %tmp272              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="5326" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2172  %tmp276 = add i32 %tmp_6_275, %tmp_6_276        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="5327" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1786  %tmp_6_279 = mul i32 %m_operand2_load_280, %m_operand1_load_280 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_279"/></StgValue>
</operation>

<operation id="5328" st_id="161" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1792  %tmp_6_280 = mul i32 %m_operand2_load_281, %m_operand1_load_281 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_280"/></StgValue>
</operation>

<operation id="5329" st_id="161" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5330" st_id="161" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5331" st_id="161" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5332" st_id="161" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5333" st_id="161" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5334" st_id="161" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5335" st_id="161" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5336" st_id="161" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5337" st_id="161" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5338" st_id="161" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5339" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2884" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1853  %m_operand1_load_292 = load i32* %m_operand1_addr_292, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_292"/></StgValue>
</operation>

<operation id="5340" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2888" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1857  %m_operand2_load_292 = load i32* %m_operand2_addr_292, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_292"/></StgValue>
</operation>

<operation id="5341" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2890" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1859  %m_operand1_load_293 = load i32* %m_operand1_addr_293, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_293"/></StgValue>
</operation>

<operation id="5342" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2894" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1863  %m_operand2_load_293 = load i32* %m_operand2_addr_293, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_293"/></StgValue>
</operation>

<operation id="5343" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1865  %m_operand1_load_294 = load i32* %m_operand1_addr_294, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_294"/></StgValue>
</operation>

<operation id="5344" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2897" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1866  %tmp_5_293 = add i17 %j_cast1, -42872           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_293"/></StgValue>
</operation>

<operation id="5345" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2898" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1867  %tmp_5_293_cast = zext i17 %tmp_5_293 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_293_cast"/></StgValue>
</operation>

<operation id="5346" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2899" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1868  %m_operand2_addr_294 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_293_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_294"/></StgValue>
</operation>

<operation id="5347" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2900" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1869  %m_operand2_load_294 = load i32* %m_operand2_addr_294, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_294"/></StgValue>
</operation>

<operation id="5348" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2902" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1871  %m_operand1_load_295 = load i32* %m_operand1_addr_295, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_295"/></StgValue>
</operation>

<operation id="5349" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2903" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1872  %tmp_5_294 = add i17 %j_cast1, -42572           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_294"/></StgValue>
</operation>

<operation id="5350" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2904" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1873  %tmp_5_294_cast = zext i17 %tmp_5_294 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_294_cast"/></StgValue>
</operation>

<operation id="5351" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2905" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1874  %m_operand2_addr_295 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_294_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_295"/></StgValue>
</operation>

<operation id="5352" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2906" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1875  %m_operand2_load_295 = load i32* %m_operand2_addr_295, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_295"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="5353" st_id="162" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1798  %tmp_6_281 = mul i32 %m_operand2_load_282, %m_operand1_load_282 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_281"/></StgValue>
</operation>

<operation id="5354" st_id="162" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1804  %tmp_6_282 = mul i32 %m_operand2_load_283, %m_operand1_load_283 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_282"/></StgValue>
</operation>

<operation id="5355" st_id="162" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5356" st_id="162" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5357" st_id="162" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5358" st_id="162" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5359" st_id="162" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5360" st_id="162" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5361" st_id="162" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5362" st_id="162" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5363" st_id="162" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5364" st_id="162" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5365" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1865  %m_operand1_load_294 = load i32* %m_operand1_addr_294, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_294"/></StgValue>
</operation>

<operation id="5366" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2900" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1869  %m_operand2_load_294 = load i32* %m_operand2_addr_294, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_294"/></StgValue>
</operation>

<operation id="5367" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2902" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1871  %m_operand1_load_295 = load i32* %m_operand1_addr_295, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_295"/></StgValue>
</operation>

<operation id="5368" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2906" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1875  %m_operand2_load_295 = load i32* %m_operand2_addr_295, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_295"/></StgValue>
</operation>

<operation id="5369" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2908" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1877  %m_operand1_load_296 = load i32* %m_operand1_addr_296, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_296"/></StgValue>
</operation>

<operation id="5370" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2909" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1878  %tmp_5_295 = add i17 %j_cast1, -42272           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_295"/></StgValue>
</operation>

<operation id="5371" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2910" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1879  %tmp_5_295_cast = zext i17 %tmp_5_295 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_295_cast"/></StgValue>
</operation>

<operation id="5372" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2911" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1880  %m_operand2_addr_296 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_295_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_296"/></StgValue>
</operation>

<operation id="5373" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2912" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1881  %m_operand2_load_296 = load i32* %m_operand2_addr_296, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_296"/></StgValue>
</operation>

<operation id="5374" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2914" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1883  %m_operand1_load_297 = load i32* %m_operand1_addr_297, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_297"/></StgValue>
</operation>

<operation id="5375" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2915" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1884  %tmp_5_296 = add i17 %j_cast1, -41972           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_296"/></StgValue>
</operation>

<operation id="5376" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2916" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1885  %tmp_5_296_cast = zext i17 %tmp_5_296 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_296_cast"/></StgValue>
</operation>

<operation id="5377" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2917" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1886  %m_operand2_addr_297 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_296_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_297"/></StgValue>
</operation>

<operation id="5378" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2918" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1887  %m_operand2_load_297 = load i32* %m_operand2_addr_297, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_297"/></StgValue>
</operation>

<operation id="5379" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2173  %tmp277 = add i32 %tmp_6_278, %tmp_6_279        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="5380" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2174  %tmp278 = add i32 %tmp277, %tmp_6_277           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="5381" st_id="163" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1810  %tmp_6_283 = mul i32 %m_operand2_load_284, %m_operand1_load_284 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_283"/></StgValue>
</operation>

<operation id="5382" st_id="163" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1816  %tmp_6_284 = mul i32 %m_operand2_load_285, %m_operand1_load_285 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_284"/></StgValue>
</operation>

<operation id="5383" st_id="163" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5384" st_id="163" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5385" st_id="163" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5386" st_id="163" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5387" st_id="163" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5388" st_id="163" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5389" st_id="163" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5390" st_id="163" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5391" st_id="163" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5392" st_id="163" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5393" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2908" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1877  %m_operand1_load_296 = load i32* %m_operand1_addr_296, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_296"/></StgValue>
</operation>

<operation id="5394" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2912" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1881  %m_operand2_load_296 = load i32* %m_operand2_addr_296, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_296"/></StgValue>
</operation>

<operation id="5395" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2914" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1883  %m_operand1_load_297 = load i32* %m_operand1_addr_297, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_297"/></StgValue>
</operation>

<operation id="5396" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2918" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1887  %m_operand2_load_297 = load i32* %m_operand2_addr_297, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_297"/></StgValue>
</operation>

<operation id="5397" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2920" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1889  %m_operand1_load_298 = load i32* %m_operand1_addr_298, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_298"/></StgValue>
</operation>

<operation id="5398" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2921" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1890  %tmp_5_297 = add i17 %j_cast1, -41672           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_297"/></StgValue>
</operation>

<operation id="5399" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2922" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1891  %tmp_5_297_cast = zext i17 %tmp_5_297 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_297_cast"/></StgValue>
</operation>

<operation id="5400" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2923" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1892  %m_operand2_addr_298 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_297_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_298"/></StgValue>
</operation>

<operation id="5401" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2924" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1893  %m_operand2_load_298 = load i32* %m_operand2_addr_298, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_298"/></StgValue>
</operation>

<operation id="5402" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2926" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1895  %m_operand1_load_299 = load i32* %m_operand1_addr_299, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_299"/></StgValue>
</operation>

<operation id="5403" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2927" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1.i:1896  %tmp_5_298 = add i17 %j_cast1, -41372           ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_298"/></StgValue>
</operation>

<operation id="5404" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2928" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1897  %tmp_5_298_cast = zext i17 %tmp_5_298 to i32    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_298_cast"/></StgValue>
</operation>

<operation id="5405" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2929" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:1898  %m_operand2_addr_299 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_298_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_addr_299"/></StgValue>
</operation>

<operation id="5406" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2930" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1899  %m_operand2_load_299 = load i32* %m_operand2_addr_299, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_299"/></StgValue>
</operation>

<operation id="5407" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2175  %tmp279 = add i32 %tmp278, %tmp276              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="5408" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2176  %tmp280 = add i32 %tmp279, %tmp275              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="5409" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2178  %tmp281 = add i32 %tmp_6_280, %tmp_6_281        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="5410" st_id="164" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1822  %tmp_6_285 = mul i32 %m_operand2_load_286, %m_operand1_load_286 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_285"/></StgValue>
</operation>

<operation id="5411" st_id="164" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1828  %tmp_6_286 = mul i32 %m_operand2_load_287, %m_operand1_load_287 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_286"/></StgValue>
</operation>

<operation id="5412" st_id="164" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5413" st_id="164" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5414" st_id="164" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5415" st_id="164" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5416" st_id="164" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5417" st_id="164" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5418" st_id="164" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5419" st_id="164" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5420" st_id="164" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5421" st_id="164" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5422" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2920" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1889  %m_operand1_load_298 = load i32* %m_operand1_addr_298, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_298"/></StgValue>
</operation>

<operation id="5423" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2924" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1893  %m_operand2_load_298 = load i32* %m_operand2_addr_298, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_298"/></StgValue>
</operation>

<operation id="5424" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2926" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1895  %m_operand1_load_299 = load i32* %m_operand1_addr_299, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand1_load_299"/></StgValue>
</operation>

<operation id="5425" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2930" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:1899  %m_operand2_load_299 = load i32* %m_operand2_addr_299, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_operand2_load_299"/></StgValue>
</operation>

<operation id="5426" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2177  %tmp271 = add i32 %tmp280, %tmp269              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="5427" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2179  %tmp282 = add i32 %tmp_6_282, %tmp_6_283        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="5428" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2180  %tmp283 = add i32 %tmp282, %tmp281              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="5429" st_id="165" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1834  %tmp_6_287 = mul i32 %m_operand2_load_288, %m_operand1_load_288 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_287"/></StgValue>
</operation>

<operation id="5430" st_id="165" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2871" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1840  %tmp_6_288 = mul i32 %m_operand2_load_289, %m_operand1_load_289 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_288"/></StgValue>
</operation>

<operation id="5431" st_id="165" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5432" st_id="165" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5433" st_id="165" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5434" st_id="165" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5435" st_id="165" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5436" st_id="165" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5437" st_id="165" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5438" st_id="165" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5439" st_id="165" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5440" st_id="165" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>

<operation id="5441" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2181  %tmp284 = add i32 %tmp_6_284, %tmp_6_285        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="5442" st_id="166" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2877" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1846  %tmp_6_289 = mul i32 %m_operand2_load_290, %m_operand1_load_290 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_289"/></StgValue>
</operation>

<operation id="5443" st_id="166" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1852  %tmp_6_290 = mul i32 %m_operand2_load_291, %m_operand1_load_291 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_290"/></StgValue>
</operation>

<operation id="5444" st_id="166" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5445" st_id="166" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5446" st_id="166" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5447" st_id="166" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5448" st_id="166" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5449" st_id="166" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5450" st_id="166" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5451" st_id="166" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>

<operation id="5452" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2182  %tmp285 = add i32 %tmp_6_287, %tmp_6_288        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="5453" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2183  %tmp286 = add i32 %tmp285, %tmp_6_286           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="5454" st_id="167" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1858  %tmp_6_291 = mul i32 %m_operand2_load_292, %m_operand1_load_292 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_291"/></StgValue>
</operation>

<operation id="5455" st_id="167" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1864  %tmp_6_292 = mul i32 %m_operand2_load_293, %m_operand1_load_293 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_292"/></StgValue>
</operation>

<operation id="5456" st_id="167" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5457" st_id="167" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5458" st_id="167" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5459" st_id="167" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5460" st_id="167" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5461" st_id="167" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>

<operation id="5462" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2184  %tmp287 = add i32 %tmp286, %tmp284              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="5463" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2185  %tmp288 = add i32 %tmp287, %tmp283              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="5464" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2186  %tmp290 = add i32 %tmp_6_289, %tmp_6_290        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="5465" st_id="168" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1870  %tmp_6_293 = mul i32 %m_operand2_load_294, %m_operand1_load_294 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_293"/></StgValue>
</operation>

<operation id="5466" st_id="168" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1876  %tmp_6_294 = mul i32 %m_operand2_load_295, %m_operand1_load_295 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_294"/></StgValue>
</operation>

<operation id="5467" st_id="168" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5468" st_id="168" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5469" st_id="168" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5470" st_id="168" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="5471" st_id="169" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1882  %tmp_6_295 = mul i32 %m_operand2_load_296, %m_operand1_load_296 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_295"/></StgValue>
</operation>

<operation id="5472" st_id="169" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1888  %tmp_6_296 = mul i32 %m_operand2_load_297, %m_operand1_load_297 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_296"/></StgValue>
</operation>

<operation id="5473" st_id="169" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5474" st_id="169" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>

<operation id="5475" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2187  %tmp291 = add i32 %tmp_6_292, %tmp_6_293        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="5476" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2188  %tmp292 = add i32 %tmp291, %tmp_6_291           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="5477" st_id="170" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1894  %tmp_6_297 = mul i32 %m_operand2_load_298, %m_operand1_load_298 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_297"/></StgValue>
</operation>

<operation id="5478" st_id="170" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:1900  %tmp_6_298 = mul i32 %m_operand2_load_299, %m_operand1_load_299 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_298"/></StgValue>
</operation>

<operation id="5479" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2189  %tmp293 = add i32 %tmp292, %tmp290              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="5480" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2190  %tmp294 = add i32 %tmp_6_294, %tmp_6_295        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="5481" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2191  %tmp295 = add i32 %tmp_6_297, %tmp_6_298        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="5482" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2192  %tmp296 = add i32 %tmp295, %tmp_6_296           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="5483" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2193  %tmp297 = add i32 %tmp296, %tmp294              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="5484" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2194  %tmp298 = add i32 %tmp297, %tmp293              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="5485" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2195  %tmp289 = add i32 %tmp298, %tmp288              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="5486" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2196  %tmp270 = add i32 %tmp289, %tmp271              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="5487" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2197  %tmp233 = add i32 %tmp270, %tmp234              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="5488" st_id="174" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2198  %tmp158 = add i32 %tmp233, %tmp159              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="5489" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
bb1.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5490" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:2199  %sum_1 = add i32 %tmp158, %tmp9                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="5491" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3232" bw="32" op_0_bw="17">
<![CDATA[
bb1.i:2201  %tmp_1_cast = zext i17 %tmp_1 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="5492" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3233" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb1.i:2202  %m_result_addr = getelementptr [90000 x i32]* %m_result, i32 0, i32 %tmp_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_result_addr"/></StgValue>
</operation>

<operation id="5493" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3234" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
bb1.i:2203  store i32 %sum_1, i32* %m_result_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5494" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3235" bw="0" op_0_bw="0">
<![CDATA[
bb1.i:2204  br label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="5495" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3243" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb10.i53:0  %ptData32_assign_6_rec = phi i17 [ 0, %multiplyMat.exit ], [ %ptData32_assign_8_rec, %bb7.i48 ] ; <i17> [#uses=2]

]]></node>
<StgValue><ssdm name="ptData32_assign_6_rec"/></StgValue>
</operation>

<operation id="5496" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3244" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
bb10.i53:1  %i_4 = phi i17 [ 0, %multiplyMat.exit ], [ %i_7, %bb7.i48 ] ; <i17> [#uses=3]

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="5497" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3245" bw="32" op_0_bw="17">
<![CDATA[
bb10.i53:2  %ptData32_assign_6_rec_cast = zext i17 %ptData32_assign_6_rec to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_6_rec_cast"/></StgValue>
</operation>

<operation id="5498" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3246" bw="17" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb10.i53:3  %m_result_addr_1 = getelementptr [90000 x i32]* %m_result, i32 0, i32 %ptData32_assign_6_rec_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="m_result_addr_1"/></StgValue>
</operation>

<operation id="5499" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb10.i53:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="5500" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3248" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb10.i53:5  %exitcond5 = icmp eq i17 %i_4, -41072           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="5501" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3249" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb10.i53:6  %i_7 = add i17 %i_4, 1                          ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="5502" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb10.i53:7  br i1 %exitcond5, label %bb, label %bb5.i47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="5503" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i47:0  %tmp_V_4 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="5504" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i47:1  br i1 %tmp_V_4, label %bb.i83.i, label %bb7.i48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5505" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3255" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i83.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5506" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3256" bw="0" op_0_bw="0">
<![CDATA[
bb.i83.i:1  br label %bb5.i47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5507" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3258" bw="32" op_0_bw="17">
<![CDATA[
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="5508" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3259" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i48:1  %tmp_s = icmp ult i17 %i_4, -41073              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="5509" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3260" bw="17" op_0_bw="1">
<![CDATA[
bb7.i48:2  %ptData3_0_i2_cast = zext i1 %tmp_s to i17      ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_i2_cast"/></StgValue>
</operation>

<operation id="5510" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb7.i48:3  %ptData32_assign_8_rec = add i17 %ptData32_assign_6_rec, %ptData3_0_i2_cast ; <i17> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData32_assign_8_rec"/></StgValue>
</operation>

<operation id="5511" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3263" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i48:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="5512" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3258" bw="32" op_0_bw="17">
<![CDATA[
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="5513" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i48:4  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 %v_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="5514" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3264" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i48:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5515" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i48:7  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5516" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3266" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i48:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="5517" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3267" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i48:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5518" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3268" bw="0" op_0_bw="0">
<![CDATA[
bb7.i48:10  br label %bb10.i53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
