Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1ed930d4a1e0437485ba14aab90b11ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RET_DFF_sim_behav xil_defaultlib.RET_DFF_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.RET_DFF [ret_dff_default]
Compiling architecture behavioral of entity xil_defaultlib.ret_dff_sim
Built simulation snapshot RET_DFF_sim_behav
