EESchema-LIBRARY Version 2.3  Date: 01/03/2014 11:55:11
#encoding utf-8
#
# STM8L051F3P
#
DEF STM8L051F3P IC 0 40 Y Y 1 F N
F0 "IC" -950 750 40 H V C CNN
F1 "STM8L051F3P" 800 -700 40 H V C CNN
F2 "~" 0 -400 60 H V C CNN
F3 "~" 0 -400 60 H V C CNN
$FPLIST
 TSSOP*
$ENDFPLIST
DRAW
S -1000 700 1000 -650 0 1 10 f
X PC5/OSC32_IN/TIM2_CH1 1 -1150 300 150 R 40 40 1 1 B
X PC6/OSC32_OUT/TIM2_CH2 2 -1150 200 150 R 40 40 1 1 B
X SWIM/BEEP/IR_TIM/PA0 3 1150 600 150 L 40 40 1 1 W
X NRST/PA1 4 1150 500 150 L 40 40 1 1 B
X OSC_IN/PA2 5 1150 400 150 L 40 40 1 1 B
X OSC_OUT/PA3 6 1150 300 150 L 40 40 1 1 B
X VSS 7 0 -800 150 U 40 40 1 1 W
X VDD 8 0 850 150 D 40 40 1 1 W
X PD0/TIM3_CH2/ADC1_IN22 9 -1150 50 150 R 40 40 1 1 B
X ADC1_IN18/TIM2_CH1/PB0 10 1150 150 150 L 40 40 1 1 B
X PC4/I2C_SMB/CCO/ADC1_IN4 20 -1150 400 150 R 40 40 1 1 B
X ADC1_IN17/TIM3_CH1/PB1 11 1150 50 150 L 40 40 1 1 B
X ADC1_IN16/TIM2_CH2/PB2 12 1150 -50 150 L 40 40 1 1 B
X RTC_ALARM/ADC1_IN15/TIM2_ETR/PB3 13 1150 -150 150 L 40 40 1 1 B
X ADC1_IN14/SPI1_NSS/PB4 14 1150 -250 150 L 40 40 1 1 B
X ADC1_IN13/SPI_SCK/PB5 15 1150 -350 150 L 40 40 1 1 B
X ADC1_IN12/SPI1_MOSI/PB6 16 1150 -450 150 L 40 40 1 1 B
X ADC1_IN11/SPI1_MISO/PB7 17 1150 -550 150 L 40 40 1 1 B
X PC0/I2C_SDA 18 -1150 600 150 R 40 40 1 1 B
X PC1/I2C_SCL 19 -1150 500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM8L101F2P
#
DEF STM8L101F2P IC 0 40 Y Y 1 F N
F0 "IC" -950 750 40 H V C CNN
F1 "STM8L101F2P" 800 -700 40 H V C CNN
F2 "TSSOP20" 0 -350 35 H V C CIN
F3 "~" 0 -400 60 H V C CNN
ALIAS STM8L101F3P
$FPLIST
 TSSOP*
$ENDFPLIST
DRAW
S -1000 700 1000 -650 0 1 10 f
X PC3/USART_TX 1 -1150 300 150 R 40 40 1 1 B
X PC4/USART_CK/CCO 2 -1150 200 150 R 40 40 1 1 B
X SWIM/BEEP/IR_TIM/PA0 3 1150 600 150 L 40 40 1 1 W
X NRST/PA1 4 1150 500 150 L 40 40 1 1 B
X PA2 5 1150 400 150 L 40 40 1 1 B
X PA3 6 1150 300 150 L 40 40 1 1 B
X VSS 7 0 -800 150 U 40 40 1 1 W
X VDD 8 0 850 150 D 40 40 1 1 W
X PD0/TIM3_CH2/COMP1_CH3 9 -1150 50 150 R 40 40 1 1 B
X COMP1_CH1/TIM2_CH1/PB0 10 1150 150 150 L 40 40 1 1 B
X PC2/USART_RX 20 -1150 400 150 R 40 40 1 1 B
X COMP1_CH2/TIM3_CH1/PB1 11 1150 50 150 L 40 40 1 1 B
X COMP2_CH1/TIM2_CH2/PB2 12 1150 -50 150 L 40 40 1 1 B
X COMP2_CH2/TIM2_TRIG/PB3 13 1150 -150 150 L 40 40 1 1 B
X SPI1_NSS/PB4 14 1150 -250 150 L 40 40 1 1 B
X SPI_SCK/PB5 15 1150 -350 150 L 40 40 1 1 B
X SPI1_MOSI/PB6 16 1150 -450 150 L 40 40 1 1 B
X SPI1_MISO/PB7 17 1150 -550 150 L 40 40 1 1 B
X PC0/I2C_SDA 18 -1150 600 150 R 40 40 1 1 B
X PC1/I2C_SCL 19 -1150 500 150 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM8S003F3P
#
DEF STM8S003F3P IC 0 40 Y Y 1 F N
F0 "IC" -1000 750 40 H V C CNN
F1 "STM8S003F3P" 900 -700 40 H V C CNN
F2 "TSSOP20" 0 0 35 H V C CIN
F3 "~" -50 -400 60 H V C CNN
$FPLIST
 TSSOP*
$ENDFPLIST
DRAW
S -1050 700 1100 -650 0 1 10 f
X UART1_CK/BEEP/TIM2_CH1/PD4 1 1250 300 150 L 40 40 1 1 B
X UART1_TX/AIN5/PD5 2 1250 200 150 L 40 40 1 1 B
X UART1_RX/AIN6/PD6 3 1250 100 150 L 40 40 1 1 B
X NRST 4 -1200 -450 150 R 40 40 1 1 I
X PA1/OSCIN 5 -1200 300 150 R 40 40 1 1 B
X PA2/OSCOUT 6 -1200 200 150 R 40 40 1 1 B
X VSS 7 -50 -800 150 U 40 40 1 1 w
X VCAP 8 -250 -800 150 U 40 40 1 1 P
X VDD 9 -50 850 150 D 40 40 1 1 W
X PA3/TIM2_CH3_[SPI_NSS] 10 -1200 100 150 R 40 40 1 1 B
X AIN4/TIM2_CH2/PD3 20 1250 400 150 L 40 40 1 1 B
X PB5_(T)/I2C_SDA_[TIM1_BKIN] 11 -1200 -200 150 R 40 40 1 1 B
X PB4_(T)/I2C_SCL_[ADC_ETR] 12 -1200 -100 150 R 40 40 1 1 B
X [TIM1_CH1N]_TIM1_CH3/PC3 13 1250 -150 150 L 40 40 1 1 B
X [TIM1_CH2N]_AIN2/TIM1_CH4/PC4 14 1250 -250 150 L 40 40 1 1 B
X [TIM2_CH1]_SPI_SCK/PC5 15 1250 -350 150 L 40 40 1 1 B
X [TIM1_CH1]_SPI_MOSI/PC6 16 1250 -450 150 L 40 40 1 1 B
X [TIM1_CH2]_SPI_MISO/PC7 17 1250 -550 150 L 40 40 1 1 B
X SWIM/PD1 18 1250 600 150 L 40 40 1 1 B
X [TIM2_CH3]_AIN3/PD2 19 1250 500 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM8S003K3T
#
DEF STM8S003K3T IC 0 40 Y Y 1 F N
F0 "IC" -800 1150 40 H V C CNN
F1 "STM8S003K3T" 650 -1100 40 H V C CNN
F2 "LQFP32" 0 0 35 H V C CIN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 LQFP32*
$ENDFPLIST
DRAW
S -850 1100 850 -1050 0 1 10 f
X NRST 1 -1000 1000 149 R 40 40 1 1 I
X OSCI/PA1 2 1000 1000 149 L 40 40 1 1 B
X OSCOUT/PA2 3 1000 900 149 L 40 40 1 1 B
X VSS 4 0 -1200 149 U 40 40 1 1 W
X Vcap 5 -1000 -950 149 R 40 40 1 1 I
X VDD 6 0 1250 149 D 40 40 1 1 W
X [SPI_NSS]TIM2_CH3/PA3 7 1000 800 149 L 40 40 1 1 B
X PF4 8 -1000 -350 149 R 40 40 1 1 B
X PB7 9 1000 -50 149 L 40 40 1 1 B
X PB6 10 1000 50 149 L 40 40 1 1 B
X TIM1_CH3/PC3 20 1000 -400 149 L 40 40 1 1 B
X PD5/UART1_TX 30 -1000 150 149 R 40 40 1 1 B
X I2C_SDA/PB5 11 1000 150 149 L 40 40 1 1 B
X CLK_CCO/TIM1_CH4/PC4 21 1000 -500 149 L 40 40 1 1 B
X PD6/UART1_RX 31 -1000 50 149 R 40 40 1 1 B
X I2C_SCL/PB4 12 1000 250 149 L 40 40 1 1 B
X SPI_SCK/PC5 22 1000 -600 149 L 40 40 1 1 B
X PD7/TLI[TIM1_CH4] 32 -1000 -50 148 R 40 40 1 1 B
X TIM1_ETR/AIN3/PB3 13 1000 350 149 L 40 40 1 1 B
X PI_MOSI/PC6 23 1000 -700 149 L 40 40 1 1 B
X TIM1_CH3N/AIN2/PB2 14 1000 450 149 L 40 40 1 1 B
X PI_MISO/PC7 24 1000 -800 149 L 40 40 1 1 B
X TIM1_CH2N/AIN1/PB1 15 1000 550 149 L 40 40 1 1 B
X PD0/TIM1_BKIN[CLK_CCO] 25 -1000 650 148 R 40 40 1 1 B
X TIM1_CH1N/AIN0/PB0 16 1000 650 149 L 40 40 1 1 B
X PD1/SWIM 26 -1000 550 149 R 40 40 1 1 B
X PE5/SPI_NSS 17 -1000 -200 148 R 40 40 1 1 B
X PD2[TIM2_CH3] 27 -1000 450 149 R 40 40 1 1 B
X UART1_CK/TIM1_CH1/PC1 18 1000 -200 149 L 40 40 1 1 B
X PD3/ADC_ETR/TIM2_CH2 28 -1000 350 149 R 40 40 1 1 B
X TIM1_CH2/PC2 19 1000 -300 149 L 40 40 1 1 B
X PD4/BEEP/TIM2_CH1 29 -1000 250 149 R 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
