{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [512, 256, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [512, 256, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {"i": 166, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 256]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001528729742002064], 0, 3.8215503692626953, 1578283805.9930062], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [128, 64, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [128, 64, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {"i": 271, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0013401781236462094], 0, 3.7177648544311523, 1578284231.204516], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 3, 224, 224], "float32"], ["TENSOR", [64, 3, 7, 7], "float32"], [2, 2], [3, 3], [1, 1], "NCHW", "float32"], {}, ["conv2d", [1, 3, 224, 224, "float32"], [64, 3, 7, 7, "float32"], [2, 2], [3, 3], [1, 1], "NCHW", "float32"], {"i": 49, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 3]], ["tile_oc", "sp", [-1, 8]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0028788974267631106], 0, 3.3442370891571045, 1578284537.7896976], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [128, 128, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {"i": 240, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.00267467728975265], 0, 3.272547721862793, 1578285125.4958138], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [256, 256, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {"i": 216, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 1]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0026679166534391533], 0, 1.8344554901123047, 1578285539.0860062], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 316, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[0.00015324487689614936], 0, 1.5733211040496826, 1578285854.582191], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 512, 7, 7, "int8"], [512, 512, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {"i": 369, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 512]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0028710227558770346], 0, 3.6573920249938965, 1578286153.3767252], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [256, 128, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [256, 128, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int8"], {"i": 125, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.0008726342835387963], 0, 1.757678508758545, 1578279426.2434514], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [64, 64, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int8"], {"i": 282, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 4]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0017760077557077624], 0, 3.332686424255371, 1578279491.5590277], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [128, 64, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [128, 64, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 540, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 2]]}], "r": [[9.137387692045066e-05], 0, 1.9650745391845703, 1578279501.9357502], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [256, 128, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [256, 128, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int8"], {"i": 193, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[9.135500107166779e-05], 0, 2.920379400253296, 1578279550.5519454], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [128, 128, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [128, 128, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {"i": 297, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.003292713274271845], 0, 3.1334874629974365, 1578279261.6210353], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [512, 256, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [512, 256, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {"i": 276, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", false]]}], "r": [[0.0017881609906347554], 0, 2.940160036087036, 1578057974.7124276], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [256, 128, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [256, 128, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {"i": 113, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 2]], ["unroll_kw", "ot", true]]}], "r": [[0.001477081945521699], 0, 2.8525116443634033, 1578057987.1764727], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [128, 64, 3, 3], "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [128, 64, 3, 3, "int8"], [2, 2], [1, 1], [1, 1], "NCHW", "int32"], {"i": 197, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 2]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.001462383191091954], 0, 2.593099355697632, 1578058033.7407153], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [64, 64, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [64, 64, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {"i": 251, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 1]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.002156075828877005], 0, 2.0758416652679443, 1578058083.1143425], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 64, 56, 56], "int8"], ["TENSOR", [128, 64, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 64, 56, 56, "int8"], [128, 64, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 377, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 32]], ["tile_ow", "sp", [-1, 1]], ["tile_oh", "ot", 2]]}], "r": [[0.0001970295699118229], 0, 3.490236759185791, 1578058096.8797426], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 128, 28, 28], "int8"], ["TENSOR", [256, 128, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 128, 28, 28, "int8"], [256, 128, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 132, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 2]], ["tile_oh", "ot", 1]]}], "r": [[0.00016838709192800946], 0, 2.261211633682251, 1578058171.294085], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [256, 256, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [256, 256, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {"i": 303, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 64]], ["tile_oc", "sp", [-1, 64]], ["tile_ow", "sp", [-1, 14]], ["unroll_kw", "ot", true]]}], "r": [[0.0025787485037406487], 0, 2.7157340049743652, 1578058184.2690408], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 256, 14, 14], "int8"], ["TENSOR", [512, 256, 1, 1], "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 256, 14, 14, "int8"], [512, 256, 1, 1, "int8"], [2, 2], [0, 0], [1, 1], "NCHW", "int32"], {"i": 130, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 16]], ["tile_oc", "sp", [-1, 16]], ["tile_ow", "sp", [-1, 7]], ["tile_oh", "ot", 1]]}], "r": [[0.00016914068082160167], 0, 2.691481351852417, 1578058229.8446503], "v": 0.1}
{"i": ["llvm -mcpu=core-avx2", "topi_x86_conv2d_NCHWc", [["TENSOR", [1, 512, 7, 7], "int8"], ["TENSOR", [512, 512, 3, 3], "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {}, ["conv2d", [1, 512, 7, 7, "int8"], [512, 512, 3, 3, "int8"], [1, 1], [1, 1], [1, 1], "NCHW", "int32"], {"i": 175, "t": "direct", "c": null, "e": [["tile_ic", "sp", [-1, 32]], ["tile_oc", "sp", [-1, 128]], ["tile_ow", "sp", [-1, 7]], ["unroll_kw", "ot", true]]}], "r": [[0.0025671613836930457], 0, 2.5465433597564697, 1578058239.4437742], "v": 0.1}
