INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/EDA/Xilinx/v2016_2/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library work
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/selectio_wiz_1/selectio_wiz_1_selectio_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module selectio_wiz_1_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/selectio_wiz_1/selectio_wiz_1.v" into library work
INFO: [VRFC 10-311] analyzing module selectio_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library work
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/ser_8/ser_8_selectio_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module ser_8_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/ser_8/ser_8.v" into library work
INFO: [VRFC 10-311] analyzing module ser_8
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_md_v1/sim/fifo_md_v1.v" into library work
INFO: [VRFC 10-311] analyzing module fifo_md_v1
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_md_v2/sim/fifo_md_v2.v" into library work
INFO: [VRFC 10-311] analyzing module fifo_md_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/fifo_tx.v" into library work
INFO: [VRFC 10-311] analyzing module fifo_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/imports/Desktop/fifo_tx_v2.v" into library work
INFO: [VRFC 10-311] analyzing module fifo_tx_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/new/slave_vfat3_md.v" into library work
INFO: [VRFC 10-311] analyzing module slave_vfat3_md
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/Xilinx Projects/JRFirmware/firmware_v2016.2/firmware_v2016.2.sim/sim_1/behav/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
