// Seed: 4146925710
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    output tri id_3,
    input tri0 id_4
    , id_12,
    output wor id_5,
    input tri id_6,
    input tri id_7,
    input wor id_8,
    output wor id_9,
    input supply0 id_10
);
  wire id_13;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6
    , id_9,
    output wire id_7
);
  assign id_0 = id_6;
  module_0(
      id_3, id_1, id_4, id_0, id_5, id_3, id_6, id_1, id_6, id_2, id_1
  );
  int id_10;
endmodule
