INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Virupakshayya/Desktop/45-Days-RTL-Coding-Challenge/rtl/day1/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Virupakshayya/Desktop/45-Days-RTL-Coding-Challenge/tb/day1/not_gate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate_tb
