

================================================================
== Vitis HLS Report for 'histogram_map_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Thu Jun  9 19:58:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.024 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      546|      546|  5.460 us|  5.460 us|  546|  546|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |      544|      544|         1|          1|          1|   544|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.02>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [histogram_parallel.cpp:4]   --->   Operation 7 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.77ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_2, i10 544" [histogram_parallel.cpp:4]   --->   Operation 8 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 544, i64 544, i64 544"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln4 = add i10 %i_2, i10 1" [histogram_parallel.cpp:4]   --->   Operation 10 'add' 'add_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.split2, void %.exitStub" [histogram_parallel.cpp:4]   --->   Operation 11 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_2" [histogram_parallel.cpp:4]   --->   Operation 12 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [histogram_parallel.cpp:4]   --->   Operation 13 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [histogram_parallel.cpp:4]   --->   Operation 14 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln4" [histogram_parallel.cpp:6]   --->   Operation 15 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln6 = store i32 0, i10 %hist_addr" [histogram_parallel.cpp:6]   --->   Operation 16 'store' 'store_ln6' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [histogram_parallel.cpp:4]   --->   Operation 17 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.02ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', histogram_parallel.cpp:4) on local variable 'i' [6]  (0 ns)
	'add' operation ('add_ln4', histogram_parallel.cpp:4) [9]  (1.73 ns)
	'store' operation ('store_ln4', histogram_parallel.cpp:4) of variable 'add_ln4', histogram_parallel.cpp:4 on local variable 'i' [17]  (1.59 ns)
	blocking operation 1.71 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
