{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518679463986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518679463986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:24:23 2018 " "Processing started: Wed Feb 14 23:24:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518679463986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679463986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679463986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518679464439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518679464439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/tb_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679477685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679477685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.sv(81) " "Verilog HDL information at sha256.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1518679477685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518679477685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679477685 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256 " "Elaborating entity \"sha256\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518679477716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_blocks sha256.sv(41) " "Verilog HDL or VHDL warning at sha256.sv(41): object \"total_blocks\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477716 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sha256.sv(69) " "Verilog HDL or VHDL warning at sha256.sv(69): object \"a\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b sha256.sv(70) " "Verilog HDL or VHDL warning at sha256.sv(70): object \"b\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c sha256.sv(71) " "Verilog HDL or VHDL warning at sha256.sv(71): object \"c\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d sha256.sv(72) " "Verilog HDL or VHDL warning at sha256.sv(72): object \"d\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e sha256.sv(73) " "Verilog HDL or VHDL warning at sha256.sv(73): object \"e\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f sha256.sv(74) " "Verilog HDL or VHDL warning at sha256.sv(74): object \"f\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g sha256.sv(75) " "Verilog HDL or VHDL warning at sha256.sv(75): object \"g\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h sha256.sv(76) " "Verilog HDL or VHDL warning at sha256.sv(76): object \"h\" assigned a value but never read" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(28) " "Verilog HDL assignment warning at sha256.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(30) " "Verilog HDL assignment warning at sha256.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(143) " "Verilog HDL assignment warning at sha256.sv(143): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(157) " "Verilog HDL assignment warning at sha256.sv(157): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sha256.sv(158) " "Verilog HDL assignment warning at sha256.sv(158): truncated value with size 32 to match size of target (16)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1518679477732 "|sha256"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done sha256.sv(81) " "Verilog HDL Always Construct warning at sha256.sv(81): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1518679477763 "|sha256"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_write_data sha256.sv(5) " "Output port \"mem_write_data\" at sha256.sv(5) has no driver" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1518679477779 "|sha256"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done sha256.sv(81) " "Inferred latch for \"done\" at sha256.sv(81)" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679477794 "|sha256"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_we GND " "Pin \"mem_we\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_we"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[0\] GND " "Pin \"mem_write_data\[0\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[1\] GND " "Pin \"mem_write_data\[1\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[2\] GND " "Pin \"mem_write_data\[2\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[3\] GND " "Pin \"mem_write_data\[3\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[4\] GND " "Pin \"mem_write_data\[4\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[5\] GND " "Pin \"mem_write_data\[5\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[6\] GND " "Pin \"mem_write_data\[6\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[7\] GND " "Pin \"mem_write_data\[7\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[8\] GND " "Pin \"mem_write_data\[8\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[9\] GND " "Pin \"mem_write_data\[9\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[10\] GND " "Pin \"mem_write_data\[10\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[11\] GND " "Pin \"mem_write_data\[11\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[12\] GND " "Pin \"mem_write_data\[12\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[13\] GND " "Pin \"mem_write_data\[13\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[14\] GND " "Pin \"mem_write_data\[14\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[15\] GND " "Pin \"mem_write_data\[15\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[16\] GND " "Pin \"mem_write_data\[16\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[17\] GND " "Pin \"mem_write_data\[17\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[18\] GND " "Pin \"mem_write_data\[18\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[19\] GND " "Pin \"mem_write_data\[19\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[20\] GND " "Pin \"mem_write_data\[20\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[21\] GND " "Pin \"mem_write_data\[21\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[22\] GND " "Pin \"mem_write_data\[22\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[23\] GND " "Pin \"mem_write_data\[23\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[24\] GND " "Pin \"mem_write_data\[24\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[25\] GND " "Pin \"mem_write_data\[25\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[26\] GND " "Pin \"mem_write_data\[26\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[27\] GND " "Pin \"mem_write_data\[27\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[28\] GND " "Pin \"mem_write_data\[28\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[29\] GND " "Pin \"mem_write_data\[29\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[30\] GND " "Pin \"mem_write_data\[30\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_write_data\[31\] GND " "Pin \"mem_write_data\[31\]\" is stuck at GND" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518679478357 "|sha256|mem_write_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518679478357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518679478497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518679478685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/project4/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679478732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518679479029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518679479029 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "112 " "Design contains 112 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[0\] " "No output dependent on input pin \"size\[0\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[1\] " "No output dependent on input pin \"size\[1\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[2\] " "No output dependent on input pin \"size\[2\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[3\] " "No output dependent on input pin \"size\[3\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[4\] " "No output dependent on input pin \"size\[4\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[5\] " "No output dependent on input pin \"size\[5\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[6\] " "No output dependent on input pin \"size\[6\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[7\] " "No output dependent on input pin \"size\[7\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[8\] " "No output dependent on input pin \"size\[8\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[9\] " "No output dependent on input pin \"size\[9\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[10\] " "No output dependent on input pin \"size\[10\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[11\] " "No output dependent on input pin \"size\[11\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[12\] " "No output dependent on input pin \"size\[12\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[13\] " "No output dependent on input pin \"size\[13\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[14\] " "No output dependent on input pin \"size\[14\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[15\] " "No output dependent on input pin \"size\[15\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[16\] " "No output dependent on input pin \"size\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[17\] " "No output dependent on input pin \"size\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[18\] " "No output dependent on input pin \"size\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[19\] " "No output dependent on input pin \"size\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[20\] " "No output dependent on input pin \"size\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[21\] " "No output dependent on input pin \"size\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[22\] " "No output dependent on input pin \"size\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[23\] " "No output dependent on input pin \"size\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[24\] " "No output dependent on input pin \"size\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[25\] " "No output dependent on input pin \"size\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[26\] " "No output dependent on input pin \"size\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[27\] " "No output dependent on input pin \"size\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[28\] " "No output dependent on input pin \"size\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[29\] " "No output dependent on input pin \"size\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[30\] " "No output dependent on input pin \"size\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "size\[31\] " "No output dependent on input pin \"size\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|size[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[0\] " "No output dependent on input pin \"output_addr\[0\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[1\] " "No output dependent on input pin \"output_addr\[1\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[2\] " "No output dependent on input pin \"output_addr\[2\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[3\] " "No output dependent on input pin \"output_addr\[3\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[4\] " "No output dependent on input pin \"output_addr\[4\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[5\] " "No output dependent on input pin \"output_addr\[5\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[6\] " "No output dependent on input pin \"output_addr\[6\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[7\] " "No output dependent on input pin \"output_addr\[7\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[8\] " "No output dependent on input pin \"output_addr\[8\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[9\] " "No output dependent on input pin \"output_addr\[9\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[10\] " "No output dependent on input pin \"output_addr\[10\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[11\] " "No output dependent on input pin \"output_addr\[11\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[12\] " "No output dependent on input pin \"output_addr\[12\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[13\] " "No output dependent on input pin \"output_addr\[13\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[14\] " "No output dependent on input pin \"output_addr\[14\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[15\] " "No output dependent on input pin \"output_addr\[15\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[16\] " "No output dependent on input pin \"output_addr\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[17\] " "No output dependent on input pin \"output_addr\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[18\] " "No output dependent on input pin \"output_addr\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[19\] " "No output dependent on input pin \"output_addr\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[20\] " "No output dependent on input pin \"output_addr\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[21\] " "No output dependent on input pin \"output_addr\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[22\] " "No output dependent on input pin \"output_addr\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[23\] " "No output dependent on input pin \"output_addr\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[24\] " "No output dependent on input pin \"output_addr\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[25\] " "No output dependent on input pin \"output_addr\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[26\] " "No output dependent on input pin \"output_addr\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[27\] " "No output dependent on input pin \"output_addr\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[28\] " "No output dependent on input pin \"output_addr\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[29\] " "No output dependent on input pin \"output_addr\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[30\] " "No output dependent on input pin \"output_addr\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "output_addr\[31\] " "No output dependent on input pin \"output_addr\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|output_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[0\] " "No output dependent on input pin \"mem_read_data\[0\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[1\] " "No output dependent on input pin \"mem_read_data\[1\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[2\] " "No output dependent on input pin \"mem_read_data\[2\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[3\] " "No output dependent on input pin \"mem_read_data\[3\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[4\] " "No output dependent on input pin \"mem_read_data\[4\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[5\] " "No output dependent on input pin \"mem_read_data\[5\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[6\] " "No output dependent on input pin \"mem_read_data\[6\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[7\] " "No output dependent on input pin \"mem_read_data\[7\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[8\] " "No output dependent on input pin \"mem_read_data\[8\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[9\] " "No output dependent on input pin \"mem_read_data\[9\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[10\] " "No output dependent on input pin \"mem_read_data\[10\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[11\] " "No output dependent on input pin \"mem_read_data\[11\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[12\] " "No output dependent on input pin \"mem_read_data\[12\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[13\] " "No output dependent on input pin \"mem_read_data\[13\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[14\] " "No output dependent on input pin \"mem_read_data\[14\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[15\] " "No output dependent on input pin \"mem_read_data\[15\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[16\] " "No output dependent on input pin \"mem_read_data\[16\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[17\] " "No output dependent on input pin \"mem_read_data\[17\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[18\] " "No output dependent on input pin \"mem_read_data\[18\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[19\] " "No output dependent on input pin \"mem_read_data\[19\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[20\] " "No output dependent on input pin \"mem_read_data\[20\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[21\] " "No output dependent on input pin \"mem_read_data\[21\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[22\] " "No output dependent on input pin \"mem_read_data\[22\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[23\] " "No output dependent on input pin \"mem_read_data\[23\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[24\] " "No output dependent on input pin \"mem_read_data\[24\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[25\] " "No output dependent on input pin \"mem_read_data\[25\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[26\] " "No output dependent on input pin \"mem_read_data\[26\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[27\] " "No output dependent on input pin \"mem_read_data\[27\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[28\] " "No output dependent on input pin \"mem_read_data\[28\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[29\] " "No output dependent on input pin \"mem_read_data\[29\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[30\] " "No output dependent on input pin \"mem_read_data\[30\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_read_data\[31\] " "No output dependent on input pin \"mem_read_data\[31\]\"" {  } { { "sha256.sv" "" { Text "C:/intelFPGA_lite/17.1/project4/sha256.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1518679479123 "|sha256|mem_read_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1518679479123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518679479138 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518679479138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518679479138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518679479138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 165 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518679479185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:24:39 2018 " "Processing ended: Wed Feb 14 23:24:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518679479185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518679479185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518679479185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518679479185 ""}
