TimeQuest Timing Analyzer report for sc_io_computer
Tue May 26 16:58:12 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'
 15. Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'
 30. Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; sc_io_computer                                     ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C8T144C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; clock_and_mem_clock:inst|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_and_mem_clock:inst|clock_out } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+-----------+-----------------+------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                         ; Note ;
+-----------+-----------------+------------------------------------+------+
; 25.6 MHz  ; 25.6 MHz        ; clock_and_mem_clock:inst|clock_out ;      ;
; 25.97 MHz ; 25.97 MHz       ; clk                                ;      ;
+-----------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -21.938 ; -22970.196    ;
; clk                                ; -18.755 ; -2389.994     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.681 ; -89.521       ;
; clock_and_mem_clock:inst|clock_out ; -1.349 ; -47.796       ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.035     ; 21.439     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.870 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 21.350     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.866 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.054     ; 21.348     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.791 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.301     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.787 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.306     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.786 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.017     ; 21.305     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.704 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.232     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.702 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.008     ; 21.230     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.682 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.213     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.681 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.005     ; 21.212     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.653 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.026     ; 21.163     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.643 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.133     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.641 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.046     ; 21.131     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.629 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[18][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.151     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.628 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[22][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.014     ; 21.150     ;
; -21.603 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.047     ; 21.092     ;
; -21.603 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[3][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.025     ; 21.114     ;
; -21.603 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.047     ; 21.092     ;
; -21.603 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.047     ; 21.092     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.755 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.073     ; 19.218     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.151     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.718 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.104     ; 19.150     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.552 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.121     ; 18.967     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.549 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.043     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.547 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.118     ; 18.965     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12] ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.544 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; -0.042     ; 19.038     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.538 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.091     ; 18.983     ;
; -18.534 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.040     ; 19.030     ;
; -18.534 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.040     ; 19.030     ;
; -18.534 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.040     ; 19.030     ;
; -18.534 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]  ; clk          ; clk         ; 0.500        ; -0.040     ; 19.030     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.681 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.822      ; 0.657      ;
; -2.181 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.822      ; 0.657      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.782 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.920      ; 2.654      ;
; -1.293 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.894      ; 3.117      ;
; -1.293 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.894      ; 3.117      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.282 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.920      ; 2.654      ;
; -1.276 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.891      ; 3.131      ;
; -1.276 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.891      ; 3.131      ;
; -1.141 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.971      ; 3.314      ;
; -1.141 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.971      ; 3.314      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.048 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.370      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.900      ; 3.370      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.046 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.045 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.902      ; 3.373      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.041 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.903      ; 3.378      ;
; -1.036 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.900      ; 3.380      ;
; -1.011 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.928      ; 3.433      ;
; -1.003 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.918      ; 3.431      ;
; -1.003 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.918      ; 3.431      ;
; -0.999 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.914      ; 3.431      ;
; -0.999 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.914      ; 3.431      ;
; -0.998 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.969      ; 3.487      ;
; -0.994 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.918      ; 3.440      ;
; -0.988 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.967      ; 3.495      ;
; -0.988 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.967      ; 3.495      ;
; -0.985 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.891      ; 3.422      ;
; -0.983 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.967      ; 3.500      ;
; -0.980 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.888      ; 3.424      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.814 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.607      ;
; -0.813 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.608      ;
; -0.813 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.608      ;
; -0.813 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.905      ; 3.608      ;
; -0.793 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.894      ; 3.117      ;
; -0.793 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.894      ; 3.117      ;
; -0.777 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.936      ; 3.675      ;
; -0.776 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.891      ; 3.131      ;
; -0.776 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.891      ; 3.131      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.723 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 3.964      ; 3.757      ;
; -0.641 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.971      ; 3.314      ;
; -0.641 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.971      ; 3.314      ;
; -0.548 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.902      ; 3.370      ;
; -0.548 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.902      ; 3.370      ;
; -0.548 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.902      ; 3.370      ;
; -0.548 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.902      ; 3.370      ;
; -0.548 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 3.902      ; 3.370      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.487      ; 2.654      ;
; -0.860 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.461      ; 3.117      ;
; -0.860 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.461      ; 3.117      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.849 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.487      ; 2.654      ;
; -0.843 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.458      ; 3.131      ;
; -0.843 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.458      ; 3.131      ;
; -0.708 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.538      ; 3.314      ;
; -0.708 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.538      ; 3.314      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.615 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.370      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.467      ; 3.370      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.613 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.612 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.469      ; 3.373      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.608 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.470      ; 3.378      ;
; -0.603 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.467      ; 3.380      ;
; -0.578 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.495      ; 3.433      ;
; -0.570 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.485      ; 3.431      ;
; -0.570 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.485      ; 3.431      ;
; -0.566 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.481      ; 3.431      ;
; -0.566 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.481      ; 3.431      ;
; -0.565 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.536      ; 3.487      ;
; -0.561 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.485      ; 3.440      ;
; -0.555 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.534      ; 3.495      ;
; -0.555 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.534      ; 3.495      ;
; -0.552 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.458      ; 3.422      ;
; -0.550 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.534      ; 3.500      ;
; -0.547 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.455      ; 3.424      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.381 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.607      ;
; -0.380 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.608      ;
; -0.380 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.608      ;
; -0.380 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.472      ; 3.608      ;
; -0.360 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.461      ; 3.117      ;
; -0.360 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.461      ; 3.117      ;
; -0.344 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.503      ; 3.675      ;
; -0.343 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.458      ; 3.131      ;
; -0.343 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.458      ; 3.131      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.290 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.531      ; 3.757      ;
; -0.208 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.538      ; 3.314      ;
; -0.208 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.538      ; 3.314      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
; -0.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.469      ; 3.370      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 2.596 ; 2.596 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 2.506 ; 2.506 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 3.091 ; 3.091 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 3.119 ; 3.119 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 2.829 ; 2.829 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 2.398 ; 2.398 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 2.454 ; 2.454 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 2.466 ; 2.466 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 2.951 ; 2.951 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 2.565 ; 2.565 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 3.029 ; 3.029 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 2.939 ; 2.939 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 3.524 ; 3.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 3.552 ; 3.552 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 3.262 ; 3.262 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 2.831 ; 2.831 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 2.887 ; 2.887 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 2.899 ; 2.899 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 3.384 ; 3.384 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 2.998 ; 2.998 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -2.366 ; -2.366 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -2.276 ; -2.276 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -2.861 ; -2.861 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -2.889 ; -2.889 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -2.599 ; -2.599 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -2.168 ; -2.168 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -2.224 ; -2.224 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -2.236 ; -2.236 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -2.721 ; -2.721 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -2.335 ; -2.335 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -2.799 ; -2.799 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -2.709 ; -2.709 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -3.294 ; -3.294 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -3.322 ; -3.322 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -3.032 ; -3.032 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -2.601 ; -2.601 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -2.657 ; -2.657 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -2.669 ; -2.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -3.154 ; -3.154 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -2.768 ; -2.768 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 77.327 ; 77.327 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 77.327 ; 77.327 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 76.850 ; 76.850 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 76.482 ; 76.482 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 76.870 ; 76.870 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 77.314 ; 77.314 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 76.818 ; 76.818 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 76.854 ; 76.854 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 79.826 ; 79.826 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 79.787 ; 79.787 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 79.782 ; 79.782 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 79.801 ; 79.801 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 79.824 ; 79.824 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 79.826 ; 79.826 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 79.492 ; 79.492 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 79.716 ; 79.716 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 79.598 ; 79.598 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 79.334 ; 79.334 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 79.598 ; 79.598 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 79.331 ; 79.331 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 78.884 ; 78.884 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 79.333 ; 79.333 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 79.326 ; 79.326 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 79.228 ; 79.228 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 77.675 ; 77.675 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 77.617 ; 77.617 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 77.628 ; 77.628 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 77.249 ; 77.249 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 77.249 ; 77.249 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 80.892 ; 80.892 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 79.943 ; 79.943 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 79.946 ; 79.946 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 79.954 ; 79.954 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 79.509 ; 79.509 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 79.859 ; 79.859 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 79.498 ; 79.498 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 80.892 ; 80.892 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 80.297 ; 80.297 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 80.261 ; 80.261 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 79.774 ; 79.774 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 79.576 ; 79.576 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 79.755 ; 79.755 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 79.760 ; 79.760 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 79.542 ; 79.542 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 80.297 ; 80.297 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 76.894 ; 76.894 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 76.894 ; 76.894 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 76.417 ; 76.417 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 76.049 ; 76.049 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 76.437 ; 76.437 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 76.881 ; 76.881 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 76.385 ; 76.385 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 76.421 ; 76.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 79.393 ; 79.393 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 79.354 ; 79.354 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 79.349 ; 79.349 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 79.368 ; 79.368 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 79.391 ; 79.391 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 79.393 ; 79.393 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 79.059 ; 79.059 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 79.283 ; 79.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 79.165 ; 79.165 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 78.901 ; 78.901 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 79.165 ; 79.165 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 78.898 ; 78.898 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 78.451 ; 78.451 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 78.900 ; 78.900 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 78.893 ; 78.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 78.795 ; 78.795 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 77.242 ; 77.242 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 77.184 ; 77.184 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 77.195 ; 77.195 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 76.816 ; 76.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 76.816 ; 76.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 80.459 ; 80.459 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 79.510 ; 79.510 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 79.513 ; 79.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 79.521 ; 79.521 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 79.076 ; 79.076 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 79.426 ; 79.426 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 79.065 ; 79.065 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 80.459 ; 80.459 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 79.864 ; 79.864 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 79.828 ; 79.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 79.341 ; 79.341 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 79.143 ; 79.143 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 79.322 ; 79.322 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 79.327 ; 79.327 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 79.109 ; 79.109 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 79.864 ; 79.864 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 9.773  ; 9.773  ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 10.186 ; 10.186 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 10.142 ; 10.142 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 9.773  ; 9.773  ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 10.188 ; 10.188 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 10.171 ; 10.171 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 10.111 ; 10.111 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 10.147 ; 10.147 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 11.196 ; 11.196 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 11.518 ; 11.518 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 11.514 ; 11.514 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 11.507 ; 11.507 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 11.555 ; 11.555 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 11.561 ; 11.561 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 11.196 ; 11.196 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 11.453 ; 11.453 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 9.317  ; 9.317  ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 9.778  ; 9.778  ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 10.040 ; 10.040 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 9.746  ; 9.746  ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 9.317  ; 9.317  ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 9.754  ; 9.754  ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 9.750  ; 9.750  ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 9.678  ; 9.678  ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 11.128 ; 11.128 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 11.554 ; 11.554 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 11.496 ; 11.496 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 11.507 ; 11.507 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 11.128 ; 11.128 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 11.733 ; 11.733 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 11.128 ; 11.128 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 11.733 ; 11.733 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 9.113  ; 9.113  ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 9.581  ; 9.581  ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 9.551  ; 9.551  ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 9.558  ; 9.558  ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 9.125  ; 9.125  ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 9.494  ; 9.494  ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 9.113  ; 9.113  ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 10.508 ; 10.508 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 11.261 ; 11.261 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 11.981 ; 11.981 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 11.462 ; 11.462 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 11.265 ; 11.265 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 11.448 ; 11.448 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 11.480 ; 11.480 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 11.261 ; 11.261 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 11.986 ; 11.986 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 9.340  ; 9.340  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 9.753  ; 9.753  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 9.709  ; 9.709  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 9.340  ; 9.340  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 9.755  ; 9.755  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 9.738  ; 9.738  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 9.678  ; 9.678  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 9.714  ; 9.714  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 10.763 ; 10.763 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 11.085 ; 11.085 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 11.081 ; 11.081 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 11.074 ; 11.074 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 11.122 ; 11.122 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 11.128 ; 11.128 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 10.763 ; 10.763 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 11.020 ; 11.020 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 8.884  ; 8.884  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 9.345  ; 9.345  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 9.607  ; 9.607  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 9.313  ; 9.313  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 8.884  ; 8.884  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 9.321  ; 9.321  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 9.317  ; 9.317  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 9.245  ; 9.245  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 10.695 ; 10.695 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 11.121 ; 11.121 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 11.063 ; 11.063 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 11.074 ; 11.074 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 10.695 ; 10.695 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 11.300 ; 11.300 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 10.695 ; 10.695 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 11.300 ; 11.300 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 8.680  ; 8.680  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 9.148  ; 9.148  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 9.118  ; 9.118  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 9.125  ; 9.125  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 8.692  ; 8.692  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 9.061  ; 9.061  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 8.680  ; 8.680  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 10.075 ; 10.075 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 10.828 ; 10.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 11.548 ; 11.548 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 11.029 ; 11.029 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 10.832 ; 10.832 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 11.015 ; 11.015 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 11.047 ; 11.047 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 10.828 ; 10.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 11.553 ; 11.553 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -10.103 ; -10737.009    ;
; clk                                ; -8.726  ; -1142.002     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.459 ; -74.378       ;
; clock_and_mem_clock:inst|clock_out ; -0.875 ; -45.577       ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.103 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[27][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.545     ; 10.090     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.100 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[6][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.529     ; 10.103     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.096 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[19][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.543     ; 10.085     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.045 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[5][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.520     ; 10.057     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.026 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[30][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.049     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.025 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[26][1] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.509     ; 10.048     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.020 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[11][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.051     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.017 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[8][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.501     ; 10.048     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.008 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[16][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.042     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.007 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[20][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.498     ; 10.041     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -10.000 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[7][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.010     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[4][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.522     ; 10.009     ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.999  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[1][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.995      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.997  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[2][2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.536     ; 9.993      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.984  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[21][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.975      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.981  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|regfile:rf|register[29][2] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.541     ; 9.972      ;
; -9.978  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.521     ; 9.989      ;
; -9.978  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.521     ; 9.989      ;
; -9.978  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.521     ; 9.989      ;
; -9.978  ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[27]             ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -0.521     ; 9.989      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.726 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30] ; clk          ; clk         ; 0.500        ; -0.039     ; 9.219      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.725 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.187      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25] ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.719 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]  ; clk          ; clk         ; 0.500        ; -0.070     ; 9.181      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.656 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; -0.085     ; 9.103      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.646 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]  ; clk          ; clk         ; 0.500        ; -0.082     ; 9.096      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.642 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]  ; clk          ; clk         ; 0.500        ; -0.055     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10] ; clk          ; clk         ; 0.500        ; -0.046     ; 9.119      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.633 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]  ; clk          ; clk         ; 0.500        ; -0.011     ; 9.154      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
; -8.632 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]  ; clk          ; clk         ; 0.500        ; -0.063     ; 9.101      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.459 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.533      ; 0.367      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -1.154 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.178      ; 1.317      ;
; -0.987 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.229      ; 1.521      ;
; -0.987 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.229      ; 1.521      ;
; -0.959 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 1.533      ; 0.367      ;
; -0.909 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.156      ; 1.540      ;
; -0.909 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.156      ; 1.540      ;
; -0.906 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.153      ; 1.540      ;
; -0.906 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.153      ; 1.540      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.162      ; 1.650      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.228      ; 1.716      ;
; -0.805 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.651      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.804 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.654      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.797 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.165      ; 1.661      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.796 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.163      ; 1.660      ;
; -0.793 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.182      ; 1.682      ;
; -0.793 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.182      ; 1.682      ;
; -0.792 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.162      ; 1.663      ;
; -0.791 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.225      ; 1.727      ;
; -0.791 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.225      ; 1.727      ;
; -0.790 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.174      ; 1.677      ;
; -0.790 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.174      ; 1.677      ;
; -0.789 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.191      ; 1.695      ;
; -0.789 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.226      ; 1.730      ;
; -0.780 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.182      ; 1.695      ;
; -0.776 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.155      ; 1.672      ;
; -0.766 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.152      ; 1.679      ;
; -0.703 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.757      ;
; -0.703 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.757      ;
; -0.703 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.757      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.697 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.167      ; 1.763      ;
; -0.696 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.198      ; 1.795      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.683 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.222      ; 1.832      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.654 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.178      ; 1.317      ;
; -0.487 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.229      ; 1.521      ;
; -0.487 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.229      ; 1.521      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.481 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.223      ; 2.035      ;
; -0.465 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.226      ; 2.054      ;
; -0.465 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.226      ; 2.054      ;
; -0.465 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.226      ; 2.054      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.899      ; 1.317      ;
; -0.708 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.521      ;
; -0.708 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.521      ;
; -0.630 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.877      ; 1.540      ;
; -0.630 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.877      ; 1.540      ;
; -0.627 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.874      ; 1.540      ;
; -0.627 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.874      ; 1.540      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.883      ; 1.650      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.949      ; 1.716      ;
; -0.526 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.651      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.525 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.654      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.518 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.886      ; 1.661      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.517 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.884      ; 1.660      ;
; -0.514 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.903      ; 1.682      ;
; -0.514 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.903      ; 1.682      ;
; -0.513 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.883      ; 1.663      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.946      ; 1.727      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.946      ; 1.727      ;
; -0.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.895      ; 1.677      ;
; -0.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.895      ; 1.677      ;
; -0.510 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.912      ; 1.695      ;
; -0.510 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 1.730      ;
; -0.501 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.903      ; 1.695      ;
; -0.497 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.876      ; 1.672      ;
; -0.487 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.873      ; 1.679      ;
; -0.424 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.757      ;
; -0.424 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.757      ;
; -0.424 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.757      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.418 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.888      ; 1.763      ;
; -0.417 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.919      ; 1.795      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.404 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.943      ; 1.832      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.899      ; 1.317      ;
; -0.208 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.950      ; 1.521      ;
; -0.208 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 1.950      ; 1.521      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.202 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.944      ; 2.035      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 2.054      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 2.054      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 2.054      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 2.054      ;
; -0.186 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.947      ; 2.054      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a30~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a31~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a5~porta_address_reg2 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 1.583 ; 1.583 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 1.525 ; 1.525 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 1.788 ; 1.788 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 1.799 ; 1.799 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 1.682 ; 1.682 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 1.446 ; 1.446 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 1.479 ; 1.479 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 1.505 ; 1.505 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 1.747 ; 1.747 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 1.564 ; 1.564 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 1.862 ; 1.862 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 1.804 ; 1.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 2.067 ; 2.067 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 2.078 ; 2.078 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 1.961 ; 1.961 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 1.725 ; 1.725 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 1.758 ; 1.758 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 1.784 ; 1.784 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 2.026 ; 2.026 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 1.843 ; 1.843 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -1.463 ; -1.463 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -1.405 ; -1.405 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -1.668 ; -1.668 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -1.679 ; -1.679 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -1.562 ; -1.562 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -1.326 ; -1.326 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -1.359 ; -1.359 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -1.385 ; -1.385 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -1.627 ; -1.627 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -1.444 ; -1.444 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -1.742 ; -1.742 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -1.684 ; -1.684 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -1.947 ; -1.947 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -1.958 ; -1.958 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -1.841 ; -1.841 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.605 ; -1.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -1.638 ; -1.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -1.664 ; -1.664 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.906 ; -1.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.723 ; -1.723 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 34.105 ; 34.105 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 34.105 ; 34.105 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 33.858 ; 33.858 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 33.663 ; 33.663 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 33.918 ; 33.918 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 34.093 ; 34.093 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 33.834 ; 33.834 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 33.856 ; 33.856 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 35.223 ; 35.223 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 35.198 ; 35.198 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 35.189 ; 35.189 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 35.213 ; 35.213 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 35.216 ; 35.216 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 35.219 ; 35.219 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 35.051 ; 35.051 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 35.223 ; 35.223 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 35.311 ; 35.311 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 35.191 ; 35.191 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 35.311 ; 35.311 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 35.178 ; 35.178 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 34.983 ; 34.983 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 35.183 ; 35.183 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 35.174 ; 35.174 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 35.084 ; 35.084 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 34.337 ; 34.337 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 34.194 ; 34.194 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 34.221 ; 34.221 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 34.234 ; 34.234 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 34.047 ; 34.047 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 34.334 ; 34.334 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 34.047 ; 34.047 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 34.337 ; 34.337 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 35.940 ; 35.940 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 35.475 ; 35.475 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 35.467 ; 35.467 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 35.475 ; 35.475 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 35.270 ; 35.270 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 35.398 ; 35.398 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 35.261 ; 35.261 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 35.940 ; 35.940 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 35.511 ; 35.511 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 35.509 ; 35.509 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 35.235 ; 35.235 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 35.193 ; 35.193 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 35.214 ; 35.214 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 35.245 ; 35.245 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 35.181 ; 35.181 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 35.511 ; 35.511 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 33.826 ; 33.826 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 33.826 ; 33.826 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 33.579 ; 33.579 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 33.384 ; 33.384 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 33.639 ; 33.639 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 33.814 ; 33.814 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 33.555 ; 33.555 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 33.577 ; 33.577 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 34.944 ; 34.944 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 34.919 ; 34.919 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 34.910 ; 34.910 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 34.934 ; 34.934 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 34.937 ; 34.937 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 34.940 ; 34.940 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 34.772 ; 34.772 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 34.944 ; 34.944 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 35.032 ; 35.032 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 34.912 ; 34.912 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 35.032 ; 35.032 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 34.899 ; 34.899 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 34.704 ; 34.704 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 34.904 ; 34.904 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 34.895 ; 34.895 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 34.805 ; 34.805 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 34.058 ; 34.058 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 33.915 ; 33.915 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 33.942 ; 33.942 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 33.955 ; 33.955 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 33.768 ; 33.768 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 34.055 ; 34.055 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 33.768 ; 33.768 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 34.058 ; 34.058 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 35.661 ; 35.661 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 35.196 ; 35.196 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 35.188 ; 35.188 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 35.196 ; 35.196 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 34.991 ; 34.991 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 35.119 ; 35.119 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 34.982 ; 34.982 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 35.661 ; 35.661 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 35.232 ; 35.232 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 35.230 ; 35.230 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 34.956 ; 34.956 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 34.914 ; 34.914 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 34.935 ; 34.935 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 34.966 ; 34.966 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 34.902 ; 34.902 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 35.232 ; 35.232 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 5.130 ; 5.130 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 5.378 ; 5.378 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 5.323 ; 5.323 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 5.130 ; 5.130 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 5.382 ; 5.382 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 5.373 ; 5.373 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 5.301 ; 5.301 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 5.322 ; 5.322 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 5.699 ; 5.699 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 5.849 ; 5.849 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 5.837 ; 5.837 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 5.864 ; 5.864 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 5.863 ; 5.863 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 5.867 ; 5.867 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 5.699 ; 5.699 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 5.873 ; 5.873 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 4.948 ; 4.948 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 5.169 ; 5.169 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 5.282 ; 5.282 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 5.150 ; 5.150 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 4.948 ; 4.948 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 5.149 ; 5.149 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 5.137 ; 5.137 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 5.064 ; 5.064 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 5.847 ; 5.847 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 5.874 ; 5.874 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 5.887 ; 5.887 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 5.987 ; 5.987 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 5.990 ; 5.990 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 4.884 ; 4.884 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 5.098 ; 5.098 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 5.083 ; 5.083 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 5.084 ; 5.084 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 4.894 ; 4.894 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 5.017 ; 5.017 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 4.884 ; 4.884 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 5.564 ; 5.564 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 5.795 ; 5.795 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 6.120 ; 6.120 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 5.846 ; 5.846 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 5.802 ; 5.802 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 5.830 ; 5.830 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 5.860 ; 5.860 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 5.795 ; 5.795 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 6.125 ; 6.125 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 4.851 ; 4.851 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 5.099 ; 5.099 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 5.044 ; 5.044 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 4.851 ; 4.851 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 5.103 ; 5.103 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 5.094 ; 5.094 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 5.022 ; 5.022 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 5.043 ; 5.043 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 5.420 ; 5.420 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 5.570 ; 5.570 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 5.558 ; 5.558 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 5.585 ; 5.585 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 5.584 ; 5.584 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 5.588 ; 5.588 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 5.420 ; 5.420 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 4.669 ; 4.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 4.890 ; 4.890 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 5.003 ; 5.003 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 4.871 ; 4.871 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 4.669 ; 4.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 4.870 ; 4.870 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 4.858 ; 4.858 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 4.785 ; 4.785 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 5.568 ; 5.568 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 5.595 ; 5.595 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 5.608 ; 5.608 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 5.708 ; 5.708 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 5.711 ; 5.711 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 4.605 ; 4.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 4.819 ; 4.819 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 4.804 ; 4.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 4.805 ; 4.805 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 4.615 ; 4.615 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 4.738 ; 4.738 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 4.605 ; 4.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 5.285 ; 5.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 5.516 ; 5.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 5.841 ; 5.841 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 5.567 ; 5.567 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 5.523 ; 5.523 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 5.551 ; 5.551 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 5.581 ; 5.581 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 5.516 ; 5.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 5.846 ; 5.846 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-------------------------------------+------------+----------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack                    ; -21.938    ; -2.681   ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -18.755    ; -2.681   ; N/A      ; N/A     ; -2.000              ;
;  clock_and_mem_clock:inst|clock_out ; -21.938    ; -1.349   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -25360.19  ; -137.317 ; 0.0      ; 0.0     ; -1880.374           ;
;  clk                                ; -2389.994  ; -89.521  ; N/A      ; N/A     ; -429.298            ;
;  clock_and_mem_clock:inst|clock_out ; -22970.196 ; -47.796  ; N/A      ; N/A     ; -1451.076           ;
+-------------------------------------+------------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 2.596 ; 2.596 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 2.506 ; 2.506 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 3.091 ; 3.091 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 3.119 ; 3.119 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 2.829 ; 2.829 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 2.398 ; 2.398 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 2.454 ; 2.454 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 2.466 ; 2.466 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 2.951 ; 2.951 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 2.565 ; 2.565 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 3.029 ; 3.029 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 2.939 ; 2.939 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 3.524 ; 3.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 3.552 ; 3.552 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 3.262 ; 3.262 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 2.831 ; 2.831 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 2.887 ; 2.887 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 2.899 ; 2.899 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 3.384 ; 3.384 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 2.998 ; 2.998 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -1.463 ; -1.463 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -1.405 ; -1.405 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -1.668 ; -1.668 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -1.679 ; -1.679 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -1.562 ; -1.562 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -1.326 ; -1.326 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -1.359 ; -1.359 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -1.385 ; -1.385 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -1.627 ; -1.627 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -1.444 ; -1.444 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -1.742 ; -1.742 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -1.684 ; -1.684 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -1.947 ; -1.947 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -1.958 ; -1.958 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -1.841 ; -1.841 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.605 ; -1.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -1.638 ; -1.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -1.664 ; -1.664 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.906 ; -1.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.723 ; -1.723 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 77.327 ; 77.327 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 77.327 ; 77.327 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 76.850 ; 76.850 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 76.482 ; 76.482 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 76.870 ; 76.870 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 77.314 ; 77.314 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 76.818 ; 76.818 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 76.854 ; 76.854 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 79.826 ; 79.826 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 79.787 ; 79.787 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 79.782 ; 79.782 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 79.801 ; 79.801 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 79.824 ; 79.824 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 79.826 ; 79.826 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 79.492 ; 79.492 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 79.716 ; 79.716 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 79.598 ; 79.598 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 79.334 ; 79.334 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 79.598 ; 79.598 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 79.331 ; 79.331 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 78.884 ; 78.884 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 79.333 ; 79.333 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 79.326 ; 79.326 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 79.228 ; 79.228 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 77.675 ; 77.675 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 77.617 ; 77.617 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 77.628 ; 77.628 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 77.249 ; 77.249 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 77.249 ; 77.249 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 77.854 ; 77.854 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 80.892 ; 80.892 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 79.943 ; 79.943 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 79.946 ; 79.946 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 79.954 ; 79.954 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 79.509 ; 79.509 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 79.859 ; 79.859 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 79.498 ; 79.498 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 80.892 ; 80.892 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 80.297 ; 80.297 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 80.261 ; 80.261 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 79.774 ; 79.774 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 79.576 ; 79.576 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 79.755 ; 79.755 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 79.760 ; 79.760 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 79.542 ; 79.542 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 80.297 ; 80.297 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 76.894 ; 76.894 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 76.894 ; 76.894 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 76.417 ; 76.417 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 76.049 ; 76.049 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 76.437 ; 76.437 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 76.881 ; 76.881 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 76.385 ; 76.385 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 76.421 ; 76.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 79.393 ; 79.393 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 79.354 ; 79.354 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 79.349 ; 79.349 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 79.368 ; 79.368 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 79.391 ; 79.391 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 79.393 ; 79.393 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 79.059 ; 79.059 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 79.283 ; 79.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 79.165 ; 79.165 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 78.901 ; 78.901 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 79.165 ; 79.165 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 78.898 ; 78.898 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 78.451 ; 78.451 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 78.900 ; 78.900 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 78.893 ; 78.893 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 78.795 ; 78.795 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 77.242 ; 77.242 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 77.184 ; 77.184 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 77.195 ; 77.195 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 76.816 ; 76.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 76.816 ; 76.816 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 77.421 ; 77.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 80.459 ; 80.459 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 79.510 ; 79.510 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 79.513 ; 79.513 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 79.521 ; 79.521 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 79.076 ; 79.076 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 79.426 ; 79.426 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 79.065 ; 79.065 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 80.459 ; 80.459 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 79.864 ; 79.864 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 79.828 ; 79.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 79.341 ; 79.341 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 79.143 ; 79.143 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 79.322 ; 79.322 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 79.327 ; 79.327 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 79.109 ; 79.109 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 79.864 ; 79.864 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 5.130 ; 5.130 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 5.378 ; 5.378 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 5.323 ; 5.323 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 5.130 ; 5.130 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 5.382 ; 5.382 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 5.373 ; 5.373 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 5.301 ; 5.301 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 5.322 ; 5.322 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 5.699 ; 5.699 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 5.849 ; 5.849 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 5.837 ; 5.837 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 5.864 ; 5.864 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 5.863 ; 5.863 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 5.867 ; 5.867 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 5.699 ; 5.699 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 5.873 ; 5.873 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 4.948 ; 4.948 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 5.169 ; 5.169 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 5.282 ; 5.282 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 5.150 ; 5.150 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 4.948 ; 4.948 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 5.149 ; 5.149 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 5.137 ; 5.137 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 5.064 ; 5.064 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 5.847 ; 5.847 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 5.874 ; 5.874 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 5.887 ; 5.887 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 5.987 ; 5.987 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 5.700 ; 5.700 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 5.990 ; 5.990 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 4.884 ; 4.884 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 5.098 ; 5.098 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 5.083 ; 5.083 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 5.084 ; 5.084 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 4.894 ; 4.894 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 5.017 ; 5.017 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 4.884 ; 4.884 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 5.564 ; 5.564 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 5.795 ; 5.795 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 6.120 ; 6.120 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 5.846 ; 5.846 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 5.802 ; 5.802 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 5.830 ; 5.830 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 5.860 ; 5.860 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 5.795 ; 5.795 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 6.125 ; 6.125 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 4.851 ; 4.851 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 5.099 ; 5.099 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 5.044 ; 5.044 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 4.851 ; 4.851 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 5.103 ; 5.103 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 5.094 ; 5.094 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 5.022 ; 5.022 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 5.043 ; 5.043 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 5.420 ; 5.420 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 5.570 ; 5.570 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 5.558 ; 5.558 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 5.585 ; 5.585 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 5.584 ; 5.584 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 5.588 ; 5.588 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 5.420 ; 5.420 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 4.669 ; 4.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 4.890 ; 4.890 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 5.003 ; 5.003 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 4.871 ; 4.871 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 4.669 ; 4.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 4.870 ; 4.870 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 4.858 ; 4.858 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 4.785 ; 4.785 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 5.568 ; 5.568 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 5.595 ; 5.595 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 5.608 ; 5.608 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 5.708 ; 5.708 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 5.421 ; 5.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 5.711 ; 5.711 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 4.605 ; 4.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 4.819 ; 4.819 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 4.804 ; 4.804 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 4.805 ; 4.805 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 4.615 ; 4.615 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 4.738 ; 4.738 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 4.605 ; 4.605 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 5.285 ; 5.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 5.516 ; 5.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 5.841 ; 5.841 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 5.567 ; 5.567 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 5.523 ; 5.523 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 5.551 ; 5.551 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 5.581 ; 5.581 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 5.516 ; 5.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 5.846 ; 5.846 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 58220508  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 63762849  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 550794330 ; 32       ; 58220508 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 601889218 ; 6262      ; 63762848 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 58220508  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 63762849  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 550794330 ; 32       ; 58220508 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 601889218 ; 6262      ; 63762848 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1130  ; 1130 ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 1323  ; 1323 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue May 26 16:58:10 2020
Info: Command: quartus_sta sc_io_computer -c sc_io_computer
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sc_io_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_and_mem_clock:inst|clock_out clock_and_mem_clock:inst|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.938    -22970.196 clock_and_mem_clock:inst|clock_out 
    Info (332119):   -18.755     -2389.994 clk 
Info (332146): Worst-case hold slack is -2.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.681       -89.521 clk 
    Info (332119):    -1.349       -47.796 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.103
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.103    -10737.009 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -8.726     -1142.002 clk 
Info (332146): Worst-case hold slack is -1.459
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.459       -74.378 clk 
    Info (332119):    -0.875       -45.577 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4613 megabytes
    Info: Processing ended: Tue May 26 16:58:12 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


