{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749146824324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749146824341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 11:07:03 2025 " "Processing started: Thu Jun 05 11:07:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749146824341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146824341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146824341 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146824508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146825763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146825763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146825813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146825813 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_golden_top.sdc " "Reading SDC File: 'DE1_SoC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146827094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827144 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC_golden_top.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC_golden_top.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC_golden_top.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC_golden_top.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC_golden_top.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC_golden_top.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC_golden_top.sdc(53): clk_dram could not be matched with a clock" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827154 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(53): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827161 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(54): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC_golden_top.sdc(56): TD_DATA* could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC_golden_top.sdc(56): tv_27m could not be matched with a clock" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827161 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(56): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827161 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(57): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 58 TD_HS port " "Ignored filter at DE1_SoC_golden_top.sdc(58): TD_HS could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827161 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(58): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827161 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(59): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 60 TD_VS port " "Ignored filter at DE1_SoC_golden_top.sdc(60): TD_VS could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(60): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC_golden_top.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC_golden_top.sdc(61): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(68): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(69): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC_golden_top.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(70): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(71): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC_golden_top.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(72): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(73): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC_golden_top.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(74): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(75): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(76): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(77): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(78): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827164 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(79): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC_golden_top.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827174 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(80): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827174 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(81): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC_golden_top.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(82): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(83): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC_golden_top.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(84): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(85): Argument -clock is not an object ID" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC_golden_top.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC_golden_top.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_golden_top.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC_golden_top.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749146827177 ""}  } { { "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" "" { Text "U:/EE 371/labs/lab 6/DE1_SoC_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1749146827177 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146827265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146827265 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146827265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146827265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146827288 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146827294 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146827421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.554 " "Worst-case setup slack is 4.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.554               0.000 CLOCK_50  " "    4.554               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.636               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.859               0.000 clk_vga  " "   26.859               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.369 " "Worst-case hold slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK_50  " "    0.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.375               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.660               0.000 clk_vga  " "    8.660               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.867               0.000 CLOCK_50  " "    8.867               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.289               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.289               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146828454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828454 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146828624 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146828664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146832714 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146833734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146833734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146833734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146833734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146833734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.683 " "Worst-case setup slack is 4.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.683               0.000 CLOCK_50  " "    4.683               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.080               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.080               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.226               0.000 clk_vga  " "   27.226               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 CLOCK_50  " "    0.368               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.390               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.455               0.000 clk_vga  " "    8.455               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.899               0.000 CLOCK_50  " "    8.899               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.234               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.234               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146834344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834344 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146834552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146834898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146839220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146839850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146839850 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146839850 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146839850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146839850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.700 " "Worst-case setup slack is 10.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.700               0.000 CLOCK_50  " "   10.700               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.448               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.448               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.984               0.000 clk_vga  " "   31.984               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146840190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.568               0.000 clk_vga  " "    4.568               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146840290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146840330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146840380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.475               0.000 CLOCK_50  " "    8.475               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.546               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.546               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146840430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146840430 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1749146840590 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146841690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146841690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1749146841690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146841690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146841690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.580 " "Worst-case setup slack is 11.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.580               0.000 CLOCK_50  " "   11.580               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.545               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.545               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.459               0.000 clk_vga  " "   32.459               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146841800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.234               0.000 clk_vga  " "    4.234               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146841910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146841910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146841960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146842000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146842060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146842060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146842060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.431               0.000 CLOCK_50  " "    8.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146842060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.537               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.537               0.000 v1\|c25_gen\|clock25_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749146842060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146842060 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146845590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146845590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE 371/labs/lab 6/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file U:/EE 371/labs/lab 6/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146845810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5300 " "Peak virtual memory: 5300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749146846450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 11:07:26 2025 " "Processing ended: Thu Jun 05 11:07:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749146846450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749146846450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749146846450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1749146846450 ""}
