
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000094                       # Number of seconds simulated
sim_ticks                                    94136500                       # Number of ticks simulated
final_tick                                   94136500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204888                       # Simulator instruction rate (inst/s)
host_op_rate                                   208235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16984156                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648192                       # Number of bytes of host memory used
host_seconds                                     5.54                       # Real time elapsed on the host
sim_insts                                     1135605                       # Number of instructions simulated
sim_ops                                       1154163                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             115328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            92                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 92                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         411997472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         644510896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          33313327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          16316732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          36712646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27194553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          33993191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          21075778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1225114594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    411997472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     33313327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     36712646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     33993191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        516016635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        62547471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62547471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        62547471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        411997472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        644510896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         33313327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         16316732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         36712646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27194553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         33993191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         21075778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1287662065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1803                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         92                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1803                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       92                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 112640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  115392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      94129000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1803                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   92                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.798658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.859533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.969357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           97     32.55%     32.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           60     20.13%     52.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      8.39%     61.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           20      6.71%     67.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      4.70%     72.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      3.36%     75.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      3.02%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.35%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           56     18.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          298                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    133.619813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    573.420730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     18738250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                51738250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8800000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10646.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29396.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1196.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        45.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1225.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49672.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1935360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1056000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12027600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 259200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             56954115                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6257250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               84592245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            902.846950                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     10338250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      80671750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   317520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   173250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1606800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             34961805                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             25548750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               68885805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            735.213245                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     42303500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      48285250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  32541                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            30230                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1438                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               28695                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  25608                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.242028                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    907                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 135                       # Number of system calls
system.cpu0.numCycles                          188274                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             55344                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        350439                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      32541                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             26515                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        96306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3023                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    42286                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  641                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            153163                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.404301                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.425778                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   98528     64.33%     64.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1923      1.26%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2637      1.72%     67.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     805      0.53%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    2809      1.83%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     707      0.46%     70.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2385      1.56%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   17395     11.36%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   25974     16.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              153163                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.172839                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.861324                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   52092                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                47842                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    49950                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2071                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1208                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 976                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                360459                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1131                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1208                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   53895                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4833                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7782                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    50133                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                35312                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                355150                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  138                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   246                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   350                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 33988                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             451648                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1753817                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          568996                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               422630                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   29018                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               144                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           142                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    11436                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               74980                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              22785                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1487                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             613                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    348538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                296                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   342172                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               63                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          17710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        47299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            78                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       153163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.234038                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.571563                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              59710     38.98%     38.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              21152     13.81%     52.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               6687      4.37%     57.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              33143     21.64%     78.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               8470      5.53%     84.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3126      2.04%     86.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               2907      1.90%     88.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               2479      1.62%     89.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15489     10.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         153163                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1067      6.55%      6.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 14732     90.50%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     97.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   227      1.39%     98.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  253      1.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               194428     56.82%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               51352     15.01%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               74474     21.77%     93.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              21915      6.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                342172                       # Type of FU issued
system.cpu0.iq.rate                          1.817415                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      16279                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.047575                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            853788                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           366572                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       337938                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                358418                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             122                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4510                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1516                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          161                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1208                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2184                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 2446                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             348842                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              240                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                74980                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               22785                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    28                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 2408                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           671                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          563                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1234                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               340320                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                73737                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1852                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       95472                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   28316                       # Number of branches executed
system.cpu0.iew.exec_stores                     21735                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.807578                       # Inst execution rate
system.cpu0.iew.wb_sent                        338275                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       337966                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   262657                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   408486                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.795075                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.643001                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          17721                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1135                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       150471                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.200584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.823962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        61956     41.17%     41.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        35388     23.52%     64.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         8229      5.47%     70.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1496      0.99%     71.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4048      2.69%     73.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        17045     11.33%     85.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2338      1.55%     86.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          423      0.28%     87.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        19548     12.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       150471                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              316868                       # Number of instructions committed
system.cpu0.commit.committedOps                331124                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         91739                       # Number of memory references committed
system.cpu0.commit.loads                        70470                       # Number of loads committed
system.cpu0.commit.membars                        128                       # Number of memory barriers committed
system.cpu0.commit.branches                     27187                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   304513                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 334                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          188156     56.82%     56.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          51226     15.47%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          70470     21.28%     93.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         21269      6.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           331124                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                19548                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      479325                       # The number of ROB reads
system.cpu0.rob.rob_writes                     700399                       # The number of ROB writes
system.cpu0.timesIdled                            404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          35111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     316868                       # Number of Instructions Simulated
system.cpu0.committedOps                       331124                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.594172                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.594172                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.683015                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.683015                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  538169                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 277693                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  1236042                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  153114                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  95340                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              143                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          535.718416                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              82901                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              817                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           101.470012                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   535.718416                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.523163                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.523163                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          674                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          645                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           189977                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          189977                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        72941                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          72941                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9860                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9860                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        82801                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           82801                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        82806                       # number of overall hits
system.cpu0.dcache.overall_hits::total          82806                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          341                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          341                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11257                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11598                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11598                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11599                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11599                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     19786769                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     19786769                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    593362473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    593362473                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    613149242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    613149242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    613149242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    613149242                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        73282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        73282                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        21117                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        21117                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        94399                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        94399                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        94405                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        94405                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.004653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.004653                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.533078                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.533078                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.122861                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122861                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.122864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122864                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58025.715543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58025.715543                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52710.533268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52710.533268                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52866.808243                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52866.808243                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52862.250366                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52862.250366                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu0.dcache.writebacks::total               92                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10492                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10492                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10644                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10644                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          765                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          765                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          955                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          955                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12094749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12094749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     39226751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     39226751                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     51321500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     51321500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     51373750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     51373750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036227                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036227                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.010106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.010116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010116                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63993.380952                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63993.380952                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51276.798693                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51276.798693                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53796.121593                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53796.121593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53794.502618                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53794.502618                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              230                       # number of replacements
system.cpu0.icache.tags.tagsinuse          300.402446                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              41478                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              606                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            68.445545                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   300.402446                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.586724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.586724                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            85178                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           85178                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        41478                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          41478                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        41478                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           41478                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        41478                       # number of overall hits
system.cpu0.icache.overall_hits::total          41478                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          808                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          808                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          808                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           808                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          808                       # number of overall misses
system.cpu0.icache.overall_misses::total          808                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     45368500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45368500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     45368500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45368500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     45368500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45368500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        42286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        42286                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        42286                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        42286                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        42286                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        42286                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.019108                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019108                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.019108                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019108                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.019108                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019108                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56149.133663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56149.133663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56149.133663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56149.133663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56149.133663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56149.133663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          201                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          201                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          607                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          607                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34581250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34581250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34581250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34581250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34581250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34581250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014355                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014355                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014355                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014355                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56970.757825                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56970.757825                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56970.757825                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56970.757825                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56970.757825                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56970.757825                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  25732                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            25305                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              541                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               25436                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  21266                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.605913                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    212                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           83552                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             36023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        291833                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      25732                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             21478                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        43293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1169                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    34554                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   62                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             79908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.679406                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.761198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   39873     49.90%     49.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     620      0.78%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     107      0.13%     50.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     263      0.33%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     644      0.81%     51.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     229      0.29%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     174      0.22%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16358     20.47%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   21640     27.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               79908                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.307976                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.492831                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   34834                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 5253                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    38186                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 1077                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   557                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 187                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                291059                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   557                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   35756                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1215                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1842                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    38266                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2271                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                287078                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1320                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   667                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             394967                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              1413365                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          465643                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               379235                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   15717                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     5547                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               72221                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2154                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1216                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             167                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    283177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   282729                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               16                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           7167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        22099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        79908                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.538181                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.662005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               7038      8.81%      8.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              16479     20.62%     29.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               2902      3.63%     33.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              29914     37.44%     70.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1181      1.48%     71.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1808      2.26%     74.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1948      2.44%     76.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3852      4.82%     81.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              14786     18.50%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          79908                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2359     13.19%     13.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 14878     83.21%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     96.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   568      3.18%     99.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   75      0.42%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               158721     56.14%     56.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               48004     16.98%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               74005     26.18%     99.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1999      0.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                282729                       # Type of FU issued
system.cpu1.iq.rate                          3.383869                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      17880                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.063241                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            663262                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           290440                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       278427                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                300609                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2318                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          216                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         1914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   557                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    787                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   68                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             283264                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                3                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                72221                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2154                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   35                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           446                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 515                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               281826                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                73562                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              903                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       75545                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   23977                       # Number of branches executed
system.cpu1.iew.exec_stores                      1983                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.373061                       # Inst execution rate
system.cpu1.iew.wb_sent                        278544                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       278427                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   233877                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   326971                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.332380                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.715284                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           7089                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              514                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        78928                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.498049                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.064206                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         8326     10.55%     10.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        32014     40.56%     51.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2250      2.85%     53.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          579      0.73%     54.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          280      0.35%     55.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        15195     19.25%     74.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          484      0.61%     74.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          556      0.70%     75.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        19244     24.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        78928                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              274604                       # Number of instructions committed
system.cpu1.commit.committedOps                276094                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         71841                       # Number of memory references committed
system.cpu1.commit.loads                        69903                       # Number of loads committed
system.cpu1.commit.membars                         43                       # Number of memory barriers committed
system.cpu1.commit.branches                     23701                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   252584                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 117                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          156250     56.59%     56.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          48003     17.39%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          69903     25.32%     99.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1938      0.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           276094                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                19244                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      342412                       # The number of ROB reads
system.cpu1.rob.rob_writes                     567434                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      104721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     274604                       # Number of Instructions Simulated
system.cpu1.committedOps                       276094                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.304264                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.304264                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.286624                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.286624                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  456324                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 241799                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1056309                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  140982                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  73546                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          118.278427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              72499                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              333                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           217.714715                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   118.278427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.115506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.115506                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.325195                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           147337                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          147337                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        70686                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          70686                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1811                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1811                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        72497                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           72497                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        72497                       # number of overall hits
system.cpu1.dcache.overall_hits::total          72497                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          865                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          121                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            6                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          986                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           986                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          992                       # number of overall misses
system.cpu1.dcache.overall_misses::total          992                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     18064162                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     18064162                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2593742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2593742                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     20657904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     20657904                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     20657904                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     20657904                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        71551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        71551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1932                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1932                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        73483                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        73483                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        73489                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        73489                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012089                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.062629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.062629                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.013418                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013418                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013499                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013499                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20883.424277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20883.424277                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21435.884298                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21435.884298                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20951.221095                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20951.221095                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20824.500000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20824.500000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1694                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     9.516854                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          581                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          581                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          644                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          644                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          644                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          284                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5763295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5763295                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       811004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       811004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       277750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       277750                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6574299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6574299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6852049                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6852049                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004654                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004654                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004695                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20293.292254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20293.292254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 13982.827586                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13982.827586                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 92583.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 92583.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19223.096491                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19223.096491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19861.011594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19861.011594                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           19.068985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              34480                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           703.673469                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    19.068985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.037244                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.037244                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            69157                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           69157                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        34480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          34480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        34480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           34480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        34480                       # number of overall hits
system.cpu1.icache.overall_hits::total          34480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total           74                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4694250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4694250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4694250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4694250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4694250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4694250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        34554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        34554                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34554                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        34554                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34554                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002142                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002142                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 63435.810811                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63435.810811                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 63435.810811                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63435.810811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 63435.810811                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63435.810811                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3402000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3402000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3402000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3402000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3402000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3402000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001418                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001418                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001418                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 69428.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69428.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 69428.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69428.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 69428.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69428.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  25411                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            24955                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              558                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               21295                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  21100                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.084292                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    205                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           83055                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             36257                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        290646                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      25411                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             21305                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        42630                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1199                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    34593                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             79494                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.684391                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.759907                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   39594     49.81%     49.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     615      0.77%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     111      0.14%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     263      0.33%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     649      0.82%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     235      0.30%     52.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     186      0.23%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   16354     20.57%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   21487     27.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               79494                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.305954                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.499440                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   34797                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4994                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    38072                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1058                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   572                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                289943                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                   93                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   572                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   35707                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    893                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1945                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    38142                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 2234                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                285886                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1314                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   694                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             392493                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              1407562                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          463991                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               376535                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   15943                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            41                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     5365                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               72064                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2165                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1221                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             165                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    281857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 92                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   281381                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               22                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           7356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        22391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        79494                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.539651                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.656910                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               6814      8.57%      8.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              16466     20.71%     29.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               2940      3.70%     32.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              29869     37.57%     70.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               1228      1.54%     72.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               1811      2.28%     74.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1878      2.36%     76.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               3711      4.67%     81.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              14777     18.59%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          79494                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2236     12.63%     12.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                 14831     83.80%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     96.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   558      3.15%     99.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   74      0.42%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               157548     55.99%     55.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               48004     17.06%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.05% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               73836     26.24%     99.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1993      0.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                281381                       # Type of FU issued
system.cpu2.iq.rate                          3.387888                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      17699                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.062900                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            659977                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           289317                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       277031                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                299080                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         2363                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          257                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1927                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   572                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    511                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   45                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             281952                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               38                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                72064                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2165                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   33                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           452                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 534                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               280455                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                73391                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              926                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       75361                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   23640                       # Number of branches executed
system.cpu2.iew.exec_stores                      1970                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.376738                       # Inst execution rate
system.cpu2.iew.wb_sent                        277146                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       277031                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   232806                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   324780                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.335513                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.716811                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           7293                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              531                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        78476                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.499070                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.058210                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         8069     10.28%     10.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        31990     40.76%     51.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2259      2.88%     53.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          582      0.74%     54.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          295      0.38%     55.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        15196     19.36%     74.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          480      0.61%     75.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          541      0.69%     75.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19064     24.29%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        78476                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              273152                       # Number of instructions committed
system.cpu2.commit.committedOps                274593                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         71609                       # Number of memory references committed
system.cpu2.commit.loads                        69701                       # Number of loads committed
system.cpu2.commit.membars                         42                       # Number of memory barriers committed
system.cpu2.commit.branches                     23343                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   251432                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 112                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          154981     56.44%     56.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          48003     17.48%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          69701     25.38%     99.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1908      0.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           274593                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                19064                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      340869                       # The number of ROB reads
system.cpu2.rob.rob_writes                     564856                       # The number of ROB writes
system.cpu2.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      105218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     273152                       # Number of Instructions Simulated
system.cpu2.committedOps                       274593                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.304061                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.304061                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.288809                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.288809                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  454428                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 241256                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1051608                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  138942                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  73346                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    16                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          117.161841                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              72288                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           216.431138                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   117.161841                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.114416                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.114416                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           146903                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          146903                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        70503                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          70503                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1780                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1780                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data        72283                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           72283                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        72283                       # number of overall hits
system.cpu2.dcache.overall_hits::total          72283                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          860                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          860                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          121                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          121                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            6                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          981                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           981                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          987                       # number of overall misses
system.cpu2.dcache.overall_misses::total          987                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     15625677                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     15625677                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3497000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3497000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        61000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        61000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     19122677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     19122677                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     19122677                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     19122677                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        71363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        71363                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1901                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1901                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        73264                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        73264                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        73270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        73270                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.012051                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012051                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.063651                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.063651                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.013390                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013390                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013471                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013471                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18169.391860                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18169.391860                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 28900.826446                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28900.826446                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        15250                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        15250                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19493.044852                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19493.044852                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 19374.546099                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19374.546099                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              181                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.033149                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          577                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           63                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          640                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          640                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          283                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          344                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5566040                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5566040                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1250750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1250750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data       196250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       196250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        49000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      6816790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      6816790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      7013040                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      7013040                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.030510                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.030510                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.004654                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004654                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.004695                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004695                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19667.985866                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19667.985866                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 21564.655172                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21564.655172                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 65416.666667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 65416.666667                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data        12250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19990.586510                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19990.586510                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20386.744186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20386.744186                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           18.784890                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              34508                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           639.037037                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    18.784890                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.036689                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.036689                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            69240                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           69240                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        34508                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          34508                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        34508                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           34508                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        34508                       # number of overall hits
system.cpu2.icache.overall_hits::total          34508                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           85                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           85                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           85                       # number of overall misses
system.cpu2.icache.overall_misses::total           85                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5339750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5339750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5339750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5339750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5339750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5339750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        34593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        34593                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        34593                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        34593                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        34593                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        34593                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002457                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002457                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002457                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002457                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002457                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002457                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 62820.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62820.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 62820.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62820.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 62820.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62820.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           31                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           31                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           31                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3806750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3806750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3806750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3806750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3806750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3806750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001561                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001561                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001561                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001561                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70495.370370                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70495.370370                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70495.370370                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70495.370370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70495.370370                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70495.370370                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  24701                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            24256                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              540                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               24397                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  20700                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.846498                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    216                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           82756                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             36422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        287276                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      24701                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             20916                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        41956                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1163                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    34534                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   59                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             78967                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.665506                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.758385                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   39508     50.03%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     632      0.80%     50.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     140      0.18%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     235      0.30%     51.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     600      0.76%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     217      0.27%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     187      0.24%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   16354     20.71%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   21094     26.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               78967                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.298480                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.471362                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   34881                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 4796                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    37738                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  999                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   552                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 194                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                286659                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   552                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   35778                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    668                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2069                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    37801                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 2098                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                282816                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  1257                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   639                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             387384                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1392651                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          459770                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               372516                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   14868                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4850                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               71656                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2077                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1125                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             146                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    279066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 85                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   278755                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           6799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        20924                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        78967                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.530019                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.656653                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               6845      8.67%      8.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              16343     20.70%     29.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               2924      3.70%     33.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              29775     37.71%     70.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               1242      1.57%     72.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               1791      2.27%     74.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1784      2.26%     76.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               3492      4.42%     81.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              14771     18.71%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          78967                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2071     11.84%     11.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                 14811     84.66%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   547      3.13%     99.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   65      0.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               155438     55.76%     55.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               48004     17.22%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               73410     26.33%     99.32% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1903      0.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                278755                       # Type of FU issued
system.cpu3.iq.rate                          3.368396                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      17494                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.062758                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            653979                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           285962                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       274512                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                296249                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         2265                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          208                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         1803                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   552                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    409                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             279154                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               16                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                71656                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2077                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           443                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 516                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               277800                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                72939                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              955                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       74833                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   23027                       # Number of branches executed
system.cpu3.iew.exec_stores                      1894                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.356856                       # Inst execution rate
system.cpu3.iew.wb_sent                        274641                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       274512                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   231017                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   321226                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.317125                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.719173                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6721                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              511                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        78033                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.490216                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.054237                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         8016     10.27%     10.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        31901     40.88%     51.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2252      2.89%     54.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          572      0.73%     54.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          270      0.35%     55.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        15187     19.46%     74.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          473      0.61%     75.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          518      0.66%     75.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18844     24.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        78033                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              270981                       # Number of instructions committed
system.cpu3.commit.committedOps                272352                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         71260                       # Number of memory references committed
system.cpu3.commit.loads                        69391                       # Number of loads committed
system.cpu3.commit.membars                         40                       # Number of memory barriers committed
system.cpu3.commit.branches                     22801                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   249719                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 104                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          153089     56.21%     56.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          48003     17.63%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          69391     25.48%     99.31% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1869      0.69%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           272352                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                18844                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      337846                       # The number of ROB reads
system.cpu3.rob.rob_writes                     559160                       # The number of ROB writes
system.cpu3.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      105517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     270981                       # Number of Instructions Simulated
system.cpu3.committedOps                       272352                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.305394                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.305394                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.274457                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.274457                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  450976                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 240238                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1042734                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  135527                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  73042                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    15                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          117.524068                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              71972                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              336                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           214.202381                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   117.524068                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.114770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.114770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          336                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           146195                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          146195                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        70228                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          70228                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1740                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1740                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data        71968                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           71968                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        71968                       # number of overall hits
system.cpu3.dcache.overall_hits::total          71968                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          821                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          821                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data          122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          122                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            6                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          943                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           943                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          949                       # number of overall misses
system.cpu3.dcache.overall_misses::total          949                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     14250483                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     14250483                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      3372250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3372250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        38999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        38999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     17622733                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     17622733                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     17622733                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     17622733                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        71049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        71049                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1862                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        72911                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        72911                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        72917                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        72917                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011555                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011555                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.065521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.065521                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.012934                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012934                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013015                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013015                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17357.470158                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17357.470158                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 27641.393443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 27641.393443                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12999.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12999.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 18687.945917                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 18687.945917                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 18569.792413                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18569.792413                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1424                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              170                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.376471                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          539                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          539                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          601                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          601                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          282                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          345                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5688758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5688758                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1196000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1196000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       171500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        28501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        28501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      6884758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      6884758                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      7056258                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7056258                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.032223                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.032223                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004691                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004691                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004731                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004731                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20172.900709                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20172.900709                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 19933.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 19933.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 57166.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 57166.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  9500.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9500.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 20130.871345                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20130.871345                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 20452.921739                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20452.921739                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           18.119903                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              34465                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           689.300000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    18.119903                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.035390                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.035390                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            69118                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           69118                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        34465                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          34465                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        34465                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           34465                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        34465                       # number of overall hits
system.cpu3.icache.overall_hits::total          34465                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           69                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           69                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           69                       # number of overall misses
system.cpu3.icache.overall_misses::total           69                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4586750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4586750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4586750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4586750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4586750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4586750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        34534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        34534                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        34534                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        34534                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        34534                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        34534                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001998                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001998                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001998                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001998                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001998                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001998                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 66474.637681                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66474.637681                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 66474.637681                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66474.637681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 66474.637681                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66474.637681                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3573750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3573750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3573750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3573750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3573750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3573750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001448                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001448                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001448                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001448                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        71475                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        71475                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        71475                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        71475                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        71475                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        71475                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1820                       # Transaction distribution
system.membus.trans_dist::ReadResp               1819                       # Transaction distribution
system.membus.trans_dist::Writeback                92                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               930                       # Transaction distribution
system.membus.trans_dist::ReadExResp              930                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          391                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        66560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  121216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              961                       # Total snoops (count)
system.membus.snoop_fanout::samples              2863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    2863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                2863                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3883499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3220250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5047994                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy             261000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1794951                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer9.occupancy             285750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1788460                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer13.occupancy            268250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1752241                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
