#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: icsc_ndln_32_opt_compute_units.h
#include "icsc_ndln_32_opt_compute_units.h"

struct in_in_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-608, 2528], [0, 1098]}
	// Capacity: 102
	// # of read delays: 4
  // 0, 1, 100, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 98> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_99() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_100() {
		return f4;
	}

	inline hw_uint<16> peek_101() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 98
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 98 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-607, 2497], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-598, 2506], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-597, 2507], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-596, 2508], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-595, 2509], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-594, 2510], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-593, 2511], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-592, 2512], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-591, 2513], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-590, 2514], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-589, 2515], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-606, 2498], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-588, 2516], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-587, 2517], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-586, 2518], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-585, 2519], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-584, 2520], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-583, 2521], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-582, 2522], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-581, 2523], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-580, 2524], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-579, 2525], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-605, 2499], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-578, 2526], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-609, 2527], [0, 1099]}
	// Capacity: 103
	// # of read delays: 4
  // 0, 1, 101, 102
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}

	inline hw_uint<16> peek_102() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-604, 2500], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-603, 2501], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-602, 2502], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-601, 2503], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-600, 2504], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-599, 2505], [0, 1099]}
	// Capacity: 102
	// # of read delays: 3
  // 0, 1, 101
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 99> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_100() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_101() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 99
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 99 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cache {
  // # of banks: 32
  in_in_update_0_write0_merged_banks_4_cache in_in_update_0_write0_merged_banks_4;
  in_in_update_0_write1_merged_banks_4_cache in_in_update_0_write1_merged_banks_4;
  in_in_update_0_write10_merged_banks_4_cache in_in_update_0_write10_merged_banks_4;
  in_in_update_0_write11_merged_banks_4_cache in_in_update_0_write11_merged_banks_4;
  in_in_update_0_write12_merged_banks_4_cache in_in_update_0_write12_merged_banks_4;
  in_in_update_0_write13_merged_banks_4_cache in_in_update_0_write13_merged_banks_4;
  in_in_update_0_write14_merged_banks_4_cache in_in_update_0_write14_merged_banks_4;
  in_in_update_0_write15_merged_banks_4_cache in_in_update_0_write15_merged_banks_4;
  in_in_update_0_write16_merged_banks_4_cache in_in_update_0_write16_merged_banks_4;
  in_in_update_0_write17_merged_banks_4_cache in_in_update_0_write17_merged_banks_4;
  in_in_update_0_write18_merged_banks_4_cache in_in_update_0_write18_merged_banks_4;
  in_in_update_0_write19_merged_banks_4_cache in_in_update_0_write19_merged_banks_4;
  in_in_update_0_write2_merged_banks_4_cache in_in_update_0_write2_merged_banks_4;
  in_in_update_0_write20_merged_banks_4_cache in_in_update_0_write20_merged_banks_4;
  in_in_update_0_write21_merged_banks_4_cache in_in_update_0_write21_merged_banks_4;
  in_in_update_0_write22_merged_banks_4_cache in_in_update_0_write22_merged_banks_4;
  in_in_update_0_write23_merged_banks_4_cache in_in_update_0_write23_merged_banks_4;
  in_in_update_0_write24_merged_banks_4_cache in_in_update_0_write24_merged_banks_4;
  in_in_update_0_write25_merged_banks_4_cache in_in_update_0_write25_merged_banks_4;
  in_in_update_0_write26_merged_banks_4_cache in_in_update_0_write26_merged_banks_4;
  in_in_update_0_write27_merged_banks_4_cache in_in_update_0_write27_merged_banks_4;
  in_in_update_0_write28_merged_banks_4_cache in_in_update_0_write28_merged_banks_4;
  in_in_update_0_write29_merged_banks_4_cache in_in_update_0_write29_merged_banks_4;
  in_in_update_0_write3_merged_banks_4_cache in_in_update_0_write3_merged_banks_4;
  in_in_update_0_write30_merged_banks_4_cache in_in_update_0_write30_merged_banks_4;
  in_in_update_0_write31_merged_banks_4_cache in_in_update_0_write31_merged_banks_4;
  in_in_update_0_write4_merged_banks_4_cache in_in_update_0_write4_merged_banks_4;
  in_in_update_0_write5_merged_banks_4_cache in_in_update_0_write5_merged_banks_4;
  in_in_update_0_write6_merged_banks_4_cache in_in_update_0_write6_merged_banks_4;
  in_in_update_0_write7_merged_banks_4_cache in_in_update_0_write7_merged_banks_4;
  in_in_update_0_write8_merged_banks_4_cache in_in_update_0_write8_merged_banks_4;
  in_in_update_0_write9_merged_banks_4_cache in_in_update_0_write9_merged_banks_4;
};



inline void in_in_update_0_write0_write(hw_uint<16>& in_in_update_0_write0, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write0_merged_banks_4.push(in_in_update_0_write0);
}

inline void in_in_update_0_write1_write(hw_uint<16>& in_in_update_0_write1, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write1_merged_banks_4.push(in_in_update_0_write1);
}

inline void in_in_update_0_write10_write(hw_uint<16>& in_in_update_0_write10, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write10_merged_banks_4.push(in_in_update_0_write10);
}

inline void in_in_update_0_write11_write(hw_uint<16>& in_in_update_0_write11, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write11_merged_banks_4.push(in_in_update_0_write11);
}

inline void in_in_update_0_write12_write(hw_uint<16>& in_in_update_0_write12, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write12_merged_banks_4.push(in_in_update_0_write12);
}

inline void in_in_update_0_write13_write(hw_uint<16>& in_in_update_0_write13, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write13_merged_banks_4.push(in_in_update_0_write13);
}

inline void in_in_update_0_write14_write(hw_uint<16>& in_in_update_0_write14, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write14_merged_banks_4.push(in_in_update_0_write14);
}

inline void in_in_update_0_write15_write(hw_uint<16>& in_in_update_0_write15, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write15_merged_banks_4.push(in_in_update_0_write15);
}

inline void in_in_update_0_write16_write(hw_uint<16>& in_in_update_0_write16, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write16_merged_banks_4.push(in_in_update_0_write16);
}

inline void in_in_update_0_write17_write(hw_uint<16>& in_in_update_0_write17, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write17_merged_banks_4.push(in_in_update_0_write17);
}

inline void in_in_update_0_write18_write(hw_uint<16>& in_in_update_0_write18, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write18_merged_banks_4.push(in_in_update_0_write18);
}

inline void in_in_update_0_write19_write(hw_uint<16>& in_in_update_0_write19, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write19_merged_banks_4.push(in_in_update_0_write19);
}

inline void in_in_update_0_write2_write(hw_uint<16>& in_in_update_0_write2, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write2_merged_banks_4.push(in_in_update_0_write2);
}

inline void in_in_update_0_write20_write(hw_uint<16>& in_in_update_0_write20, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write20_merged_banks_4.push(in_in_update_0_write20);
}

inline void in_in_update_0_write21_write(hw_uint<16>& in_in_update_0_write21, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write21_merged_banks_4.push(in_in_update_0_write21);
}

inline void in_in_update_0_write22_write(hw_uint<16>& in_in_update_0_write22, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write22_merged_banks_4.push(in_in_update_0_write22);
}

inline void in_in_update_0_write23_write(hw_uint<16>& in_in_update_0_write23, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write23_merged_banks_4.push(in_in_update_0_write23);
}

inline void in_in_update_0_write24_write(hw_uint<16>& in_in_update_0_write24, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write24_merged_banks_4.push(in_in_update_0_write24);
}

inline void in_in_update_0_write25_write(hw_uint<16>& in_in_update_0_write25, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write25_merged_banks_4.push(in_in_update_0_write25);
}

inline void in_in_update_0_write26_write(hw_uint<16>& in_in_update_0_write26, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write26_merged_banks_4.push(in_in_update_0_write26);
}

inline void in_in_update_0_write27_write(hw_uint<16>& in_in_update_0_write27, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write27_merged_banks_4.push(in_in_update_0_write27);
}

inline void in_in_update_0_write28_write(hw_uint<16>& in_in_update_0_write28, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write28_merged_banks_4.push(in_in_update_0_write28);
}

inline void in_in_update_0_write29_write(hw_uint<16>& in_in_update_0_write29, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write29_merged_banks_4.push(in_in_update_0_write29);
}

inline void in_in_update_0_write3_write(hw_uint<16>& in_in_update_0_write3, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write3_merged_banks_4.push(in_in_update_0_write3);
}

inline void in_in_update_0_write30_write(hw_uint<16>& in_in_update_0_write30, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write30_merged_banks_4.push(in_in_update_0_write30);
}

inline void in_in_update_0_write31_write(hw_uint<16>& in_in_update_0_write31, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write31_merged_banks_4.push(in_in_update_0_write31);
}

inline void in_in_update_0_write4_write(hw_uint<16>& in_in_update_0_write4, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write4_merged_banks_4.push(in_in_update_0_write4);
}

inline void in_in_update_0_write5_write(hw_uint<16>& in_in_update_0_write5, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write5_merged_banks_4.push(in_in_update_0_write5);
}

inline void in_in_update_0_write6_write(hw_uint<16>& in_in_update_0_write6, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write6_merged_banks_4.push(in_in_update_0_write6);
}

inline void in_in_update_0_write7_write(hw_uint<16>& in_in_update_0_write7, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write7_merged_banks_4.push(in_in_update_0_write7);
}

inline void in_in_update_0_write8_write(hw_uint<16>& in_in_update_0_write8, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write8_merged_banks_4.push(in_in_update_0_write8);
}

inline void in_in_update_0_write9_write(hw_uint<16>& in_in_update_0_write9, in_cache& in, int d0, int d1, int dynamic_address) {
  in.in_in_update_0_write9_merged_banks_4.push(in_in_update_0_write9);
}

inline hw_uint<16> stg0_rd0_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd0 read pattern: { stg0_update_0[d0, d1] -> in[-1 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_4.peek_102();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> stg0_rd1_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd1 read pattern: { stg0_update_0[d0, d1] -> in[32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_4.peek_101();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> stg0_rd10_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd10 read pattern: { stg0_update_0[d0, d1] -> in[2 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_4.peek_1();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> stg0_rd100_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd100 read pattern: { stg0_update_0[d0, d1] -> in[24 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_4.peek_101();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> stg0_rd101_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd101 read pattern: { stg0_update_0[d0, d1] -> in[25 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_4.peek_101();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> stg0_rd102_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd102 read pattern: { stg0_update_0[d0, d1] -> in[25 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_4.peek_1();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> stg0_rd103_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd103 read pattern: { stg0_update_0[d0, d1] -> in[26 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_4.peek_101();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> stg0_rd104_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd104 read pattern: { stg0_update_0[d0, d1] -> in[25 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_4.peek_101();
  return value_in_in_update_0_write25;
  return 0;
}

inline hw_uint<16> stg0_rd105_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd105 read pattern: { stg0_update_0[d0, d1] -> in[26 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_4.peek_101();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> stg0_rd106_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd106 read pattern: { stg0_update_0[d0, d1] -> in[26 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_4.peek_1();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> stg0_rd107_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd107 read pattern: { stg0_update_0[d0, d1] -> in[27 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_4.peek_101();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> stg0_rd108_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd108 read pattern: { stg0_update_0[d0, d1] -> in[26 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write26 = in.in_in_update_0_write26_merged_banks_4.peek_101();
  return value_in_in_update_0_write26;
  return 0;
}

inline hw_uint<16> stg0_rd109_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd109 read pattern: { stg0_update_0[d0, d1] -> in[27 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_4.peek_101();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> stg0_rd11_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd11 read pattern: { stg0_update_0[d0, d1] -> in[3 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_4.peek_101();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> stg0_rd110_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd110 read pattern: { stg0_update_0[d0, d1] -> in[27 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_4.peek_1();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> stg0_rd111_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd111 read pattern: { stg0_update_0[d0, d1] -> in[28 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_4.peek_101();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> stg0_rd112_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd112 read pattern: { stg0_update_0[d0, d1] -> in[27 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write27 = in.in_in_update_0_write27_merged_banks_4.peek_101();
  return value_in_in_update_0_write27;
  return 0;
}

inline hw_uint<16> stg0_rd113_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd113 read pattern: { stg0_update_0[d0, d1] -> in[28 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_4.peek_101();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> stg0_rd114_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd114 read pattern: { stg0_update_0[d0, d1] -> in[28 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_4.peek_1();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> stg0_rd115_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd115 read pattern: { stg0_update_0[d0, d1] -> in[29 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_4.peek_101();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> stg0_rd116_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd116 read pattern: { stg0_update_0[d0, d1] -> in[28 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write28 = in.in_in_update_0_write28_merged_banks_4.peek_101();
  return value_in_in_update_0_write28;
  return 0;
}

inline hw_uint<16> stg0_rd117_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd117 read pattern: { stg0_update_0[d0, d1] -> in[29 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_4.peek_101();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> stg0_rd118_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd118 read pattern: { stg0_update_0[d0, d1] -> in[29 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_4.peek_1();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> stg0_rd119_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd119 read pattern: { stg0_update_0[d0, d1] -> in[30 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_4.peek_101();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> stg0_rd12_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd12 read pattern: { stg0_update_0[d0, d1] -> in[2 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_4.peek_101();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> stg0_rd120_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd120 read pattern: { stg0_update_0[d0, d1] -> in[29 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write29 = in.in_in_update_0_write29_merged_banks_4.peek_101();
  return value_in_in_update_0_write29;
  return 0;
}

inline hw_uint<16> stg0_rd121_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd121 read pattern: { stg0_update_0[d0, d1] -> in[30 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_4.peek_101();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> stg0_rd122_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd122 read pattern: { stg0_update_0[d0, d1] -> in[30 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_4.peek_1();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> stg0_rd123_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd123 read pattern: { stg0_update_0[d0, d1] -> in[31 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_4.peek_101();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> stg0_rd124_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd124 read pattern: { stg0_update_0[d0, d1] -> in[30 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write30 = in.in_in_update_0_write30_merged_banks_4.peek_101();
  return value_in_in_update_0_write30;
  return 0;
}

inline hw_uint<16> stg0_rd125_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd125 read pattern: { stg0_update_0[d0, d1] -> in[31 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_4.peek_101();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> stg0_rd126_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd126 read pattern: { stg0_update_0[d0, d1] -> in[31 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write31 = in.in_in_update_0_write31_merged_banks_4.peek_1();
  return value_in_in_update_0_write31;
  return 0;
}

inline hw_uint<16> stg0_rd127_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd127 read pattern: { stg0_update_0[d0, d1] -> in[32 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_4.peek_100();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> stg0_rd13_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd13 read pattern: { stg0_update_0[d0, d1] -> in[3 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_4.peek_101();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> stg0_rd14_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd14 read pattern: { stg0_update_0[d0, d1] -> in[3 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_4.peek_1();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> stg0_rd15_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd15 read pattern: { stg0_update_0[d0, d1] -> in[4 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_4.peek_101();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> stg0_rd16_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd16 read pattern: { stg0_update_0[d0, d1] -> in[3 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write3 = in.in_in_update_0_write3_merged_banks_4.peek_101();
  return value_in_in_update_0_write3;
  return 0;
}

inline hw_uint<16> stg0_rd17_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd17 read pattern: { stg0_update_0[d0, d1] -> in[4 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_4.peek_101();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> stg0_rd18_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd18 read pattern: { stg0_update_0[d0, d1] -> in[4 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_4.peek_1();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> stg0_rd19_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd19 read pattern: { stg0_update_0[d0, d1] -> in[5 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_4.peek_101();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> stg0_rd2_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd2 read pattern: { stg0_update_0[d0, d1] -> in[32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_4.peek_1();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> stg0_rd20_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd20 read pattern: { stg0_update_0[d0, d1] -> in[4 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write4 = in.in_in_update_0_write4_merged_banks_4.peek_101();
  return value_in_in_update_0_write4;
  return 0;
}

inline hw_uint<16> stg0_rd21_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd21 read pattern: { stg0_update_0[d0, d1] -> in[5 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_4.peek_101();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> stg0_rd22_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd22 read pattern: { stg0_update_0[d0, d1] -> in[5 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_4.peek_1();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> stg0_rd23_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd23 read pattern: { stg0_update_0[d0, d1] -> in[6 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_4.peek_101();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> stg0_rd24_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd24 read pattern: { stg0_update_0[d0, d1] -> in[5 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write5 = in.in_in_update_0_write5_merged_banks_4.peek_101();
  return value_in_in_update_0_write5;
  return 0;
}

inline hw_uint<16> stg0_rd25_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd25 read pattern: { stg0_update_0[d0, d1] -> in[6 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_4.peek_101();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> stg0_rd26_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd26 read pattern: { stg0_update_0[d0, d1] -> in[6 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_4.peek_1();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> stg0_rd27_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd27 read pattern: { stg0_update_0[d0, d1] -> in[7 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_4.peek_101();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> stg0_rd28_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd28 read pattern: { stg0_update_0[d0, d1] -> in[6 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write6 = in.in_in_update_0_write6_merged_banks_4.peek_101();
  return value_in_in_update_0_write6;
  return 0;
}

inline hw_uint<16> stg0_rd29_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd29 read pattern: { stg0_update_0[d0, d1] -> in[7 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_4.peek_101();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> stg0_rd3_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd3 read pattern: { stg0_update_0[d0, d1] -> in[1 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_4.peek_101();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> stg0_rd30_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd30 read pattern: { stg0_update_0[d0, d1] -> in[7 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_4.peek_1();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> stg0_rd31_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd31 read pattern: { stg0_update_0[d0, d1] -> in[8 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_4.peek_101();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> stg0_rd32_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd32 read pattern: { stg0_update_0[d0, d1] -> in[7 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write7 = in.in_in_update_0_write7_merged_banks_4.peek_101();
  return value_in_in_update_0_write7;
  return 0;
}

inline hw_uint<16> stg0_rd33_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd33 read pattern: { stg0_update_0[d0, d1] -> in[8 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_4.peek_101();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> stg0_rd34_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd34 read pattern: { stg0_update_0[d0, d1] -> in[8 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_4.peek_1();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> stg0_rd35_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd35 read pattern: { stg0_update_0[d0, d1] -> in[9 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_4.peek_101();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> stg0_rd36_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd36 read pattern: { stg0_update_0[d0, d1] -> in[8 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write8 = in.in_in_update_0_write8_merged_banks_4.peek_101();
  return value_in_in_update_0_write8;
  return 0;
}

inline hw_uint<16> stg0_rd37_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd37 read pattern: { stg0_update_0[d0, d1] -> in[9 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_4.peek_101();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> stg0_rd38_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd38 read pattern: { stg0_update_0[d0, d1] -> in[9 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_4.peek_1();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> stg0_rd39_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd39 read pattern: { stg0_update_0[d0, d1] -> in[10 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_4.peek_101();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> stg0_rd4_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd4 read pattern: { stg0_update_0[d0, d1] -> in[32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write0 = in.in_in_update_0_write0_merged_banks_4.peek_101();
  return value_in_in_update_0_write0;
  return 0;
}

inline hw_uint<16> stg0_rd40_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd40 read pattern: { stg0_update_0[d0, d1] -> in[9 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write9 = in.in_in_update_0_write9_merged_banks_4.peek_101();
  return value_in_in_update_0_write9;
  return 0;
}

inline hw_uint<16> stg0_rd41_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd41 read pattern: { stg0_update_0[d0, d1] -> in[10 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_4.peek_101();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> stg0_rd42_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd42 read pattern: { stg0_update_0[d0, d1] -> in[10 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_4.peek_1();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> stg0_rd43_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd43 read pattern: { stg0_update_0[d0, d1] -> in[11 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_4.peek_101();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> stg0_rd44_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd44 read pattern: { stg0_update_0[d0, d1] -> in[10 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write10 = in.in_in_update_0_write10_merged_banks_4.peek_101();
  return value_in_in_update_0_write10;
  return 0;
}

inline hw_uint<16> stg0_rd45_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd45 read pattern: { stg0_update_0[d0, d1] -> in[11 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_4.peek_101();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> stg0_rd46_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd46 read pattern: { stg0_update_0[d0, d1] -> in[11 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_4.peek_1();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> stg0_rd47_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd47 read pattern: { stg0_update_0[d0, d1] -> in[12 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_4.peek_101();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> stg0_rd48_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd48 read pattern: { stg0_update_0[d0, d1] -> in[11 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write11 = in.in_in_update_0_write11_merged_banks_4.peek_101();
  return value_in_in_update_0_write11;
  return 0;
}

inline hw_uint<16> stg0_rd49_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd49 read pattern: { stg0_update_0[d0, d1] -> in[12 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_4.peek_101();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> stg0_rd5_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd5 read pattern: { stg0_update_0[d0, d1] -> in[1 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_4.peek_101();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> stg0_rd50_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd50 read pattern: { stg0_update_0[d0, d1] -> in[12 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_4.peek_1();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> stg0_rd51_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd51 read pattern: { stg0_update_0[d0, d1] -> in[13 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_4.peek_101();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> stg0_rd52_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd52 read pattern: { stg0_update_0[d0, d1] -> in[12 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write12 = in.in_in_update_0_write12_merged_banks_4.peek_101();
  return value_in_in_update_0_write12;
  return 0;
}

inline hw_uint<16> stg0_rd53_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd53 read pattern: { stg0_update_0[d0, d1] -> in[13 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_4.peek_101();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> stg0_rd54_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd54 read pattern: { stg0_update_0[d0, d1] -> in[13 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_4.peek_1();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> stg0_rd55_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd55 read pattern: { stg0_update_0[d0, d1] -> in[14 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_4.peek_101();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> stg0_rd56_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd56 read pattern: { stg0_update_0[d0, d1] -> in[13 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write13 = in.in_in_update_0_write13_merged_banks_4.peek_101();
  return value_in_in_update_0_write13;
  return 0;
}

inline hw_uint<16> stg0_rd57_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd57 read pattern: { stg0_update_0[d0, d1] -> in[14 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_4.peek_101();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> stg0_rd58_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd58 read pattern: { stg0_update_0[d0, d1] -> in[14 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_4.peek_1();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> stg0_rd59_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd59 read pattern: { stg0_update_0[d0, d1] -> in[15 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_4.peek_101();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> stg0_rd6_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd6 read pattern: { stg0_update_0[d0, d1] -> in[1 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_4.peek_1();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> stg0_rd60_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd60 read pattern: { stg0_update_0[d0, d1] -> in[14 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write14 = in.in_in_update_0_write14_merged_banks_4.peek_101();
  return value_in_in_update_0_write14;
  return 0;
}

inline hw_uint<16> stg0_rd61_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd61 read pattern: { stg0_update_0[d0, d1] -> in[15 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_4.peek_101();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> stg0_rd62_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd62 read pattern: { stg0_update_0[d0, d1] -> in[15 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_4.peek_1();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> stg0_rd63_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd63 read pattern: { stg0_update_0[d0, d1] -> in[16 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_4.peek_101();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> stg0_rd64_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd64 read pattern: { stg0_update_0[d0, d1] -> in[15 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write15 = in.in_in_update_0_write15_merged_banks_4.peek_101();
  return value_in_in_update_0_write15;
  return 0;
}

inline hw_uint<16> stg0_rd65_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd65 read pattern: { stg0_update_0[d0, d1] -> in[16 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_4.peek_101();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> stg0_rd66_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd66 read pattern: { stg0_update_0[d0, d1] -> in[16 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_4.peek_1();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> stg0_rd67_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd67 read pattern: { stg0_update_0[d0, d1] -> in[17 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_4.peek_101();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> stg0_rd68_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd68 read pattern: { stg0_update_0[d0, d1] -> in[16 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write16 = in.in_in_update_0_write16_merged_banks_4.peek_101();
  return value_in_in_update_0_write16;
  return 0;
}

inline hw_uint<16> stg0_rd69_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd69 read pattern: { stg0_update_0[d0, d1] -> in[17 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_4.peek_101();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> stg0_rd7_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd7 read pattern: { stg0_update_0[d0, d1] -> in[2 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_4.peek_101();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> stg0_rd70_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd70 read pattern: { stg0_update_0[d0, d1] -> in[17 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_4.peek_1();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> stg0_rd71_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd71 read pattern: { stg0_update_0[d0, d1] -> in[18 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_4.peek_101();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> stg0_rd72_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd72 read pattern: { stg0_update_0[d0, d1] -> in[17 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write17 = in.in_in_update_0_write17_merged_banks_4.peek_101();
  return value_in_in_update_0_write17;
  return 0;
}

inline hw_uint<16> stg0_rd73_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd73 read pattern: { stg0_update_0[d0, d1] -> in[18 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_4.peek_101();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> stg0_rd74_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd74 read pattern: { stg0_update_0[d0, d1] -> in[18 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_4.peek_1();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> stg0_rd75_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd75 read pattern: { stg0_update_0[d0, d1] -> in[19 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_4.peek_101();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> stg0_rd76_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd76 read pattern: { stg0_update_0[d0, d1] -> in[18 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write18 = in.in_in_update_0_write18_merged_banks_4.peek_101();
  return value_in_in_update_0_write18;
  return 0;
}

inline hw_uint<16> stg0_rd77_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd77 read pattern: { stg0_update_0[d0, d1] -> in[19 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_4.peek_101();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> stg0_rd78_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd78 read pattern: { stg0_update_0[d0, d1] -> in[19 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_4.peek_1();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> stg0_rd79_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd79 read pattern: { stg0_update_0[d0, d1] -> in[20 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_4.peek_101();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> stg0_rd8_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd8 read pattern: { stg0_update_0[d0, d1] -> in[1 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write1 = in.in_in_update_0_write1_merged_banks_4.peek_101();
  return value_in_in_update_0_write1;
  return 0;
}

inline hw_uint<16> stg0_rd80_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd80 read pattern: { stg0_update_0[d0, d1] -> in[19 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write19 = in.in_in_update_0_write19_merged_banks_4.peek_101();
  return value_in_in_update_0_write19;
  return 0;
}

inline hw_uint<16> stg0_rd81_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd81 read pattern: { stg0_update_0[d0, d1] -> in[20 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_4.peek_101();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> stg0_rd82_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd82 read pattern: { stg0_update_0[d0, d1] -> in[20 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_4.peek_1();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> stg0_rd83_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd83 read pattern: { stg0_update_0[d0, d1] -> in[21 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_4.peek_101();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> stg0_rd84_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd84 read pattern: { stg0_update_0[d0, d1] -> in[20 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write20 = in.in_in_update_0_write20_merged_banks_4.peek_101();
  return value_in_in_update_0_write20;
  return 0;
}

inline hw_uint<16> stg0_rd85_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd85 read pattern: { stg0_update_0[d0, d1] -> in[21 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_4.peek_101();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> stg0_rd86_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd86 read pattern: { stg0_update_0[d0, d1] -> in[21 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_4.peek_1();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> stg0_rd87_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd87 read pattern: { stg0_update_0[d0, d1] -> in[22 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_4.peek_101();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> stg0_rd88_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd88 read pattern: { stg0_update_0[d0, d1] -> in[21 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write21 = in.in_in_update_0_write21_merged_banks_4.peek_101();
  return value_in_in_update_0_write21;
  return 0;
}

inline hw_uint<16> stg0_rd89_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd89 read pattern: { stg0_update_0[d0, d1] -> in[22 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_4.peek_101();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> stg0_rd9_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd9 read pattern: { stg0_update_0[d0, d1] -> in[2 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write2 = in.in_in_update_0_write2_merged_banks_4.peek_101();
  return value_in_in_update_0_write2;
  return 0;
}

inline hw_uint<16> stg0_rd90_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd90 read pattern: { stg0_update_0[d0, d1] -> in[22 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_4.peek_1();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> stg0_rd91_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd91 read pattern: { stg0_update_0[d0, d1] -> in[23 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_4.peek_101();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> stg0_rd92_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd92 read pattern: { stg0_update_0[d0, d1] -> in[22 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write22 = in.in_in_update_0_write22_merged_banks_4.peek_101();
  return value_in_in_update_0_write22;
  return 0;
}

inline hw_uint<16> stg0_rd93_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd93 read pattern: { stg0_update_0[d0, d1] -> in[23 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_4.peek_101();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> stg0_rd94_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd94 read pattern: { stg0_update_0[d0, d1] -> in[23 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_4.peek_1();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> stg0_rd95_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd95 read pattern: { stg0_update_0[d0, d1] -> in[24 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_4.peek_101();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> stg0_rd96_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd96 read pattern: { stg0_update_0[d0, d1] -> in[23 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write23 = in.in_in_update_0_write23_merged_banks_4.peek_101();
  return value_in_in_update_0_write23;
  return 0;
}

inline hw_uint<16> stg0_rd97_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd97 read pattern: { stg0_update_0[d0, d1] -> in[24 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_4.peek_101();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> stg0_rd98_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd98 read pattern: { stg0_update_0[d0, d1] -> in[24 + 32d0, 1 + d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write24 = in.in_in_update_0_write24_merged_banks_4.peek_1();
  return value_in_in_update_0_write24;
  return 0;
}

inline hw_uint<16> stg0_rd99_select(in_cache& in, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_rd99 read pattern: { stg0_update_0[d0, d1] -> in[25 + 32d0, d1] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Read schedule : { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  // Write schedule: { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
  auto value_in_in_update_0_write25 = in.in_in_update_0_write25_merged_banks_4.peek_101();
  return value_in_in_update_0_write25;
  return 0;
}

// # of bundles = 2
// in_update_0_write
//	in_in_update_0_write0
//	in_in_update_0_write1
//	in_in_update_0_write2
//	in_in_update_0_write3
//	in_in_update_0_write4
//	in_in_update_0_write5
//	in_in_update_0_write6
//	in_in_update_0_write7
//	in_in_update_0_write8
//	in_in_update_0_write9
//	in_in_update_0_write10
//	in_in_update_0_write11
//	in_in_update_0_write12
//	in_in_update_0_write13
//	in_in_update_0_write14
//	in_in_update_0_write15
//	in_in_update_0_write16
//	in_in_update_0_write17
//	in_in_update_0_write18
//	in_in_update_0_write19
//	in_in_update_0_write20
//	in_in_update_0_write21
//	in_in_update_0_write22
//	in_in_update_0_write23
//	in_in_update_0_write24
//	in_in_update_0_write25
//	in_in_update_0_write26
//	in_in_update_0_write27
//	in_in_update_0_write28
//	in_in_update_0_write29
//	in_in_update_0_write30
//	in_in_update_0_write31
inline void in_in_update_0_write_bundle_write(hw_uint<512>& in_update_0_write, in_cache& in, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_in_update_0_write0_res = in_update_0_write.extract<0, 15>();
	in_in_update_0_write0_write(in_in_update_0_write0_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write1_res = in_update_0_write.extract<16, 31>();
	in_in_update_0_write1_write(in_in_update_0_write1_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write2_res = in_update_0_write.extract<32, 47>();
	in_in_update_0_write2_write(in_in_update_0_write2_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write3_res = in_update_0_write.extract<48, 63>();
	in_in_update_0_write3_write(in_in_update_0_write3_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write4_res = in_update_0_write.extract<64, 79>();
	in_in_update_0_write4_write(in_in_update_0_write4_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write5_res = in_update_0_write.extract<80, 95>();
	in_in_update_0_write5_write(in_in_update_0_write5_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write6_res = in_update_0_write.extract<96, 111>();
	in_in_update_0_write6_write(in_in_update_0_write6_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write7_res = in_update_0_write.extract<112, 127>();
	in_in_update_0_write7_write(in_in_update_0_write7_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write8_res = in_update_0_write.extract<128, 143>();
	in_in_update_0_write8_write(in_in_update_0_write8_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write9_res = in_update_0_write.extract<144, 159>();
	in_in_update_0_write9_write(in_in_update_0_write9_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write10_res = in_update_0_write.extract<160, 175>();
	in_in_update_0_write10_write(in_in_update_0_write10_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write11_res = in_update_0_write.extract<176, 191>();
	in_in_update_0_write11_write(in_in_update_0_write11_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write12_res = in_update_0_write.extract<192, 207>();
	in_in_update_0_write12_write(in_in_update_0_write12_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write13_res = in_update_0_write.extract<208, 223>();
	in_in_update_0_write13_write(in_in_update_0_write13_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write14_res = in_update_0_write.extract<224, 239>();
	in_in_update_0_write14_write(in_in_update_0_write14_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write15_res = in_update_0_write.extract<240, 255>();
	in_in_update_0_write15_write(in_in_update_0_write15_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write16_res = in_update_0_write.extract<256, 271>();
	in_in_update_0_write16_write(in_in_update_0_write16_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write17_res = in_update_0_write.extract<272, 287>();
	in_in_update_0_write17_write(in_in_update_0_write17_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write18_res = in_update_0_write.extract<288, 303>();
	in_in_update_0_write18_write(in_in_update_0_write18_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write19_res = in_update_0_write.extract<304, 319>();
	in_in_update_0_write19_write(in_in_update_0_write19_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write20_res = in_update_0_write.extract<320, 335>();
	in_in_update_0_write20_write(in_in_update_0_write20_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write21_res = in_update_0_write.extract<336, 351>();
	in_in_update_0_write21_write(in_in_update_0_write21_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write22_res = in_update_0_write.extract<352, 367>();
	in_in_update_0_write22_write(in_in_update_0_write22_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write23_res = in_update_0_write.extract<368, 383>();
	in_in_update_0_write23_write(in_in_update_0_write23_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write24_res = in_update_0_write.extract<384, 399>();
	in_in_update_0_write24_write(in_in_update_0_write24_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write25_res = in_update_0_write.extract<400, 415>();
	in_in_update_0_write25_write(in_in_update_0_write25_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write26_res = in_update_0_write.extract<416, 431>();
	in_in_update_0_write26_write(in_in_update_0_write26_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write27_res = in_update_0_write.extract<432, 447>();
	in_in_update_0_write27_write(in_in_update_0_write27_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write28_res = in_update_0_write.extract<448, 463>();
	in_in_update_0_write28_write(in_in_update_0_write28_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write29_res = in_update_0_write.extract<464, 479>();
	in_in_update_0_write29_write(in_in_update_0_write29_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write30_res = in_update_0_write.extract<480, 495>();
	in_in_update_0_write30_write(in_in_update_0_write30_res, in, d0, d1, dynamic_address);
	hw_uint<16> in_in_update_0_write31_res = in_update_0_write.extract<496, 511>();
	in_in_update_0_write31_write(in_in_update_0_write31_res, in, d0, d1, dynamic_address);
}

// stg0_update_0_read
//	stg0_rd0
//	stg0_rd1
//	stg0_rd2
//	stg0_rd3
//	stg0_rd4
//	stg0_rd5
//	stg0_rd6
//	stg0_rd7
//	stg0_rd8
//	stg0_rd9
//	stg0_rd10
//	stg0_rd11
//	stg0_rd12
//	stg0_rd13
//	stg0_rd14
//	stg0_rd15
//	stg0_rd16
//	stg0_rd17
//	stg0_rd18
//	stg0_rd19
//	stg0_rd20
//	stg0_rd21
//	stg0_rd22
//	stg0_rd23
//	stg0_rd24
//	stg0_rd25
//	stg0_rd26
//	stg0_rd27
//	stg0_rd28
//	stg0_rd29
//	stg0_rd30
//	stg0_rd31
//	stg0_rd32
//	stg0_rd33
//	stg0_rd34
//	stg0_rd35
//	stg0_rd36
//	stg0_rd37
//	stg0_rd38
//	stg0_rd39
//	stg0_rd40
//	stg0_rd41
//	stg0_rd42
//	stg0_rd43
//	stg0_rd44
//	stg0_rd45
//	stg0_rd46
//	stg0_rd47
//	stg0_rd48
//	stg0_rd49
//	stg0_rd50
//	stg0_rd51
//	stg0_rd52
//	stg0_rd53
//	stg0_rd54
//	stg0_rd55
//	stg0_rd56
//	stg0_rd57
//	stg0_rd58
//	stg0_rd59
//	stg0_rd60
//	stg0_rd61
//	stg0_rd62
//	stg0_rd63
//	stg0_rd64
//	stg0_rd65
//	stg0_rd66
//	stg0_rd67
//	stg0_rd68
//	stg0_rd69
//	stg0_rd70
//	stg0_rd71
//	stg0_rd72
//	stg0_rd73
//	stg0_rd74
//	stg0_rd75
//	stg0_rd76
//	stg0_rd77
//	stg0_rd78
//	stg0_rd79
//	stg0_rd80
//	stg0_rd81
//	stg0_rd82
//	stg0_rd83
//	stg0_rd84
//	stg0_rd85
//	stg0_rd86
//	stg0_rd87
//	stg0_rd88
//	stg0_rd89
//	stg0_rd90
//	stg0_rd91
//	stg0_rd92
//	stg0_rd93
//	stg0_rd94
//	stg0_rd95
//	stg0_rd96
//	stg0_rd97
//	stg0_rd98
//	stg0_rd99
//	stg0_rd100
//	stg0_rd101
//	stg0_rd102
//	stg0_rd103
//	stg0_rd104
//	stg0_rd105
//	stg0_rd106
//	stg0_rd107
//	stg0_rd108
//	stg0_rd109
//	stg0_rd110
//	stg0_rd111
//	stg0_rd112
//	stg0_rd113
//	stg0_rd114
//	stg0_rd115
//	stg0_rd116
//	stg0_rd117
//	stg0_rd118
//	stg0_rd119
//	stg0_rd120
//	stg0_rd121
//	stg0_rd122
//	stg0_rd123
//	stg0_rd124
//	stg0_rd125
//	stg0_rd126
//	stg0_rd127
inline hw_uint<2048> in_stg0_update_0_read_bundle_read(in_cache& in, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg0_rd0
    // stg0_rd1
    // stg0_rd2
    // stg0_rd3
    // stg0_rd4
    // stg0_rd5
    // stg0_rd6
    // stg0_rd7
    // stg0_rd8
    // stg0_rd9
    // stg0_rd10
    // stg0_rd11
    // stg0_rd12
    // stg0_rd13
    // stg0_rd14
    // stg0_rd15
    // stg0_rd16
    // stg0_rd17
    // stg0_rd18
    // stg0_rd19
    // stg0_rd20
    // stg0_rd21
    // stg0_rd22
    // stg0_rd23
    // stg0_rd24
    // stg0_rd25
    // stg0_rd26
    // stg0_rd27
    // stg0_rd28
    // stg0_rd29
    // stg0_rd30
    // stg0_rd31
    // stg0_rd32
    // stg0_rd33
    // stg0_rd34
    // stg0_rd35
    // stg0_rd36
    // stg0_rd37
    // stg0_rd38
    // stg0_rd39
    // stg0_rd40
    // stg0_rd41
    // stg0_rd42
    // stg0_rd43
    // stg0_rd44
    // stg0_rd45
    // stg0_rd46
    // stg0_rd47
    // stg0_rd48
    // stg0_rd49
    // stg0_rd50
    // stg0_rd51
    // stg0_rd52
    // stg0_rd53
    // stg0_rd54
    // stg0_rd55
    // stg0_rd56
    // stg0_rd57
    // stg0_rd58
    // stg0_rd59
    // stg0_rd60
    // stg0_rd61
    // stg0_rd62
    // stg0_rd63
    // stg0_rd64
    // stg0_rd65
    // stg0_rd66
    // stg0_rd67
    // stg0_rd68
    // stg0_rd69
    // stg0_rd70
    // stg0_rd71
    // stg0_rd72
    // stg0_rd73
    // stg0_rd74
    // stg0_rd75
    // stg0_rd76
    // stg0_rd77
    // stg0_rd78
    // stg0_rd79
    // stg0_rd80
    // stg0_rd81
    // stg0_rd82
    // stg0_rd83
    // stg0_rd84
    // stg0_rd85
    // stg0_rd86
    // stg0_rd87
    // stg0_rd88
    // stg0_rd89
    // stg0_rd90
    // stg0_rd91
    // stg0_rd92
    // stg0_rd93
    // stg0_rd94
    // stg0_rd95
    // stg0_rd96
    // stg0_rd97
    // stg0_rd98
    // stg0_rd99
    // stg0_rd100
    // stg0_rd101
    // stg0_rd102
    // stg0_rd103
    // stg0_rd104
    // stg0_rd105
    // stg0_rd106
    // stg0_rd107
    // stg0_rd108
    // stg0_rd109
    // stg0_rd110
    // stg0_rd111
    // stg0_rd112
    // stg0_rd113
    // stg0_rd114
    // stg0_rd115
    // stg0_rd116
    // stg0_rd117
    // stg0_rd118
    // stg0_rd119
    // stg0_rd120
    // stg0_rd121
    // stg0_rd122
    // stg0_rd123
    // stg0_rd124
    // stg0_rd125
    // stg0_rd126
    // stg0_rd127

	hw_uint<2048> result;
	hw_uint<16> stg0_rd0_res = stg0_rd0_select(in, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg0_rd0_res);
	hw_uint<16> stg0_rd1_res = stg0_rd1_select(in, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg0_rd1_res);
	hw_uint<16> stg0_rd2_res = stg0_rd2_select(in, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg0_rd2_res);
	hw_uint<16> stg0_rd3_res = stg0_rd3_select(in, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg0_rd3_res);
	hw_uint<16> stg0_rd4_res = stg0_rd4_select(in, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg0_rd4_res);
	hw_uint<16> stg0_rd5_res = stg0_rd5_select(in, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg0_rd5_res);
	hw_uint<16> stg0_rd6_res = stg0_rd6_select(in, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg0_rd6_res);
	hw_uint<16> stg0_rd7_res = stg0_rd7_select(in, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg0_rd7_res);
	hw_uint<16> stg0_rd8_res = stg0_rd8_select(in, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg0_rd8_res);
	hw_uint<16> stg0_rd9_res = stg0_rd9_select(in, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg0_rd9_res);
	hw_uint<16> stg0_rd10_res = stg0_rd10_select(in, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg0_rd10_res);
	hw_uint<16> stg0_rd11_res = stg0_rd11_select(in, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg0_rd11_res);
	hw_uint<16> stg0_rd12_res = stg0_rd12_select(in, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg0_rd12_res);
	hw_uint<16> stg0_rd13_res = stg0_rd13_select(in, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg0_rd13_res);
	hw_uint<16> stg0_rd14_res = stg0_rd14_select(in, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg0_rd14_res);
	hw_uint<16> stg0_rd15_res = stg0_rd15_select(in, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg0_rd15_res);
	hw_uint<16> stg0_rd16_res = stg0_rd16_select(in, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg0_rd16_res);
	hw_uint<16> stg0_rd17_res = stg0_rd17_select(in, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg0_rd17_res);
	hw_uint<16> stg0_rd18_res = stg0_rd18_select(in, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg0_rd18_res);
	hw_uint<16> stg0_rd19_res = stg0_rd19_select(in, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg0_rd19_res);
	hw_uint<16> stg0_rd20_res = stg0_rd20_select(in, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg0_rd20_res);
	hw_uint<16> stg0_rd21_res = stg0_rd21_select(in, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg0_rd21_res);
	hw_uint<16> stg0_rd22_res = stg0_rd22_select(in, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg0_rd22_res);
	hw_uint<16> stg0_rd23_res = stg0_rd23_select(in, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg0_rd23_res);
	hw_uint<16> stg0_rd24_res = stg0_rd24_select(in, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg0_rd24_res);
	hw_uint<16> stg0_rd25_res = stg0_rd25_select(in, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg0_rd25_res);
	hw_uint<16> stg0_rd26_res = stg0_rd26_select(in, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg0_rd26_res);
	hw_uint<16> stg0_rd27_res = stg0_rd27_select(in, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg0_rd27_res);
	hw_uint<16> stg0_rd28_res = stg0_rd28_select(in, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg0_rd28_res);
	hw_uint<16> stg0_rd29_res = stg0_rd29_select(in, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg0_rd29_res);
	hw_uint<16> stg0_rd30_res = stg0_rd30_select(in, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg0_rd30_res);
	hw_uint<16> stg0_rd31_res = stg0_rd31_select(in, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg0_rd31_res);
	hw_uint<16> stg0_rd32_res = stg0_rd32_select(in, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg0_rd32_res);
	hw_uint<16> stg0_rd33_res = stg0_rd33_select(in, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg0_rd33_res);
	hw_uint<16> stg0_rd34_res = stg0_rd34_select(in, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg0_rd34_res);
	hw_uint<16> stg0_rd35_res = stg0_rd35_select(in, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg0_rd35_res);
	hw_uint<16> stg0_rd36_res = stg0_rd36_select(in, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg0_rd36_res);
	hw_uint<16> stg0_rd37_res = stg0_rd37_select(in, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg0_rd37_res);
	hw_uint<16> stg0_rd38_res = stg0_rd38_select(in, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg0_rd38_res);
	hw_uint<16> stg0_rd39_res = stg0_rd39_select(in, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg0_rd39_res);
	hw_uint<16> stg0_rd40_res = stg0_rd40_select(in, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg0_rd40_res);
	hw_uint<16> stg0_rd41_res = stg0_rd41_select(in, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg0_rd41_res);
	hw_uint<16> stg0_rd42_res = stg0_rd42_select(in, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg0_rd42_res);
	hw_uint<16> stg0_rd43_res = stg0_rd43_select(in, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg0_rd43_res);
	hw_uint<16> stg0_rd44_res = stg0_rd44_select(in, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg0_rd44_res);
	hw_uint<16> stg0_rd45_res = stg0_rd45_select(in, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg0_rd45_res);
	hw_uint<16> stg0_rd46_res = stg0_rd46_select(in, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg0_rd46_res);
	hw_uint<16> stg0_rd47_res = stg0_rd47_select(in, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg0_rd47_res);
	hw_uint<16> stg0_rd48_res = stg0_rd48_select(in, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg0_rd48_res);
	hw_uint<16> stg0_rd49_res = stg0_rd49_select(in, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg0_rd49_res);
	hw_uint<16> stg0_rd50_res = stg0_rd50_select(in, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg0_rd50_res);
	hw_uint<16> stg0_rd51_res = stg0_rd51_select(in, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg0_rd51_res);
	hw_uint<16> stg0_rd52_res = stg0_rd52_select(in, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg0_rd52_res);
	hw_uint<16> stg0_rd53_res = stg0_rd53_select(in, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg0_rd53_res);
	hw_uint<16> stg0_rd54_res = stg0_rd54_select(in, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg0_rd54_res);
	hw_uint<16> stg0_rd55_res = stg0_rd55_select(in, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg0_rd55_res);
	hw_uint<16> stg0_rd56_res = stg0_rd56_select(in, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg0_rd56_res);
	hw_uint<16> stg0_rd57_res = stg0_rd57_select(in, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg0_rd57_res);
	hw_uint<16> stg0_rd58_res = stg0_rd58_select(in, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg0_rd58_res);
	hw_uint<16> stg0_rd59_res = stg0_rd59_select(in, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg0_rd59_res);
	hw_uint<16> stg0_rd60_res = stg0_rd60_select(in, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg0_rd60_res);
	hw_uint<16> stg0_rd61_res = stg0_rd61_select(in, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg0_rd61_res);
	hw_uint<16> stg0_rd62_res = stg0_rd62_select(in, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg0_rd62_res);
	hw_uint<16> stg0_rd63_res = stg0_rd63_select(in, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg0_rd63_res);
	hw_uint<16> stg0_rd64_res = stg0_rd64_select(in, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg0_rd64_res);
	hw_uint<16> stg0_rd65_res = stg0_rd65_select(in, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg0_rd65_res);
	hw_uint<16> stg0_rd66_res = stg0_rd66_select(in, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg0_rd66_res);
	hw_uint<16> stg0_rd67_res = stg0_rd67_select(in, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg0_rd67_res);
	hw_uint<16> stg0_rd68_res = stg0_rd68_select(in, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg0_rd68_res);
	hw_uint<16> stg0_rd69_res = stg0_rd69_select(in, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg0_rd69_res);
	hw_uint<16> stg0_rd70_res = stg0_rd70_select(in, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg0_rd70_res);
	hw_uint<16> stg0_rd71_res = stg0_rd71_select(in, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg0_rd71_res);
	hw_uint<16> stg0_rd72_res = stg0_rd72_select(in, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg0_rd72_res);
	hw_uint<16> stg0_rd73_res = stg0_rd73_select(in, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg0_rd73_res);
	hw_uint<16> stg0_rd74_res = stg0_rd74_select(in, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg0_rd74_res);
	hw_uint<16> stg0_rd75_res = stg0_rd75_select(in, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg0_rd75_res);
	hw_uint<16> stg0_rd76_res = stg0_rd76_select(in, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg0_rd76_res);
	hw_uint<16> stg0_rd77_res = stg0_rd77_select(in, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg0_rd77_res);
	hw_uint<16> stg0_rd78_res = stg0_rd78_select(in, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg0_rd78_res);
	hw_uint<16> stg0_rd79_res = stg0_rd79_select(in, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg0_rd79_res);
	hw_uint<16> stg0_rd80_res = stg0_rd80_select(in, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg0_rd80_res);
	hw_uint<16> stg0_rd81_res = stg0_rd81_select(in, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg0_rd81_res);
	hw_uint<16> stg0_rd82_res = stg0_rd82_select(in, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg0_rd82_res);
	hw_uint<16> stg0_rd83_res = stg0_rd83_select(in, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg0_rd83_res);
	hw_uint<16> stg0_rd84_res = stg0_rd84_select(in, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg0_rd84_res);
	hw_uint<16> stg0_rd85_res = stg0_rd85_select(in, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg0_rd85_res);
	hw_uint<16> stg0_rd86_res = stg0_rd86_select(in, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg0_rd86_res);
	hw_uint<16> stg0_rd87_res = stg0_rd87_select(in, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg0_rd87_res);
	hw_uint<16> stg0_rd88_res = stg0_rd88_select(in, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg0_rd88_res);
	hw_uint<16> stg0_rd89_res = stg0_rd89_select(in, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg0_rd89_res);
	hw_uint<16> stg0_rd90_res = stg0_rd90_select(in, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg0_rd90_res);
	hw_uint<16> stg0_rd91_res = stg0_rd91_select(in, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg0_rd91_res);
	hw_uint<16> stg0_rd92_res = stg0_rd92_select(in, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg0_rd92_res);
	hw_uint<16> stg0_rd93_res = stg0_rd93_select(in, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg0_rd93_res);
	hw_uint<16> stg0_rd94_res = stg0_rd94_select(in, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg0_rd94_res);
	hw_uint<16> stg0_rd95_res = stg0_rd95_select(in, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg0_rd95_res);
	hw_uint<16> stg0_rd96_res = stg0_rd96_select(in, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg0_rd96_res);
	hw_uint<16> stg0_rd97_res = stg0_rd97_select(in, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg0_rd97_res);
	hw_uint<16> stg0_rd98_res = stg0_rd98_select(in, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg0_rd98_res);
	hw_uint<16> stg0_rd99_res = stg0_rd99_select(in, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg0_rd99_res);
	hw_uint<16> stg0_rd100_res = stg0_rd100_select(in, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg0_rd100_res);
	hw_uint<16> stg0_rd101_res = stg0_rd101_select(in, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg0_rd101_res);
	hw_uint<16> stg0_rd102_res = stg0_rd102_select(in, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg0_rd102_res);
	hw_uint<16> stg0_rd103_res = stg0_rd103_select(in, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg0_rd103_res);
	hw_uint<16> stg0_rd104_res = stg0_rd104_select(in, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg0_rd104_res);
	hw_uint<16> stg0_rd105_res = stg0_rd105_select(in, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg0_rd105_res);
	hw_uint<16> stg0_rd106_res = stg0_rd106_select(in, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg0_rd106_res);
	hw_uint<16> stg0_rd107_res = stg0_rd107_select(in, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg0_rd107_res);
	hw_uint<16> stg0_rd108_res = stg0_rd108_select(in, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg0_rd108_res);
	hw_uint<16> stg0_rd109_res = stg0_rd109_select(in, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg0_rd109_res);
	hw_uint<16> stg0_rd110_res = stg0_rd110_select(in, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg0_rd110_res);
	hw_uint<16> stg0_rd111_res = stg0_rd111_select(in, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg0_rd111_res);
	hw_uint<16> stg0_rd112_res = stg0_rd112_select(in, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg0_rd112_res);
	hw_uint<16> stg0_rd113_res = stg0_rd113_select(in, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg0_rd113_res);
	hw_uint<16> stg0_rd114_res = stg0_rd114_select(in, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg0_rd114_res);
	hw_uint<16> stg0_rd115_res = stg0_rd115_select(in, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg0_rd115_res);
	hw_uint<16> stg0_rd116_res = stg0_rd116_select(in, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg0_rd116_res);
	hw_uint<16> stg0_rd117_res = stg0_rd117_select(in, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg0_rd117_res);
	hw_uint<16> stg0_rd118_res = stg0_rd118_select(in, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg0_rd118_res);
	hw_uint<16> stg0_rd119_res = stg0_rd119_select(in, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg0_rd119_res);
	hw_uint<16> stg0_rd120_res = stg0_rd120_select(in, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg0_rd120_res);
	hw_uint<16> stg0_rd121_res = stg0_rd121_select(in, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg0_rd121_res);
	hw_uint<16> stg0_rd122_res = stg0_rd122_select(in, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg0_rd122_res);
	hw_uint<16> stg0_rd123_res = stg0_rd123_select(in, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg0_rd123_res);
	hw_uint<16> stg0_rd124_res = stg0_rd124_select(in, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg0_rd124_res);
	hw_uint<16> stg0_rd125_res = stg0_rd125_select(in, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg0_rd125_res);
	hw_uint<16> stg0_rd126_res = stg0_rd126_select(in, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg0_rd126_res);
	hw_uint<16> stg0_rd127_res = stg0_rd127_select(in, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg0_rd127_res);
	return result;
}

struct stg0_stg0_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-576, 2496], [0, 1097]}
	// Capacity: 100
	// # of read delays: 4
  // 0, 1, 98, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 96> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_97() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_98() {
		return f4;
	}

	inline hw_uint<16> peek_99() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 96
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 96 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-575, 2465], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-566, 2474], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-565, 2475], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-564, 2476], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-563, 2477], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-562, 2478], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-561, 2479], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-560, 2480], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-559, 2481], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-558, 2482], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-557, 2483], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-574, 2466], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-556, 2484], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-555, 2485], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-554, 2486], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-553, 2487], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-552, 2488], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-551, 2489], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-550, 2490], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-549, 2491], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-548, 2492], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-547, 2493], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-573, 2467], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-546, 2494], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-577, 2495], [0, 1098]}
	// Capacity: 101
	// # of read delays: 4
  // 0, 1, 99, 100
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}

	inline hw_uint<16> peek_100() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-572, 2468], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-571, 2469], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-570, 2470], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-569, 2471], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-568, 2472], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-567, 2473], [0, 1098]}
	// Capacity: 100
	// # of read delays: 3
  // 0, 1, 99
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 97> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_98() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_99() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 97
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 97 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_cache {
  // # of banks: 32
  stg0_stg0_update_0_write0_merged_banks_4_cache stg0_stg0_update_0_write0_merged_banks_4;
  stg0_stg0_update_0_write1_merged_banks_4_cache stg0_stg0_update_0_write1_merged_banks_4;
  stg0_stg0_update_0_write10_merged_banks_4_cache stg0_stg0_update_0_write10_merged_banks_4;
  stg0_stg0_update_0_write11_merged_banks_4_cache stg0_stg0_update_0_write11_merged_banks_4;
  stg0_stg0_update_0_write12_merged_banks_4_cache stg0_stg0_update_0_write12_merged_banks_4;
  stg0_stg0_update_0_write13_merged_banks_4_cache stg0_stg0_update_0_write13_merged_banks_4;
  stg0_stg0_update_0_write14_merged_banks_4_cache stg0_stg0_update_0_write14_merged_banks_4;
  stg0_stg0_update_0_write15_merged_banks_4_cache stg0_stg0_update_0_write15_merged_banks_4;
  stg0_stg0_update_0_write16_merged_banks_4_cache stg0_stg0_update_0_write16_merged_banks_4;
  stg0_stg0_update_0_write17_merged_banks_4_cache stg0_stg0_update_0_write17_merged_banks_4;
  stg0_stg0_update_0_write18_merged_banks_4_cache stg0_stg0_update_0_write18_merged_banks_4;
  stg0_stg0_update_0_write19_merged_banks_4_cache stg0_stg0_update_0_write19_merged_banks_4;
  stg0_stg0_update_0_write2_merged_banks_4_cache stg0_stg0_update_0_write2_merged_banks_4;
  stg0_stg0_update_0_write20_merged_banks_4_cache stg0_stg0_update_0_write20_merged_banks_4;
  stg0_stg0_update_0_write21_merged_banks_4_cache stg0_stg0_update_0_write21_merged_banks_4;
  stg0_stg0_update_0_write22_merged_banks_4_cache stg0_stg0_update_0_write22_merged_banks_4;
  stg0_stg0_update_0_write23_merged_banks_4_cache stg0_stg0_update_0_write23_merged_banks_4;
  stg0_stg0_update_0_write24_merged_banks_4_cache stg0_stg0_update_0_write24_merged_banks_4;
  stg0_stg0_update_0_write25_merged_banks_4_cache stg0_stg0_update_0_write25_merged_banks_4;
  stg0_stg0_update_0_write26_merged_banks_4_cache stg0_stg0_update_0_write26_merged_banks_4;
  stg0_stg0_update_0_write27_merged_banks_4_cache stg0_stg0_update_0_write27_merged_banks_4;
  stg0_stg0_update_0_write28_merged_banks_4_cache stg0_stg0_update_0_write28_merged_banks_4;
  stg0_stg0_update_0_write29_merged_banks_4_cache stg0_stg0_update_0_write29_merged_banks_4;
  stg0_stg0_update_0_write3_merged_banks_4_cache stg0_stg0_update_0_write3_merged_banks_4;
  stg0_stg0_update_0_write30_merged_banks_4_cache stg0_stg0_update_0_write30_merged_banks_4;
  stg0_stg0_update_0_write31_merged_banks_4_cache stg0_stg0_update_0_write31_merged_banks_4;
  stg0_stg0_update_0_write4_merged_banks_4_cache stg0_stg0_update_0_write4_merged_banks_4;
  stg0_stg0_update_0_write5_merged_banks_4_cache stg0_stg0_update_0_write5_merged_banks_4;
  stg0_stg0_update_0_write6_merged_banks_4_cache stg0_stg0_update_0_write6_merged_banks_4;
  stg0_stg0_update_0_write7_merged_banks_4_cache stg0_stg0_update_0_write7_merged_banks_4;
  stg0_stg0_update_0_write8_merged_banks_4_cache stg0_stg0_update_0_write8_merged_banks_4;
  stg0_stg0_update_0_write9_merged_banks_4_cache stg0_stg0_update_0_write9_merged_banks_4;
};



inline void stg0_stg0_update_0_write0_write(hw_uint<16>& stg0_stg0_update_0_write0, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write0_merged_banks_4.push(stg0_stg0_update_0_write0);
}

inline void stg0_stg0_update_0_write1_write(hw_uint<16>& stg0_stg0_update_0_write1, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write1_merged_banks_4.push(stg0_stg0_update_0_write1);
}

inline void stg0_stg0_update_0_write10_write(hw_uint<16>& stg0_stg0_update_0_write10, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write10_merged_banks_4.push(stg0_stg0_update_0_write10);
}

inline void stg0_stg0_update_0_write11_write(hw_uint<16>& stg0_stg0_update_0_write11, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write11_merged_banks_4.push(stg0_stg0_update_0_write11);
}

inline void stg0_stg0_update_0_write12_write(hw_uint<16>& stg0_stg0_update_0_write12, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write12_merged_banks_4.push(stg0_stg0_update_0_write12);
}

inline void stg0_stg0_update_0_write13_write(hw_uint<16>& stg0_stg0_update_0_write13, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write13_merged_banks_4.push(stg0_stg0_update_0_write13);
}

inline void stg0_stg0_update_0_write14_write(hw_uint<16>& stg0_stg0_update_0_write14, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write14_merged_banks_4.push(stg0_stg0_update_0_write14);
}

inline void stg0_stg0_update_0_write15_write(hw_uint<16>& stg0_stg0_update_0_write15, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write15_merged_banks_4.push(stg0_stg0_update_0_write15);
}

inline void stg0_stg0_update_0_write16_write(hw_uint<16>& stg0_stg0_update_0_write16, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write16_merged_banks_4.push(stg0_stg0_update_0_write16);
}

inline void stg0_stg0_update_0_write17_write(hw_uint<16>& stg0_stg0_update_0_write17, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write17_merged_banks_4.push(stg0_stg0_update_0_write17);
}

inline void stg0_stg0_update_0_write18_write(hw_uint<16>& stg0_stg0_update_0_write18, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write18_merged_banks_4.push(stg0_stg0_update_0_write18);
}

inline void stg0_stg0_update_0_write19_write(hw_uint<16>& stg0_stg0_update_0_write19, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write19_merged_banks_4.push(stg0_stg0_update_0_write19);
}

inline void stg0_stg0_update_0_write2_write(hw_uint<16>& stg0_stg0_update_0_write2, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write2_merged_banks_4.push(stg0_stg0_update_0_write2);
}

inline void stg0_stg0_update_0_write20_write(hw_uint<16>& stg0_stg0_update_0_write20, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write20_merged_banks_4.push(stg0_stg0_update_0_write20);
}

inline void stg0_stg0_update_0_write21_write(hw_uint<16>& stg0_stg0_update_0_write21, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write21_merged_banks_4.push(stg0_stg0_update_0_write21);
}

inline void stg0_stg0_update_0_write22_write(hw_uint<16>& stg0_stg0_update_0_write22, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write22_merged_banks_4.push(stg0_stg0_update_0_write22);
}

inline void stg0_stg0_update_0_write23_write(hw_uint<16>& stg0_stg0_update_0_write23, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write23_merged_banks_4.push(stg0_stg0_update_0_write23);
}

inline void stg0_stg0_update_0_write24_write(hw_uint<16>& stg0_stg0_update_0_write24, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write24_merged_banks_4.push(stg0_stg0_update_0_write24);
}

inline void stg0_stg0_update_0_write25_write(hw_uint<16>& stg0_stg0_update_0_write25, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write25_merged_banks_4.push(stg0_stg0_update_0_write25);
}

inline void stg0_stg0_update_0_write26_write(hw_uint<16>& stg0_stg0_update_0_write26, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write26_merged_banks_4.push(stg0_stg0_update_0_write26);
}

inline void stg0_stg0_update_0_write27_write(hw_uint<16>& stg0_stg0_update_0_write27, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write27_merged_banks_4.push(stg0_stg0_update_0_write27);
}

inline void stg0_stg0_update_0_write28_write(hw_uint<16>& stg0_stg0_update_0_write28, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write28_merged_banks_4.push(stg0_stg0_update_0_write28);
}

inline void stg0_stg0_update_0_write29_write(hw_uint<16>& stg0_stg0_update_0_write29, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write29_merged_banks_4.push(stg0_stg0_update_0_write29);
}

inline void stg0_stg0_update_0_write3_write(hw_uint<16>& stg0_stg0_update_0_write3, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write3_merged_banks_4.push(stg0_stg0_update_0_write3);
}

inline void stg0_stg0_update_0_write30_write(hw_uint<16>& stg0_stg0_update_0_write30, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write30_merged_banks_4.push(stg0_stg0_update_0_write30);
}

inline void stg0_stg0_update_0_write31_write(hw_uint<16>& stg0_stg0_update_0_write31, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write31_merged_banks_4.push(stg0_stg0_update_0_write31);
}

inline void stg0_stg0_update_0_write4_write(hw_uint<16>& stg0_stg0_update_0_write4, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write4_merged_banks_4.push(stg0_stg0_update_0_write4);
}

inline void stg0_stg0_update_0_write5_write(hw_uint<16>& stg0_stg0_update_0_write5, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write5_merged_banks_4.push(stg0_stg0_update_0_write5);
}

inline void stg0_stg0_update_0_write6_write(hw_uint<16>& stg0_stg0_update_0_write6, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write6_merged_banks_4.push(stg0_stg0_update_0_write6);
}

inline void stg0_stg0_update_0_write7_write(hw_uint<16>& stg0_stg0_update_0_write7, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write7_merged_banks_4.push(stg0_stg0_update_0_write7);
}

inline void stg0_stg0_update_0_write8_write(hw_uint<16>& stg0_stg0_update_0_write8, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write8_merged_banks_4.push(stg0_stg0_update_0_write8);
}

inline void stg0_stg0_update_0_write9_write(hw_uint<16>& stg0_stg0_update_0_write9, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  stg0.stg0_stg0_update_0_write9_merged_banks_4.push(stg0_stg0_update_0_write9);
}

inline hw_uint<16> stg1_rd0_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd0 read pattern: { stg1_update_0[d0, d1] -> stg0[-1 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write31 = stg0.stg0_stg0_update_0_write31_merged_banks_4.peek_100();
  return value_stg0_stg0_update_0_write31;
  return 0;
}

inline hw_uint<16> stg1_rd1_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd1 read pattern: { stg1_update_0[d0, d1] -> stg0[32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write0 = stg0.stg0_stg0_update_0_write0_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write0;
  return 0;
}

inline hw_uint<16> stg1_rd10_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd10 read pattern: { stg1_update_0[d0, d1] -> stg0[2 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write2 = stg0.stg0_stg0_update_0_write2_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write2;
  return 0;
}

inline hw_uint<16> stg1_rd100_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd100 read pattern: { stg1_update_0[d0, d1] -> stg0[24 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write24 = stg0.stg0_stg0_update_0_write24_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write24;
  return 0;
}

inline hw_uint<16> stg1_rd101_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd101 read pattern: { stg1_update_0[d0, d1] -> stg0[25 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write25 = stg0.stg0_stg0_update_0_write25_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write25;
  return 0;
}

inline hw_uint<16> stg1_rd102_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd102 read pattern: { stg1_update_0[d0, d1] -> stg0[25 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write25 = stg0.stg0_stg0_update_0_write25_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write25;
  return 0;
}

inline hw_uint<16> stg1_rd103_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd103 read pattern: { stg1_update_0[d0, d1] -> stg0[26 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write26 = stg0.stg0_stg0_update_0_write26_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write26;
  return 0;
}

inline hw_uint<16> stg1_rd104_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd104 read pattern: { stg1_update_0[d0, d1] -> stg0[25 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write25 = stg0.stg0_stg0_update_0_write25_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write25;
  return 0;
}

inline hw_uint<16> stg1_rd105_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd105 read pattern: { stg1_update_0[d0, d1] -> stg0[26 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write26 = stg0.stg0_stg0_update_0_write26_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write26;
  return 0;
}

inline hw_uint<16> stg1_rd106_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd106 read pattern: { stg1_update_0[d0, d1] -> stg0[26 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write26 = stg0.stg0_stg0_update_0_write26_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write26;
  return 0;
}

inline hw_uint<16> stg1_rd107_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd107 read pattern: { stg1_update_0[d0, d1] -> stg0[27 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write27 = stg0.stg0_stg0_update_0_write27_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write27;
  return 0;
}

inline hw_uint<16> stg1_rd108_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd108 read pattern: { stg1_update_0[d0, d1] -> stg0[26 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write26 = stg0.stg0_stg0_update_0_write26_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write26;
  return 0;
}

inline hw_uint<16> stg1_rd109_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd109 read pattern: { stg1_update_0[d0, d1] -> stg0[27 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write27 = stg0.stg0_stg0_update_0_write27_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write27;
  return 0;
}

inline hw_uint<16> stg1_rd11_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd11 read pattern: { stg1_update_0[d0, d1] -> stg0[3 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write3 = stg0.stg0_stg0_update_0_write3_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write3;
  return 0;
}

inline hw_uint<16> stg1_rd110_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd110 read pattern: { stg1_update_0[d0, d1] -> stg0[27 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write27 = stg0.stg0_stg0_update_0_write27_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write27;
  return 0;
}

inline hw_uint<16> stg1_rd111_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd111 read pattern: { stg1_update_0[d0, d1] -> stg0[28 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write28 = stg0.stg0_stg0_update_0_write28_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write28;
  return 0;
}

inline hw_uint<16> stg1_rd112_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd112 read pattern: { stg1_update_0[d0, d1] -> stg0[27 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write27 = stg0.stg0_stg0_update_0_write27_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write27;
  return 0;
}

inline hw_uint<16> stg1_rd113_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd113 read pattern: { stg1_update_0[d0, d1] -> stg0[28 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write28 = stg0.stg0_stg0_update_0_write28_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write28;
  return 0;
}

inline hw_uint<16> stg1_rd114_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd114 read pattern: { stg1_update_0[d0, d1] -> stg0[28 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write28 = stg0.stg0_stg0_update_0_write28_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write28;
  return 0;
}

inline hw_uint<16> stg1_rd115_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd115 read pattern: { stg1_update_0[d0, d1] -> stg0[29 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write29 = stg0.stg0_stg0_update_0_write29_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write29;
  return 0;
}

inline hw_uint<16> stg1_rd116_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd116 read pattern: { stg1_update_0[d0, d1] -> stg0[28 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write28 = stg0.stg0_stg0_update_0_write28_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write28;
  return 0;
}

inline hw_uint<16> stg1_rd117_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd117 read pattern: { stg1_update_0[d0, d1] -> stg0[29 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write29 = stg0.stg0_stg0_update_0_write29_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write29;
  return 0;
}

inline hw_uint<16> stg1_rd118_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd118 read pattern: { stg1_update_0[d0, d1] -> stg0[29 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write29 = stg0.stg0_stg0_update_0_write29_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write29;
  return 0;
}

inline hw_uint<16> stg1_rd119_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd119 read pattern: { stg1_update_0[d0, d1] -> stg0[30 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write30 = stg0.stg0_stg0_update_0_write30_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write30;
  return 0;
}

inline hw_uint<16> stg1_rd12_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd12 read pattern: { stg1_update_0[d0, d1] -> stg0[2 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write2 = stg0.stg0_stg0_update_0_write2_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write2;
  return 0;
}

inline hw_uint<16> stg1_rd120_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd120 read pattern: { stg1_update_0[d0, d1] -> stg0[29 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write29 = stg0.stg0_stg0_update_0_write29_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write29;
  return 0;
}

inline hw_uint<16> stg1_rd121_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd121 read pattern: { stg1_update_0[d0, d1] -> stg0[30 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write30 = stg0.stg0_stg0_update_0_write30_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write30;
  return 0;
}

inline hw_uint<16> stg1_rd122_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd122 read pattern: { stg1_update_0[d0, d1] -> stg0[30 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write30 = stg0.stg0_stg0_update_0_write30_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write30;
  return 0;
}

inline hw_uint<16> stg1_rd123_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd123 read pattern: { stg1_update_0[d0, d1] -> stg0[31 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write31 = stg0.stg0_stg0_update_0_write31_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write31;
  return 0;
}

inline hw_uint<16> stg1_rd124_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd124 read pattern: { stg1_update_0[d0, d1] -> stg0[30 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write30 = stg0.stg0_stg0_update_0_write30_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write30;
  return 0;
}

inline hw_uint<16> stg1_rd125_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd125 read pattern: { stg1_update_0[d0, d1] -> stg0[31 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write31 = stg0.stg0_stg0_update_0_write31_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write31;
  return 0;
}

inline hw_uint<16> stg1_rd126_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd126 read pattern: { stg1_update_0[d0, d1] -> stg0[31 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write31 = stg0.stg0_stg0_update_0_write31_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write31;
  return 0;
}

inline hw_uint<16> stg1_rd127_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd127 read pattern: { stg1_update_0[d0, d1] -> stg0[32 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write0 = stg0.stg0_stg0_update_0_write0_merged_banks_4.peek_98();
  return value_stg0_stg0_update_0_write0;
  return 0;
}

inline hw_uint<16> stg1_rd13_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd13 read pattern: { stg1_update_0[d0, d1] -> stg0[3 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write3 = stg0.stg0_stg0_update_0_write3_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write3;
  return 0;
}

inline hw_uint<16> stg1_rd14_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd14 read pattern: { stg1_update_0[d0, d1] -> stg0[3 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write3 = stg0.stg0_stg0_update_0_write3_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write3;
  return 0;
}

inline hw_uint<16> stg1_rd15_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd15 read pattern: { stg1_update_0[d0, d1] -> stg0[4 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write4 = stg0.stg0_stg0_update_0_write4_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write4;
  return 0;
}

inline hw_uint<16> stg1_rd16_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd16 read pattern: { stg1_update_0[d0, d1] -> stg0[3 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write3 = stg0.stg0_stg0_update_0_write3_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write3;
  return 0;
}

inline hw_uint<16> stg1_rd17_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd17 read pattern: { stg1_update_0[d0, d1] -> stg0[4 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write4 = stg0.stg0_stg0_update_0_write4_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write4;
  return 0;
}

inline hw_uint<16> stg1_rd18_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd18 read pattern: { stg1_update_0[d0, d1] -> stg0[4 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write4 = stg0.stg0_stg0_update_0_write4_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write4;
  return 0;
}

inline hw_uint<16> stg1_rd19_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd19 read pattern: { stg1_update_0[d0, d1] -> stg0[5 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write5 = stg0.stg0_stg0_update_0_write5_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write5;
  return 0;
}

inline hw_uint<16> stg1_rd2_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd2 read pattern: { stg1_update_0[d0, d1] -> stg0[32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write0 = stg0.stg0_stg0_update_0_write0_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write0;
  return 0;
}

inline hw_uint<16> stg1_rd20_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd20 read pattern: { stg1_update_0[d0, d1] -> stg0[4 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write4 = stg0.stg0_stg0_update_0_write4_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write4;
  return 0;
}

inline hw_uint<16> stg1_rd21_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd21 read pattern: { stg1_update_0[d0, d1] -> stg0[5 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write5 = stg0.stg0_stg0_update_0_write5_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write5;
  return 0;
}

inline hw_uint<16> stg1_rd22_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd22 read pattern: { stg1_update_0[d0, d1] -> stg0[5 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write5 = stg0.stg0_stg0_update_0_write5_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write5;
  return 0;
}

inline hw_uint<16> stg1_rd23_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd23 read pattern: { stg1_update_0[d0, d1] -> stg0[6 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write6 = stg0.stg0_stg0_update_0_write6_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write6;
  return 0;
}

inline hw_uint<16> stg1_rd24_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd24 read pattern: { stg1_update_0[d0, d1] -> stg0[5 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write5 = stg0.stg0_stg0_update_0_write5_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write5;
  return 0;
}

inline hw_uint<16> stg1_rd25_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd25 read pattern: { stg1_update_0[d0, d1] -> stg0[6 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write6 = stg0.stg0_stg0_update_0_write6_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write6;
  return 0;
}

inline hw_uint<16> stg1_rd26_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd26 read pattern: { stg1_update_0[d0, d1] -> stg0[6 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write6 = stg0.stg0_stg0_update_0_write6_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write6;
  return 0;
}

inline hw_uint<16> stg1_rd27_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd27 read pattern: { stg1_update_0[d0, d1] -> stg0[7 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write7 = stg0.stg0_stg0_update_0_write7_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write7;
  return 0;
}

inline hw_uint<16> stg1_rd28_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd28 read pattern: { stg1_update_0[d0, d1] -> stg0[6 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write6 = stg0.stg0_stg0_update_0_write6_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write6;
  return 0;
}

inline hw_uint<16> stg1_rd29_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd29 read pattern: { stg1_update_0[d0, d1] -> stg0[7 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write7 = stg0.stg0_stg0_update_0_write7_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write7;
  return 0;
}

inline hw_uint<16> stg1_rd3_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd3 read pattern: { stg1_update_0[d0, d1] -> stg0[1 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write1 = stg0.stg0_stg0_update_0_write1_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write1;
  return 0;
}

inline hw_uint<16> stg1_rd30_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd30 read pattern: { stg1_update_0[d0, d1] -> stg0[7 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write7 = stg0.stg0_stg0_update_0_write7_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write7;
  return 0;
}

inline hw_uint<16> stg1_rd31_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd31 read pattern: { stg1_update_0[d0, d1] -> stg0[8 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write8 = stg0.stg0_stg0_update_0_write8_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write8;
  return 0;
}

inline hw_uint<16> stg1_rd32_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd32 read pattern: { stg1_update_0[d0, d1] -> stg0[7 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write7 = stg0.stg0_stg0_update_0_write7_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write7;
  return 0;
}

inline hw_uint<16> stg1_rd33_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd33 read pattern: { stg1_update_0[d0, d1] -> stg0[8 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write8 = stg0.stg0_stg0_update_0_write8_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write8;
  return 0;
}

inline hw_uint<16> stg1_rd34_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd34 read pattern: { stg1_update_0[d0, d1] -> stg0[8 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write8 = stg0.stg0_stg0_update_0_write8_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write8;
  return 0;
}

inline hw_uint<16> stg1_rd35_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd35 read pattern: { stg1_update_0[d0, d1] -> stg0[9 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write9 = stg0.stg0_stg0_update_0_write9_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write9;
  return 0;
}

inline hw_uint<16> stg1_rd36_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd36 read pattern: { stg1_update_0[d0, d1] -> stg0[8 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write8 = stg0.stg0_stg0_update_0_write8_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write8;
  return 0;
}

inline hw_uint<16> stg1_rd37_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd37 read pattern: { stg1_update_0[d0, d1] -> stg0[9 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write9 = stg0.stg0_stg0_update_0_write9_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write9;
  return 0;
}

inline hw_uint<16> stg1_rd38_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd38 read pattern: { stg1_update_0[d0, d1] -> stg0[9 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write9 = stg0.stg0_stg0_update_0_write9_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write9;
  return 0;
}

inline hw_uint<16> stg1_rd39_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd39 read pattern: { stg1_update_0[d0, d1] -> stg0[10 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write10 = stg0.stg0_stg0_update_0_write10_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write10;
  return 0;
}

inline hw_uint<16> stg1_rd4_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd4 read pattern: { stg1_update_0[d0, d1] -> stg0[32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write0 = stg0.stg0_stg0_update_0_write0_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write0;
  return 0;
}

inline hw_uint<16> stg1_rd40_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd40 read pattern: { stg1_update_0[d0, d1] -> stg0[9 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write9 = stg0.stg0_stg0_update_0_write9_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write9;
  return 0;
}

inline hw_uint<16> stg1_rd41_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd41 read pattern: { stg1_update_0[d0, d1] -> stg0[10 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write10 = stg0.stg0_stg0_update_0_write10_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write10;
  return 0;
}

inline hw_uint<16> stg1_rd42_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd42 read pattern: { stg1_update_0[d0, d1] -> stg0[10 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write10 = stg0.stg0_stg0_update_0_write10_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write10;
  return 0;
}

inline hw_uint<16> stg1_rd43_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd43 read pattern: { stg1_update_0[d0, d1] -> stg0[11 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write11 = stg0.stg0_stg0_update_0_write11_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write11;
  return 0;
}

inline hw_uint<16> stg1_rd44_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd44 read pattern: { stg1_update_0[d0, d1] -> stg0[10 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write10 = stg0.stg0_stg0_update_0_write10_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write10;
  return 0;
}

inline hw_uint<16> stg1_rd45_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd45 read pattern: { stg1_update_0[d0, d1] -> stg0[11 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write11 = stg0.stg0_stg0_update_0_write11_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write11;
  return 0;
}

inline hw_uint<16> stg1_rd46_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd46 read pattern: { stg1_update_0[d0, d1] -> stg0[11 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write11 = stg0.stg0_stg0_update_0_write11_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write11;
  return 0;
}

inline hw_uint<16> stg1_rd47_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd47 read pattern: { stg1_update_0[d0, d1] -> stg0[12 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write12 = stg0.stg0_stg0_update_0_write12_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write12;
  return 0;
}

inline hw_uint<16> stg1_rd48_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd48 read pattern: { stg1_update_0[d0, d1] -> stg0[11 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write11 = stg0.stg0_stg0_update_0_write11_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write11;
  return 0;
}

inline hw_uint<16> stg1_rd49_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd49 read pattern: { stg1_update_0[d0, d1] -> stg0[12 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write12 = stg0.stg0_stg0_update_0_write12_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write12;
  return 0;
}

inline hw_uint<16> stg1_rd5_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd5 read pattern: { stg1_update_0[d0, d1] -> stg0[1 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write1 = stg0.stg0_stg0_update_0_write1_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write1;
  return 0;
}

inline hw_uint<16> stg1_rd50_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd50 read pattern: { stg1_update_0[d0, d1] -> stg0[12 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write12 = stg0.stg0_stg0_update_0_write12_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write12;
  return 0;
}

inline hw_uint<16> stg1_rd51_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd51 read pattern: { stg1_update_0[d0, d1] -> stg0[13 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write13 = stg0.stg0_stg0_update_0_write13_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write13;
  return 0;
}

inline hw_uint<16> stg1_rd52_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd52 read pattern: { stg1_update_0[d0, d1] -> stg0[12 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write12 = stg0.stg0_stg0_update_0_write12_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write12;
  return 0;
}

inline hw_uint<16> stg1_rd53_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd53 read pattern: { stg1_update_0[d0, d1] -> stg0[13 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write13 = stg0.stg0_stg0_update_0_write13_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write13;
  return 0;
}

inline hw_uint<16> stg1_rd54_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd54 read pattern: { stg1_update_0[d0, d1] -> stg0[13 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write13 = stg0.stg0_stg0_update_0_write13_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write13;
  return 0;
}

inline hw_uint<16> stg1_rd55_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd55 read pattern: { stg1_update_0[d0, d1] -> stg0[14 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write14 = stg0.stg0_stg0_update_0_write14_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write14;
  return 0;
}

inline hw_uint<16> stg1_rd56_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd56 read pattern: { stg1_update_0[d0, d1] -> stg0[13 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write13 = stg0.stg0_stg0_update_0_write13_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write13;
  return 0;
}

inline hw_uint<16> stg1_rd57_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd57 read pattern: { stg1_update_0[d0, d1] -> stg0[14 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write14 = stg0.stg0_stg0_update_0_write14_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write14;
  return 0;
}

inline hw_uint<16> stg1_rd58_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd58 read pattern: { stg1_update_0[d0, d1] -> stg0[14 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write14 = stg0.stg0_stg0_update_0_write14_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write14;
  return 0;
}

inline hw_uint<16> stg1_rd59_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd59 read pattern: { stg1_update_0[d0, d1] -> stg0[15 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write15 = stg0.stg0_stg0_update_0_write15_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write15;
  return 0;
}

inline hw_uint<16> stg1_rd6_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd6 read pattern: { stg1_update_0[d0, d1] -> stg0[1 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write1 = stg0.stg0_stg0_update_0_write1_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write1;
  return 0;
}

inline hw_uint<16> stg1_rd60_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd60 read pattern: { stg1_update_0[d0, d1] -> stg0[14 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write14 = stg0.stg0_stg0_update_0_write14_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write14;
  return 0;
}

inline hw_uint<16> stg1_rd61_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd61 read pattern: { stg1_update_0[d0, d1] -> stg0[15 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write15 = stg0.stg0_stg0_update_0_write15_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write15;
  return 0;
}

inline hw_uint<16> stg1_rd62_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd62 read pattern: { stg1_update_0[d0, d1] -> stg0[15 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write15 = stg0.stg0_stg0_update_0_write15_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write15;
  return 0;
}

inline hw_uint<16> stg1_rd63_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd63 read pattern: { stg1_update_0[d0, d1] -> stg0[16 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write16 = stg0.stg0_stg0_update_0_write16_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write16;
  return 0;
}

inline hw_uint<16> stg1_rd64_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd64 read pattern: { stg1_update_0[d0, d1] -> stg0[15 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write15 = stg0.stg0_stg0_update_0_write15_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write15;
  return 0;
}

inline hw_uint<16> stg1_rd65_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd65 read pattern: { stg1_update_0[d0, d1] -> stg0[16 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write16 = stg0.stg0_stg0_update_0_write16_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write16;
  return 0;
}

inline hw_uint<16> stg1_rd66_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd66 read pattern: { stg1_update_0[d0, d1] -> stg0[16 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write16 = stg0.stg0_stg0_update_0_write16_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write16;
  return 0;
}

inline hw_uint<16> stg1_rd67_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd67 read pattern: { stg1_update_0[d0, d1] -> stg0[17 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write17 = stg0.stg0_stg0_update_0_write17_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write17;
  return 0;
}

inline hw_uint<16> stg1_rd68_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd68 read pattern: { stg1_update_0[d0, d1] -> stg0[16 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write16 = stg0.stg0_stg0_update_0_write16_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write16;
  return 0;
}

inline hw_uint<16> stg1_rd69_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd69 read pattern: { stg1_update_0[d0, d1] -> stg0[17 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write17 = stg0.stg0_stg0_update_0_write17_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write17;
  return 0;
}

inline hw_uint<16> stg1_rd7_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd7 read pattern: { stg1_update_0[d0, d1] -> stg0[2 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write2 = stg0.stg0_stg0_update_0_write2_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write2;
  return 0;
}

inline hw_uint<16> stg1_rd70_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd70 read pattern: { stg1_update_0[d0, d1] -> stg0[17 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write17 = stg0.stg0_stg0_update_0_write17_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write17;
  return 0;
}

inline hw_uint<16> stg1_rd71_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd71 read pattern: { stg1_update_0[d0, d1] -> stg0[18 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write18 = stg0.stg0_stg0_update_0_write18_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write18;
  return 0;
}

inline hw_uint<16> stg1_rd72_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd72 read pattern: { stg1_update_0[d0, d1] -> stg0[17 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write17 = stg0.stg0_stg0_update_0_write17_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write17;
  return 0;
}

inline hw_uint<16> stg1_rd73_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd73 read pattern: { stg1_update_0[d0, d1] -> stg0[18 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write18 = stg0.stg0_stg0_update_0_write18_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write18;
  return 0;
}

inline hw_uint<16> stg1_rd74_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd74 read pattern: { stg1_update_0[d0, d1] -> stg0[18 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write18 = stg0.stg0_stg0_update_0_write18_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write18;
  return 0;
}

inline hw_uint<16> stg1_rd75_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd75 read pattern: { stg1_update_0[d0, d1] -> stg0[19 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write19 = stg0.stg0_stg0_update_0_write19_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write19;
  return 0;
}

inline hw_uint<16> stg1_rd76_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd76 read pattern: { stg1_update_0[d0, d1] -> stg0[18 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write18 = stg0.stg0_stg0_update_0_write18_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write18;
  return 0;
}

inline hw_uint<16> stg1_rd77_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd77 read pattern: { stg1_update_0[d0, d1] -> stg0[19 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write19 = stg0.stg0_stg0_update_0_write19_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write19;
  return 0;
}

inline hw_uint<16> stg1_rd78_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd78 read pattern: { stg1_update_0[d0, d1] -> stg0[19 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write19 = stg0.stg0_stg0_update_0_write19_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write19;
  return 0;
}

inline hw_uint<16> stg1_rd79_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd79 read pattern: { stg1_update_0[d0, d1] -> stg0[20 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write20 = stg0.stg0_stg0_update_0_write20_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write20;
  return 0;
}

inline hw_uint<16> stg1_rd8_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd8 read pattern: { stg1_update_0[d0, d1] -> stg0[1 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write1 = stg0.stg0_stg0_update_0_write1_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write1;
  return 0;
}

inline hw_uint<16> stg1_rd80_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd80 read pattern: { stg1_update_0[d0, d1] -> stg0[19 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write19 = stg0.stg0_stg0_update_0_write19_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write19;
  return 0;
}

inline hw_uint<16> stg1_rd81_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd81 read pattern: { stg1_update_0[d0, d1] -> stg0[20 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write20 = stg0.stg0_stg0_update_0_write20_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write20;
  return 0;
}

inline hw_uint<16> stg1_rd82_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd82 read pattern: { stg1_update_0[d0, d1] -> stg0[20 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write20 = stg0.stg0_stg0_update_0_write20_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write20;
  return 0;
}

inline hw_uint<16> stg1_rd83_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd83 read pattern: { stg1_update_0[d0, d1] -> stg0[21 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write21 = stg0.stg0_stg0_update_0_write21_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write21;
  return 0;
}

inline hw_uint<16> stg1_rd84_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd84 read pattern: { stg1_update_0[d0, d1] -> stg0[20 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write20 = stg0.stg0_stg0_update_0_write20_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write20;
  return 0;
}

inline hw_uint<16> stg1_rd85_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd85 read pattern: { stg1_update_0[d0, d1] -> stg0[21 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write21 = stg0.stg0_stg0_update_0_write21_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write21;
  return 0;
}

inline hw_uint<16> stg1_rd86_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd86 read pattern: { stg1_update_0[d0, d1] -> stg0[21 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write21 = stg0.stg0_stg0_update_0_write21_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write21;
  return 0;
}

inline hw_uint<16> stg1_rd87_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd87 read pattern: { stg1_update_0[d0, d1] -> stg0[22 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write22 = stg0.stg0_stg0_update_0_write22_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write22;
  return 0;
}

inline hw_uint<16> stg1_rd88_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd88 read pattern: { stg1_update_0[d0, d1] -> stg0[21 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write21 = stg0.stg0_stg0_update_0_write21_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write21;
  return 0;
}

inline hw_uint<16> stg1_rd89_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd89 read pattern: { stg1_update_0[d0, d1] -> stg0[22 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write22 = stg0.stg0_stg0_update_0_write22_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write22;
  return 0;
}

inline hw_uint<16> stg1_rd9_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd9 read pattern: { stg1_update_0[d0, d1] -> stg0[2 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write2 = stg0.stg0_stg0_update_0_write2_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write2;
  return 0;
}

inline hw_uint<16> stg1_rd90_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd90 read pattern: { stg1_update_0[d0, d1] -> stg0[22 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write22 = stg0.stg0_stg0_update_0_write22_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write22;
  return 0;
}

inline hw_uint<16> stg1_rd91_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd91 read pattern: { stg1_update_0[d0, d1] -> stg0[23 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write23 = stg0.stg0_stg0_update_0_write23_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write23;
  return 0;
}

inline hw_uint<16> stg1_rd92_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd92 read pattern: { stg1_update_0[d0, d1] -> stg0[22 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write22 = stg0.stg0_stg0_update_0_write22_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write22;
  return 0;
}

inline hw_uint<16> stg1_rd93_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd93 read pattern: { stg1_update_0[d0, d1] -> stg0[23 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write23 = stg0.stg0_stg0_update_0_write23_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write23;
  return 0;
}

inline hw_uint<16> stg1_rd94_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd94 read pattern: { stg1_update_0[d0, d1] -> stg0[23 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write23 = stg0.stg0_stg0_update_0_write23_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write23;
  return 0;
}

inline hw_uint<16> stg1_rd95_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd95 read pattern: { stg1_update_0[d0, d1] -> stg0[24 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write24 = stg0.stg0_stg0_update_0_write24_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write24;
  return 0;
}

inline hw_uint<16> stg1_rd96_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd96 read pattern: { stg1_update_0[d0, d1] -> stg0[23 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write23 = stg0.stg0_stg0_update_0_write23_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write23;
  return 0;
}

inline hw_uint<16> stg1_rd97_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd97 read pattern: { stg1_update_0[d0, d1] -> stg0[24 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write24 = stg0.stg0_stg0_update_0_write24_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write24;
  return 0;
}

inline hw_uint<16> stg1_rd98_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd98 read pattern: { stg1_update_0[d0, d1] -> stg0[24 + 32d0, 1 + d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write24 = stg0.stg0_stg0_update_0_write24_merged_banks_4.peek_1();
  return value_stg0_stg0_update_0_write24;
  return 0;
}

inline hw_uint<16> stg1_rd99_select(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_rd99 read pattern: { stg1_update_0[d0, d1] -> stg0[25 + 32d0, d1] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Read schedule : { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  // Write schedule: { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
  auto value_stg0_stg0_update_0_write25 = stg0.stg0_stg0_update_0_write25_merged_banks_4.peek_99();
  return value_stg0_stg0_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg0_update_0_write
//	stg0_stg0_update_0_write0
//	stg0_stg0_update_0_write1
//	stg0_stg0_update_0_write2
//	stg0_stg0_update_0_write3
//	stg0_stg0_update_0_write4
//	stg0_stg0_update_0_write5
//	stg0_stg0_update_0_write6
//	stg0_stg0_update_0_write7
//	stg0_stg0_update_0_write8
//	stg0_stg0_update_0_write9
//	stg0_stg0_update_0_write10
//	stg0_stg0_update_0_write11
//	stg0_stg0_update_0_write12
//	stg0_stg0_update_0_write13
//	stg0_stg0_update_0_write14
//	stg0_stg0_update_0_write15
//	stg0_stg0_update_0_write16
//	stg0_stg0_update_0_write17
//	stg0_stg0_update_0_write18
//	stg0_stg0_update_0_write19
//	stg0_stg0_update_0_write20
//	stg0_stg0_update_0_write21
//	stg0_stg0_update_0_write22
//	stg0_stg0_update_0_write23
//	stg0_stg0_update_0_write24
//	stg0_stg0_update_0_write25
//	stg0_stg0_update_0_write26
//	stg0_stg0_update_0_write27
//	stg0_stg0_update_0_write28
//	stg0_stg0_update_0_write29
//	stg0_stg0_update_0_write30
//	stg0_stg0_update_0_write31
inline void stg0_stg0_update_0_write_bundle_write(hw_uint<512>& stg0_update_0_write, stg0_cache& stg0, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg0_stg0_update_0_write0_res = stg0_update_0_write.extract<0, 15>();
	stg0_stg0_update_0_write0_write(stg0_stg0_update_0_write0_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write1_res = stg0_update_0_write.extract<16, 31>();
	stg0_stg0_update_0_write1_write(stg0_stg0_update_0_write1_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write2_res = stg0_update_0_write.extract<32, 47>();
	stg0_stg0_update_0_write2_write(stg0_stg0_update_0_write2_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write3_res = stg0_update_0_write.extract<48, 63>();
	stg0_stg0_update_0_write3_write(stg0_stg0_update_0_write3_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write4_res = stg0_update_0_write.extract<64, 79>();
	stg0_stg0_update_0_write4_write(stg0_stg0_update_0_write4_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write5_res = stg0_update_0_write.extract<80, 95>();
	stg0_stg0_update_0_write5_write(stg0_stg0_update_0_write5_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write6_res = stg0_update_0_write.extract<96, 111>();
	stg0_stg0_update_0_write6_write(stg0_stg0_update_0_write6_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write7_res = stg0_update_0_write.extract<112, 127>();
	stg0_stg0_update_0_write7_write(stg0_stg0_update_0_write7_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write8_res = stg0_update_0_write.extract<128, 143>();
	stg0_stg0_update_0_write8_write(stg0_stg0_update_0_write8_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write9_res = stg0_update_0_write.extract<144, 159>();
	stg0_stg0_update_0_write9_write(stg0_stg0_update_0_write9_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write10_res = stg0_update_0_write.extract<160, 175>();
	stg0_stg0_update_0_write10_write(stg0_stg0_update_0_write10_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write11_res = stg0_update_0_write.extract<176, 191>();
	stg0_stg0_update_0_write11_write(stg0_stg0_update_0_write11_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write12_res = stg0_update_0_write.extract<192, 207>();
	stg0_stg0_update_0_write12_write(stg0_stg0_update_0_write12_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write13_res = stg0_update_0_write.extract<208, 223>();
	stg0_stg0_update_0_write13_write(stg0_stg0_update_0_write13_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write14_res = stg0_update_0_write.extract<224, 239>();
	stg0_stg0_update_0_write14_write(stg0_stg0_update_0_write14_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write15_res = stg0_update_0_write.extract<240, 255>();
	stg0_stg0_update_0_write15_write(stg0_stg0_update_0_write15_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write16_res = stg0_update_0_write.extract<256, 271>();
	stg0_stg0_update_0_write16_write(stg0_stg0_update_0_write16_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write17_res = stg0_update_0_write.extract<272, 287>();
	stg0_stg0_update_0_write17_write(stg0_stg0_update_0_write17_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write18_res = stg0_update_0_write.extract<288, 303>();
	stg0_stg0_update_0_write18_write(stg0_stg0_update_0_write18_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write19_res = stg0_update_0_write.extract<304, 319>();
	stg0_stg0_update_0_write19_write(stg0_stg0_update_0_write19_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write20_res = stg0_update_0_write.extract<320, 335>();
	stg0_stg0_update_0_write20_write(stg0_stg0_update_0_write20_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write21_res = stg0_update_0_write.extract<336, 351>();
	stg0_stg0_update_0_write21_write(stg0_stg0_update_0_write21_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write22_res = stg0_update_0_write.extract<352, 367>();
	stg0_stg0_update_0_write22_write(stg0_stg0_update_0_write22_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write23_res = stg0_update_0_write.extract<368, 383>();
	stg0_stg0_update_0_write23_write(stg0_stg0_update_0_write23_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write24_res = stg0_update_0_write.extract<384, 399>();
	stg0_stg0_update_0_write24_write(stg0_stg0_update_0_write24_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write25_res = stg0_update_0_write.extract<400, 415>();
	stg0_stg0_update_0_write25_write(stg0_stg0_update_0_write25_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write26_res = stg0_update_0_write.extract<416, 431>();
	stg0_stg0_update_0_write26_write(stg0_stg0_update_0_write26_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write27_res = stg0_update_0_write.extract<432, 447>();
	stg0_stg0_update_0_write27_write(stg0_stg0_update_0_write27_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write28_res = stg0_update_0_write.extract<448, 463>();
	stg0_stg0_update_0_write28_write(stg0_stg0_update_0_write28_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write29_res = stg0_update_0_write.extract<464, 479>();
	stg0_stg0_update_0_write29_write(stg0_stg0_update_0_write29_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write30_res = stg0_update_0_write.extract<480, 495>();
	stg0_stg0_update_0_write30_write(stg0_stg0_update_0_write30_res, stg0, d0, d1, dynamic_address);
	hw_uint<16> stg0_stg0_update_0_write31_res = stg0_update_0_write.extract<496, 511>();
	stg0_stg0_update_0_write31_write(stg0_stg0_update_0_write31_res, stg0, d0, d1, dynamic_address);
}

// stg1_update_0_read
//	stg1_rd0
//	stg1_rd1
//	stg1_rd2
//	stg1_rd3
//	stg1_rd4
//	stg1_rd5
//	stg1_rd6
//	stg1_rd7
//	stg1_rd8
//	stg1_rd9
//	stg1_rd10
//	stg1_rd11
//	stg1_rd12
//	stg1_rd13
//	stg1_rd14
//	stg1_rd15
//	stg1_rd16
//	stg1_rd17
//	stg1_rd18
//	stg1_rd19
//	stg1_rd20
//	stg1_rd21
//	stg1_rd22
//	stg1_rd23
//	stg1_rd24
//	stg1_rd25
//	stg1_rd26
//	stg1_rd27
//	stg1_rd28
//	stg1_rd29
//	stg1_rd30
//	stg1_rd31
//	stg1_rd32
//	stg1_rd33
//	stg1_rd34
//	stg1_rd35
//	stg1_rd36
//	stg1_rd37
//	stg1_rd38
//	stg1_rd39
//	stg1_rd40
//	stg1_rd41
//	stg1_rd42
//	stg1_rd43
//	stg1_rd44
//	stg1_rd45
//	stg1_rd46
//	stg1_rd47
//	stg1_rd48
//	stg1_rd49
//	stg1_rd50
//	stg1_rd51
//	stg1_rd52
//	stg1_rd53
//	stg1_rd54
//	stg1_rd55
//	stg1_rd56
//	stg1_rd57
//	stg1_rd58
//	stg1_rd59
//	stg1_rd60
//	stg1_rd61
//	stg1_rd62
//	stg1_rd63
//	stg1_rd64
//	stg1_rd65
//	stg1_rd66
//	stg1_rd67
//	stg1_rd68
//	stg1_rd69
//	stg1_rd70
//	stg1_rd71
//	stg1_rd72
//	stg1_rd73
//	stg1_rd74
//	stg1_rd75
//	stg1_rd76
//	stg1_rd77
//	stg1_rd78
//	stg1_rd79
//	stg1_rd80
//	stg1_rd81
//	stg1_rd82
//	stg1_rd83
//	stg1_rd84
//	stg1_rd85
//	stg1_rd86
//	stg1_rd87
//	stg1_rd88
//	stg1_rd89
//	stg1_rd90
//	stg1_rd91
//	stg1_rd92
//	stg1_rd93
//	stg1_rd94
//	stg1_rd95
//	stg1_rd96
//	stg1_rd97
//	stg1_rd98
//	stg1_rd99
//	stg1_rd100
//	stg1_rd101
//	stg1_rd102
//	stg1_rd103
//	stg1_rd104
//	stg1_rd105
//	stg1_rd106
//	stg1_rd107
//	stg1_rd108
//	stg1_rd109
//	stg1_rd110
//	stg1_rd111
//	stg1_rd112
//	stg1_rd113
//	stg1_rd114
//	stg1_rd115
//	stg1_rd116
//	stg1_rd117
//	stg1_rd118
//	stg1_rd119
//	stg1_rd120
//	stg1_rd121
//	stg1_rd122
//	stg1_rd123
//	stg1_rd124
//	stg1_rd125
//	stg1_rd126
//	stg1_rd127
inline hw_uint<2048> stg0_stg1_update_0_read_bundle_read(stg0_cache& stg0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg1_rd0
    // stg1_rd1
    // stg1_rd2
    // stg1_rd3
    // stg1_rd4
    // stg1_rd5
    // stg1_rd6
    // stg1_rd7
    // stg1_rd8
    // stg1_rd9
    // stg1_rd10
    // stg1_rd11
    // stg1_rd12
    // stg1_rd13
    // stg1_rd14
    // stg1_rd15
    // stg1_rd16
    // stg1_rd17
    // stg1_rd18
    // stg1_rd19
    // stg1_rd20
    // stg1_rd21
    // stg1_rd22
    // stg1_rd23
    // stg1_rd24
    // stg1_rd25
    // stg1_rd26
    // stg1_rd27
    // stg1_rd28
    // stg1_rd29
    // stg1_rd30
    // stg1_rd31
    // stg1_rd32
    // stg1_rd33
    // stg1_rd34
    // stg1_rd35
    // stg1_rd36
    // stg1_rd37
    // stg1_rd38
    // stg1_rd39
    // stg1_rd40
    // stg1_rd41
    // stg1_rd42
    // stg1_rd43
    // stg1_rd44
    // stg1_rd45
    // stg1_rd46
    // stg1_rd47
    // stg1_rd48
    // stg1_rd49
    // stg1_rd50
    // stg1_rd51
    // stg1_rd52
    // stg1_rd53
    // stg1_rd54
    // stg1_rd55
    // stg1_rd56
    // stg1_rd57
    // stg1_rd58
    // stg1_rd59
    // stg1_rd60
    // stg1_rd61
    // stg1_rd62
    // stg1_rd63
    // stg1_rd64
    // stg1_rd65
    // stg1_rd66
    // stg1_rd67
    // stg1_rd68
    // stg1_rd69
    // stg1_rd70
    // stg1_rd71
    // stg1_rd72
    // stg1_rd73
    // stg1_rd74
    // stg1_rd75
    // stg1_rd76
    // stg1_rd77
    // stg1_rd78
    // stg1_rd79
    // stg1_rd80
    // stg1_rd81
    // stg1_rd82
    // stg1_rd83
    // stg1_rd84
    // stg1_rd85
    // stg1_rd86
    // stg1_rd87
    // stg1_rd88
    // stg1_rd89
    // stg1_rd90
    // stg1_rd91
    // stg1_rd92
    // stg1_rd93
    // stg1_rd94
    // stg1_rd95
    // stg1_rd96
    // stg1_rd97
    // stg1_rd98
    // stg1_rd99
    // stg1_rd100
    // stg1_rd101
    // stg1_rd102
    // stg1_rd103
    // stg1_rd104
    // stg1_rd105
    // stg1_rd106
    // stg1_rd107
    // stg1_rd108
    // stg1_rd109
    // stg1_rd110
    // stg1_rd111
    // stg1_rd112
    // stg1_rd113
    // stg1_rd114
    // stg1_rd115
    // stg1_rd116
    // stg1_rd117
    // stg1_rd118
    // stg1_rd119
    // stg1_rd120
    // stg1_rd121
    // stg1_rd122
    // stg1_rd123
    // stg1_rd124
    // stg1_rd125
    // stg1_rd126
    // stg1_rd127

	hw_uint<2048> result;
	hw_uint<16> stg1_rd0_res = stg1_rd0_select(stg0, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg1_rd0_res);
	hw_uint<16> stg1_rd1_res = stg1_rd1_select(stg0, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg1_rd1_res);
	hw_uint<16> stg1_rd2_res = stg1_rd2_select(stg0, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg1_rd2_res);
	hw_uint<16> stg1_rd3_res = stg1_rd3_select(stg0, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg1_rd3_res);
	hw_uint<16> stg1_rd4_res = stg1_rd4_select(stg0, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg1_rd4_res);
	hw_uint<16> stg1_rd5_res = stg1_rd5_select(stg0, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg1_rd5_res);
	hw_uint<16> stg1_rd6_res = stg1_rd6_select(stg0, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg1_rd6_res);
	hw_uint<16> stg1_rd7_res = stg1_rd7_select(stg0, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg1_rd7_res);
	hw_uint<16> stg1_rd8_res = stg1_rd8_select(stg0, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg1_rd8_res);
	hw_uint<16> stg1_rd9_res = stg1_rd9_select(stg0, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg1_rd9_res);
	hw_uint<16> stg1_rd10_res = stg1_rd10_select(stg0, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg1_rd10_res);
	hw_uint<16> stg1_rd11_res = stg1_rd11_select(stg0, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg1_rd11_res);
	hw_uint<16> stg1_rd12_res = stg1_rd12_select(stg0, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg1_rd12_res);
	hw_uint<16> stg1_rd13_res = stg1_rd13_select(stg0, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg1_rd13_res);
	hw_uint<16> stg1_rd14_res = stg1_rd14_select(stg0, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg1_rd14_res);
	hw_uint<16> stg1_rd15_res = stg1_rd15_select(stg0, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg1_rd15_res);
	hw_uint<16> stg1_rd16_res = stg1_rd16_select(stg0, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg1_rd16_res);
	hw_uint<16> stg1_rd17_res = stg1_rd17_select(stg0, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg1_rd17_res);
	hw_uint<16> stg1_rd18_res = stg1_rd18_select(stg0, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg1_rd18_res);
	hw_uint<16> stg1_rd19_res = stg1_rd19_select(stg0, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg1_rd19_res);
	hw_uint<16> stg1_rd20_res = stg1_rd20_select(stg0, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg1_rd20_res);
	hw_uint<16> stg1_rd21_res = stg1_rd21_select(stg0, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg1_rd21_res);
	hw_uint<16> stg1_rd22_res = stg1_rd22_select(stg0, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg1_rd22_res);
	hw_uint<16> stg1_rd23_res = stg1_rd23_select(stg0, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg1_rd23_res);
	hw_uint<16> stg1_rd24_res = stg1_rd24_select(stg0, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg1_rd24_res);
	hw_uint<16> stg1_rd25_res = stg1_rd25_select(stg0, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg1_rd25_res);
	hw_uint<16> stg1_rd26_res = stg1_rd26_select(stg0, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg1_rd26_res);
	hw_uint<16> stg1_rd27_res = stg1_rd27_select(stg0, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg1_rd27_res);
	hw_uint<16> stg1_rd28_res = stg1_rd28_select(stg0, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg1_rd28_res);
	hw_uint<16> stg1_rd29_res = stg1_rd29_select(stg0, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg1_rd29_res);
	hw_uint<16> stg1_rd30_res = stg1_rd30_select(stg0, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg1_rd30_res);
	hw_uint<16> stg1_rd31_res = stg1_rd31_select(stg0, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg1_rd31_res);
	hw_uint<16> stg1_rd32_res = stg1_rd32_select(stg0, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg1_rd32_res);
	hw_uint<16> stg1_rd33_res = stg1_rd33_select(stg0, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg1_rd33_res);
	hw_uint<16> stg1_rd34_res = stg1_rd34_select(stg0, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg1_rd34_res);
	hw_uint<16> stg1_rd35_res = stg1_rd35_select(stg0, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg1_rd35_res);
	hw_uint<16> stg1_rd36_res = stg1_rd36_select(stg0, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg1_rd36_res);
	hw_uint<16> stg1_rd37_res = stg1_rd37_select(stg0, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg1_rd37_res);
	hw_uint<16> stg1_rd38_res = stg1_rd38_select(stg0, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg1_rd38_res);
	hw_uint<16> stg1_rd39_res = stg1_rd39_select(stg0, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg1_rd39_res);
	hw_uint<16> stg1_rd40_res = stg1_rd40_select(stg0, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg1_rd40_res);
	hw_uint<16> stg1_rd41_res = stg1_rd41_select(stg0, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg1_rd41_res);
	hw_uint<16> stg1_rd42_res = stg1_rd42_select(stg0, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg1_rd42_res);
	hw_uint<16> stg1_rd43_res = stg1_rd43_select(stg0, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg1_rd43_res);
	hw_uint<16> stg1_rd44_res = stg1_rd44_select(stg0, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg1_rd44_res);
	hw_uint<16> stg1_rd45_res = stg1_rd45_select(stg0, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg1_rd45_res);
	hw_uint<16> stg1_rd46_res = stg1_rd46_select(stg0, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg1_rd46_res);
	hw_uint<16> stg1_rd47_res = stg1_rd47_select(stg0, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg1_rd47_res);
	hw_uint<16> stg1_rd48_res = stg1_rd48_select(stg0, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg1_rd48_res);
	hw_uint<16> stg1_rd49_res = stg1_rd49_select(stg0, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg1_rd49_res);
	hw_uint<16> stg1_rd50_res = stg1_rd50_select(stg0, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg1_rd50_res);
	hw_uint<16> stg1_rd51_res = stg1_rd51_select(stg0, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg1_rd51_res);
	hw_uint<16> stg1_rd52_res = stg1_rd52_select(stg0, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg1_rd52_res);
	hw_uint<16> stg1_rd53_res = stg1_rd53_select(stg0, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg1_rd53_res);
	hw_uint<16> stg1_rd54_res = stg1_rd54_select(stg0, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg1_rd54_res);
	hw_uint<16> stg1_rd55_res = stg1_rd55_select(stg0, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg1_rd55_res);
	hw_uint<16> stg1_rd56_res = stg1_rd56_select(stg0, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg1_rd56_res);
	hw_uint<16> stg1_rd57_res = stg1_rd57_select(stg0, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg1_rd57_res);
	hw_uint<16> stg1_rd58_res = stg1_rd58_select(stg0, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg1_rd58_res);
	hw_uint<16> stg1_rd59_res = stg1_rd59_select(stg0, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg1_rd59_res);
	hw_uint<16> stg1_rd60_res = stg1_rd60_select(stg0, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg1_rd60_res);
	hw_uint<16> stg1_rd61_res = stg1_rd61_select(stg0, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg1_rd61_res);
	hw_uint<16> stg1_rd62_res = stg1_rd62_select(stg0, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg1_rd62_res);
	hw_uint<16> stg1_rd63_res = stg1_rd63_select(stg0, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg1_rd63_res);
	hw_uint<16> stg1_rd64_res = stg1_rd64_select(stg0, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg1_rd64_res);
	hw_uint<16> stg1_rd65_res = stg1_rd65_select(stg0, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg1_rd65_res);
	hw_uint<16> stg1_rd66_res = stg1_rd66_select(stg0, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg1_rd66_res);
	hw_uint<16> stg1_rd67_res = stg1_rd67_select(stg0, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg1_rd67_res);
	hw_uint<16> stg1_rd68_res = stg1_rd68_select(stg0, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg1_rd68_res);
	hw_uint<16> stg1_rd69_res = stg1_rd69_select(stg0, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg1_rd69_res);
	hw_uint<16> stg1_rd70_res = stg1_rd70_select(stg0, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg1_rd70_res);
	hw_uint<16> stg1_rd71_res = stg1_rd71_select(stg0, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg1_rd71_res);
	hw_uint<16> stg1_rd72_res = stg1_rd72_select(stg0, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg1_rd72_res);
	hw_uint<16> stg1_rd73_res = stg1_rd73_select(stg0, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg1_rd73_res);
	hw_uint<16> stg1_rd74_res = stg1_rd74_select(stg0, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg1_rd74_res);
	hw_uint<16> stg1_rd75_res = stg1_rd75_select(stg0, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg1_rd75_res);
	hw_uint<16> stg1_rd76_res = stg1_rd76_select(stg0, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg1_rd76_res);
	hw_uint<16> stg1_rd77_res = stg1_rd77_select(stg0, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg1_rd77_res);
	hw_uint<16> stg1_rd78_res = stg1_rd78_select(stg0, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg1_rd78_res);
	hw_uint<16> stg1_rd79_res = stg1_rd79_select(stg0, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg1_rd79_res);
	hw_uint<16> stg1_rd80_res = stg1_rd80_select(stg0, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg1_rd80_res);
	hw_uint<16> stg1_rd81_res = stg1_rd81_select(stg0, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg1_rd81_res);
	hw_uint<16> stg1_rd82_res = stg1_rd82_select(stg0, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg1_rd82_res);
	hw_uint<16> stg1_rd83_res = stg1_rd83_select(stg0, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg1_rd83_res);
	hw_uint<16> stg1_rd84_res = stg1_rd84_select(stg0, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg1_rd84_res);
	hw_uint<16> stg1_rd85_res = stg1_rd85_select(stg0, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg1_rd85_res);
	hw_uint<16> stg1_rd86_res = stg1_rd86_select(stg0, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg1_rd86_res);
	hw_uint<16> stg1_rd87_res = stg1_rd87_select(stg0, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg1_rd87_res);
	hw_uint<16> stg1_rd88_res = stg1_rd88_select(stg0, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg1_rd88_res);
	hw_uint<16> stg1_rd89_res = stg1_rd89_select(stg0, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg1_rd89_res);
	hw_uint<16> stg1_rd90_res = stg1_rd90_select(stg0, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg1_rd90_res);
	hw_uint<16> stg1_rd91_res = stg1_rd91_select(stg0, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg1_rd91_res);
	hw_uint<16> stg1_rd92_res = stg1_rd92_select(stg0, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg1_rd92_res);
	hw_uint<16> stg1_rd93_res = stg1_rd93_select(stg0, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg1_rd93_res);
	hw_uint<16> stg1_rd94_res = stg1_rd94_select(stg0, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg1_rd94_res);
	hw_uint<16> stg1_rd95_res = stg1_rd95_select(stg0, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg1_rd95_res);
	hw_uint<16> stg1_rd96_res = stg1_rd96_select(stg0, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg1_rd96_res);
	hw_uint<16> stg1_rd97_res = stg1_rd97_select(stg0, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg1_rd97_res);
	hw_uint<16> stg1_rd98_res = stg1_rd98_select(stg0, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg1_rd98_res);
	hw_uint<16> stg1_rd99_res = stg1_rd99_select(stg0, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg1_rd99_res);
	hw_uint<16> stg1_rd100_res = stg1_rd100_select(stg0, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg1_rd100_res);
	hw_uint<16> stg1_rd101_res = stg1_rd101_select(stg0, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg1_rd101_res);
	hw_uint<16> stg1_rd102_res = stg1_rd102_select(stg0, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg1_rd102_res);
	hw_uint<16> stg1_rd103_res = stg1_rd103_select(stg0, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg1_rd103_res);
	hw_uint<16> stg1_rd104_res = stg1_rd104_select(stg0, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg1_rd104_res);
	hw_uint<16> stg1_rd105_res = stg1_rd105_select(stg0, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg1_rd105_res);
	hw_uint<16> stg1_rd106_res = stg1_rd106_select(stg0, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg1_rd106_res);
	hw_uint<16> stg1_rd107_res = stg1_rd107_select(stg0, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg1_rd107_res);
	hw_uint<16> stg1_rd108_res = stg1_rd108_select(stg0, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg1_rd108_res);
	hw_uint<16> stg1_rd109_res = stg1_rd109_select(stg0, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg1_rd109_res);
	hw_uint<16> stg1_rd110_res = stg1_rd110_select(stg0, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg1_rd110_res);
	hw_uint<16> stg1_rd111_res = stg1_rd111_select(stg0, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg1_rd111_res);
	hw_uint<16> stg1_rd112_res = stg1_rd112_select(stg0, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg1_rd112_res);
	hw_uint<16> stg1_rd113_res = stg1_rd113_select(stg0, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg1_rd113_res);
	hw_uint<16> stg1_rd114_res = stg1_rd114_select(stg0, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg1_rd114_res);
	hw_uint<16> stg1_rd115_res = stg1_rd115_select(stg0, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg1_rd115_res);
	hw_uint<16> stg1_rd116_res = stg1_rd116_select(stg0, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg1_rd116_res);
	hw_uint<16> stg1_rd117_res = stg1_rd117_select(stg0, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg1_rd117_res);
	hw_uint<16> stg1_rd118_res = stg1_rd118_select(stg0, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg1_rd118_res);
	hw_uint<16> stg1_rd119_res = stg1_rd119_select(stg0, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg1_rd119_res);
	hw_uint<16> stg1_rd120_res = stg1_rd120_select(stg0, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg1_rd120_res);
	hw_uint<16> stg1_rd121_res = stg1_rd121_select(stg0, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg1_rd121_res);
	hw_uint<16> stg1_rd122_res = stg1_rd122_select(stg0, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg1_rd122_res);
	hw_uint<16> stg1_rd123_res = stg1_rd123_select(stg0, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg1_rd123_res);
	hw_uint<16> stg1_rd124_res = stg1_rd124_select(stg0, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg1_rd124_res);
	hw_uint<16> stg1_rd125_res = stg1_rd125_select(stg0, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg1_rd125_res);
	hw_uint<16> stg1_rd126_res = stg1_rd126_select(stg0, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg1_rd126_res);
	hw_uint<16> stg1_rd127_res = stg1_rd127_select(stg0, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg1_rd127_res);
	return result;
}

struct stg1_stg1_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-544, 2464], [0, 1096]}
	// Capacity: 98
	// # of read delays: 4
  // 0, 1, 96, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 94> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_95() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_96() {
		return f4;
	}

	inline hw_uint<16> peek_97() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 94
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 94 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-543, 2433], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-534, 2442], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-533, 2443], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-532, 2444], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-531, 2445], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-530, 2446], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-529, 2447], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-528, 2448], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-527, 2449], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-526, 2450], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-525, 2451], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-542, 2434], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-524, 2452], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-523, 2453], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-522, 2454], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-521, 2455], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-520, 2456], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-519, 2457], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-518, 2458], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-517, 2459], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-516, 2460], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-515, 2461], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-541, 2435], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-514, 2462], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-545, 2463], [0, 1097]}
	// Capacity: 99
	// # of read delays: 4
  // 0, 1, 97, 98
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}

	inline hw_uint<16> peek_98() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-540, 2436], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-539, 2437], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-538, 2438], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-537, 2439], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-536, 2440], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-535, 2441], [0, 1097]}
	// Capacity: 98
	// # of read delays: 3
  // 0, 1, 97
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 95> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_96() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_97() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 95
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 95 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_cache {
  // # of banks: 32
  stg1_stg1_update_0_write0_merged_banks_4_cache stg1_stg1_update_0_write0_merged_banks_4;
  stg1_stg1_update_0_write1_merged_banks_4_cache stg1_stg1_update_0_write1_merged_banks_4;
  stg1_stg1_update_0_write10_merged_banks_4_cache stg1_stg1_update_0_write10_merged_banks_4;
  stg1_stg1_update_0_write11_merged_banks_4_cache stg1_stg1_update_0_write11_merged_banks_4;
  stg1_stg1_update_0_write12_merged_banks_4_cache stg1_stg1_update_0_write12_merged_banks_4;
  stg1_stg1_update_0_write13_merged_banks_4_cache stg1_stg1_update_0_write13_merged_banks_4;
  stg1_stg1_update_0_write14_merged_banks_4_cache stg1_stg1_update_0_write14_merged_banks_4;
  stg1_stg1_update_0_write15_merged_banks_4_cache stg1_stg1_update_0_write15_merged_banks_4;
  stg1_stg1_update_0_write16_merged_banks_4_cache stg1_stg1_update_0_write16_merged_banks_4;
  stg1_stg1_update_0_write17_merged_banks_4_cache stg1_stg1_update_0_write17_merged_banks_4;
  stg1_stg1_update_0_write18_merged_banks_4_cache stg1_stg1_update_0_write18_merged_banks_4;
  stg1_stg1_update_0_write19_merged_banks_4_cache stg1_stg1_update_0_write19_merged_banks_4;
  stg1_stg1_update_0_write2_merged_banks_4_cache stg1_stg1_update_0_write2_merged_banks_4;
  stg1_stg1_update_0_write20_merged_banks_4_cache stg1_stg1_update_0_write20_merged_banks_4;
  stg1_stg1_update_0_write21_merged_banks_4_cache stg1_stg1_update_0_write21_merged_banks_4;
  stg1_stg1_update_0_write22_merged_banks_4_cache stg1_stg1_update_0_write22_merged_banks_4;
  stg1_stg1_update_0_write23_merged_banks_4_cache stg1_stg1_update_0_write23_merged_banks_4;
  stg1_stg1_update_0_write24_merged_banks_4_cache stg1_stg1_update_0_write24_merged_banks_4;
  stg1_stg1_update_0_write25_merged_banks_4_cache stg1_stg1_update_0_write25_merged_banks_4;
  stg1_stg1_update_0_write26_merged_banks_4_cache stg1_stg1_update_0_write26_merged_banks_4;
  stg1_stg1_update_0_write27_merged_banks_4_cache stg1_stg1_update_0_write27_merged_banks_4;
  stg1_stg1_update_0_write28_merged_banks_4_cache stg1_stg1_update_0_write28_merged_banks_4;
  stg1_stg1_update_0_write29_merged_banks_4_cache stg1_stg1_update_0_write29_merged_banks_4;
  stg1_stg1_update_0_write3_merged_banks_4_cache stg1_stg1_update_0_write3_merged_banks_4;
  stg1_stg1_update_0_write30_merged_banks_4_cache stg1_stg1_update_0_write30_merged_banks_4;
  stg1_stg1_update_0_write31_merged_banks_4_cache stg1_stg1_update_0_write31_merged_banks_4;
  stg1_stg1_update_0_write4_merged_banks_4_cache stg1_stg1_update_0_write4_merged_banks_4;
  stg1_stg1_update_0_write5_merged_banks_4_cache stg1_stg1_update_0_write5_merged_banks_4;
  stg1_stg1_update_0_write6_merged_banks_4_cache stg1_stg1_update_0_write6_merged_banks_4;
  stg1_stg1_update_0_write7_merged_banks_4_cache stg1_stg1_update_0_write7_merged_banks_4;
  stg1_stg1_update_0_write8_merged_banks_4_cache stg1_stg1_update_0_write8_merged_banks_4;
  stg1_stg1_update_0_write9_merged_banks_4_cache stg1_stg1_update_0_write9_merged_banks_4;
};



inline void stg1_stg1_update_0_write0_write(hw_uint<16>& stg1_stg1_update_0_write0, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write0_merged_banks_4.push(stg1_stg1_update_0_write0);
}

inline void stg1_stg1_update_0_write1_write(hw_uint<16>& stg1_stg1_update_0_write1, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write1_merged_banks_4.push(stg1_stg1_update_0_write1);
}

inline void stg1_stg1_update_0_write10_write(hw_uint<16>& stg1_stg1_update_0_write10, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write10_merged_banks_4.push(stg1_stg1_update_0_write10);
}

inline void stg1_stg1_update_0_write11_write(hw_uint<16>& stg1_stg1_update_0_write11, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write11_merged_banks_4.push(stg1_stg1_update_0_write11);
}

inline void stg1_stg1_update_0_write12_write(hw_uint<16>& stg1_stg1_update_0_write12, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write12_merged_banks_4.push(stg1_stg1_update_0_write12);
}

inline void stg1_stg1_update_0_write13_write(hw_uint<16>& stg1_stg1_update_0_write13, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write13_merged_banks_4.push(stg1_stg1_update_0_write13);
}

inline void stg1_stg1_update_0_write14_write(hw_uint<16>& stg1_stg1_update_0_write14, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write14_merged_banks_4.push(stg1_stg1_update_0_write14);
}

inline void stg1_stg1_update_0_write15_write(hw_uint<16>& stg1_stg1_update_0_write15, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write15_merged_banks_4.push(stg1_stg1_update_0_write15);
}

inline void stg1_stg1_update_0_write16_write(hw_uint<16>& stg1_stg1_update_0_write16, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write16_merged_banks_4.push(stg1_stg1_update_0_write16);
}

inline void stg1_stg1_update_0_write17_write(hw_uint<16>& stg1_stg1_update_0_write17, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write17_merged_banks_4.push(stg1_stg1_update_0_write17);
}

inline void stg1_stg1_update_0_write18_write(hw_uint<16>& stg1_stg1_update_0_write18, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write18_merged_banks_4.push(stg1_stg1_update_0_write18);
}

inline void stg1_stg1_update_0_write19_write(hw_uint<16>& stg1_stg1_update_0_write19, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write19_merged_banks_4.push(stg1_stg1_update_0_write19);
}

inline void stg1_stg1_update_0_write2_write(hw_uint<16>& stg1_stg1_update_0_write2, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write2_merged_banks_4.push(stg1_stg1_update_0_write2);
}

inline void stg1_stg1_update_0_write20_write(hw_uint<16>& stg1_stg1_update_0_write20, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write20_merged_banks_4.push(stg1_stg1_update_0_write20);
}

inline void stg1_stg1_update_0_write21_write(hw_uint<16>& stg1_stg1_update_0_write21, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write21_merged_banks_4.push(stg1_stg1_update_0_write21);
}

inline void stg1_stg1_update_0_write22_write(hw_uint<16>& stg1_stg1_update_0_write22, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write22_merged_banks_4.push(stg1_stg1_update_0_write22);
}

inline void stg1_stg1_update_0_write23_write(hw_uint<16>& stg1_stg1_update_0_write23, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write23_merged_banks_4.push(stg1_stg1_update_0_write23);
}

inline void stg1_stg1_update_0_write24_write(hw_uint<16>& stg1_stg1_update_0_write24, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write24_merged_banks_4.push(stg1_stg1_update_0_write24);
}

inline void stg1_stg1_update_0_write25_write(hw_uint<16>& stg1_stg1_update_0_write25, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write25_merged_banks_4.push(stg1_stg1_update_0_write25);
}

inline void stg1_stg1_update_0_write26_write(hw_uint<16>& stg1_stg1_update_0_write26, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write26_merged_banks_4.push(stg1_stg1_update_0_write26);
}

inline void stg1_stg1_update_0_write27_write(hw_uint<16>& stg1_stg1_update_0_write27, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write27_merged_banks_4.push(stg1_stg1_update_0_write27);
}

inline void stg1_stg1_update_0_write28_write(hw_uint<16>& stg1_stg1_update_0_write28, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write28_merged_banks_4.push(stg1_stg1_update_0_write28);
}

inline void stg1_stg1_update_0_write29_write(hw_uint<16>& stg1_stg1_update_0_write29, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write29_merged_banks_4.push(stg1_stg1_update_0_write29);
}

inline void stg1_stg1_update_0_write3_write(hw_uint<16>& stg1_stg1_update_0_write3, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write3_merged_banks_4.push(stg1_stg1_update_0_write3);
}

inline void stg1_stg1_update_0_write30_write(hw_uint<16>& stg1_stg1_update_0_write30, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write30_merged_banks_4.push(stg1_stg1_update_0_write30);
}

inline void stg1_stg1_update_0_write31_write(hw_uint<16>& stg1_stg1_update_0_write31, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write31_merged_banks_4.push(stg1_stg1_update_0_write31);
}

inline void stg1_stg1_update_0_write4_write(hw_uint<16>& stg1_stg1_update_0_write4, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write4_merged_banks_4.push(stg1_stg1_update_0_write4);
}

inline void stg1_stg1_update_0_write5_write(hw_uint<16>& stg1_stg1_update_0_write5, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write5_merged_banks_4.push(stg1_stg1_update_0_write5);
}

inline void stg1_stg1_update_0_write6_write(hw_uint<16>& stg1_stg1_update_0_write6, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write6_merged_banks_4.push(stg1_stg1_update_0_write6);
}

inline void stg1_stg1_update_0_write7_write(hw_uint<16>& stg1_stg1_update_0_write7, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write7_merged_banks_4.push(stg1_stg1_update_0_write7);
}

inline void stg1_stg1_update_0_write8_write(hw_uint<16>& stg1_stg1_update_0_write8, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write8_merged_banks_4.push(stg1_stg1_update_0_write8);
}

inline void stg1_stg1_update_0_write9_write(hw_uint<16>& stg1_stg1_update_0_write9, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  stg1.stg1_stg1_update_0_write9_merged_banks_4.push(stg1_stg1_update_0_write9);
}

inline hw_uint<16> stg2_rd0_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd0 read pattern: { stg2_update_0[d0, d1] -> stg1[-1 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write31 = stg1.stg1_stg1_update_0_write31_merged_banks_4.peek_98();
  return value_stg1_stg1_update_0_write31;
  return 0;
}

inline hw_uint<16> stg2_rd1_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd1 read pattern: { stg2_update_0[d0, d1] -> stg1[32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write0 = stg1.stg1_stg1_update_0_write0_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write0;
  return 0;
}

inline hw_uint<16> stg2_rd10_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd10 read pattern: { stg2_update_0[d0, d1] -> stg1[2 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write2 = stg1.stg1_stg1_update_0_write2_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write2;
  return 0;
}

inline hw_uint<16> stg2_rd100_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd100 read pattern: { stg2_update_0[d0, d1] -> stg1[24 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write24 = stg1.stg1_stg1_update_0_write24_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write24;
  return 0;
}

inline hw_uint<16> stg2_rd101_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd101 read pattern: { stg2_update_0[d0, d1] -> stg1[25 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write25 = stg1.stg1_stg1_update_0_write25_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write25;
  return 0;
}

inline hw_uint<16> stg2_rd102_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd102 read pattern: { stg2_update_0[d0, d1] -> stg1[25 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write25 = stg1.stg1_stg1_update_0_write25_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write25;
  return 0;
}

inline hw_uint<16> stg2_rd103_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd103 read pattern: { stg2_update_0[d0, d1] -> stg1[26 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write26 = stg1.stg1_stg1_update_0_write26_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write26;
  return 0;
}

inline hw_uint<16> stg2_rd104_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd104 read pattern: { stg2_update_0[d0, d1] -> stg1[25 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write25 = stg1.stg1_stg1_update_0_write25_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write25;
  return 0;
}

inline hw_uint<16> stg2_rd105_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd105 read pattern: { stg2_update_0[d0, d1] -> stg1[26 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write26 = stg1.stg1_stg1_update_0_write26_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write26;
  return 0;
}

inline hw_uint<16> stg2_rd106_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd106 read pattern: { stg2_update_0[d0, d1] -> stg1[26 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write26 = stg1.stg1_stg1_update_0_write26_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write26;
  return 0;
}

inline hw_uint<16> stg2_rd107_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd107 read pattern: { stg2_update_0[d0, d1] -> stg1[27 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write27 = stg1.stg1_stg1_update_0_write27_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write27;
  return 0;
}

inline hw_uint<16> stg2_rd108_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd108 read pattern: { stg2_update_0[d0, d1] -> stg1[26 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write26 = stg1.stg1_stg1_update_0_write26_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write26;
  return 0;
}

inline hw_uint<16> stg2_rd109_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd109 read pattern: { stg2_update_0[d0, d1] -> stg1[27 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write27 = stg1.stg1_stg1_update_0_write27_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write27;
  return 0;
}

inline hw_uint<16> stg2_rd11_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd11 read pattern: { stg2_update_0[d0, d1] -> stg1[3 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write3 = stg1.stg1_stg1_update_0_write3_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write3;
  return 0;
}

inline hw_uint<16> stg2_rd110_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd110 read pattern: { stg2_update_0[d0, d1] -> stg1[27 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write27 = stg1.stg1_stg1_update_0_write27_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write27;
  return 0;
}

inline hw_uint<16> stg2_rd111_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd111 read pattern: { stg2_update_0[d0, d1] -> stg1[28 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write28 = stg1.stg1_stg1_update_0_write28_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write28;
  return 0;
}

inline hw_uint<16> stg2_rd112_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd112 read pattern: { stg2_update_0[d0, d1] -> stg1[27 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write27 = stg1.stg1_stg1_update_0_write27_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write27;
  return 0;
}

inline hw_uint<16> stg2_rd113_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd113 read pattern: { stg2_update_0[d0, d1] -> stg1[28 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write28 = stg1.stg1_stg1_update_0_write28_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write28;
  return 0;
}

inline hw_uint<16> stg2_rd114_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd114 read pattern: { stg2_update_0[d0, d1] -> stg1[28 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write28 = stg1.stg1_stg1_update_0_write28_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write28;
  return 0;
}

inline hw_uint<16> stg2_rd115_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd115 read pattern: { stg2_update_0[d0, d1] -> stg1[29 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write29 = stg1.stg1_stg1_update_0_write29_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write29;
  return 0;
}

inline hw_uint<16> stg2_rd116_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd116 read pattern: { stg2_update_0[d0, d1] -> stg1[28 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write28 = stg1.stg1_stg1_update_0_write28_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write28;
  return 0;
}

inline hw_uint<16> stg2_rd117_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd117 read pattern: { stg2_update_0[d0, d1] -> stg1[29 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write29 = stg1.stg1_stg1_update_0_write29_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write29;
  return 0;
}

inline hw_uint<16> stg2_rd118_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd118 read pattern: { stg2_update_0[d0, d1] -> stg1[29 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write29 = stg1.stg1_stg1_update_0_write29_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write29;
  return 0;
}

inline hw_uint<16> stg2_rd119_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd119 read pattern: { stg2_update_0[d0, d1] -> stg1[30 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write30 = stg1.stg1_stg1_update_0_write30_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write30;
  return 0;
}

inline hw_uint<16> stg2_rd12_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd12 read pattern: { stg2_update_0[d0, d1] -> stg1[2 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write2 = stg1.stg1_stg1_update_0_write2_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write2;
  return 0;
}

inline hw_uint<16> stg2_rd120_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd120 read pattern: { stg2_update_0[d0, d1] -> stg1[29 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write29 = stg1.stg1_stg1_update_0_write29_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write29;
  return 0;
}

inline hw_uint<16> stg2_rd121_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd121 read pattern: { stg2_update_0[d0, d1] -> stg1[30 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write30 = stg1.stg1_stg1_update_0_write30_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write30;
  return 0;
}

inline hw_uint<16> stg2_rd122_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd122 read pattern: { stg2_update_0[d0, d1] -> stg1[30 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write30 = stg1.stg1_stg1_update_0_write30_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write30;
  return 0;
}

inline hw_uint<16> stg2_rd123_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd123 read pattern: { stg2_update_0[d0, d1] -> stg1[31 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write31 = stg1.stg1_stg1_update_0_write31_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write31;
  return 0;
}

inline hw_uint<16> stg2_rd124_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd124 read pattern: { stg2_update_0[d0, d1] -> stg1[30 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write30 = stg1.stg1_stg1_update_0_write30_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write30;
  return 0;
}

inline hw_uint<16> stg2_rd125_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd125 read pattern: { stg2_update_0[d0, d1] -> stg1[31 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write31 = stg1.stg1_stg1_update_0_write31_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write31;
  return 0;
}

inline hw_uint<16> stg2_rd126_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd126 read pattern: { stg2_update_0[d0, d1] -> stg1[31 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write31 = stg1.stg1_stg1_update_0_write31_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write31;
  return 0;
}

inline hw_uint<16> stg2_rd127_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd127 read pattern: { stg2_update_0[d0, d1] -> stg1[32 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write0 = stg1.stg1_stg1_update_0_write0_merged_banks_4.peek_96();
  return value_stg1_stg1_update_0_write0;
  return 0;
}

inline hw_uint<16> stg2_rd13_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd13 read pattern: { stg2_update_0[d0, d1] -> stg1[3 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write3 = stg1.stg1_stg1_update_0_write3_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write3;
  return 0;
}

inline hw_uint<16> stg2_rd14_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd14 read pattern: { stg2_update_0[d0, d1] -> stg1[3 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write3 = stg1.stg1_stg1_update_0_write3_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write3;
  return 0;
}

inline hw_uint<16> stg2_rd15_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd15 read pattern: { stg2_update_0[d0, d1] -> stg1[4 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write4 = stg1.stg1_stg1_update_0_write4_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write4;
  return 0;
}

inline hw_uint<16> stg2_rd16_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd16 read pattern: { stg2_update_0[d0, d1] -> stg1[3 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write3 = stg1.stg1_stg1_update_0_write3_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write3;
  return 0;
}

inline hw_uint<16> stg2_rd17_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd17 read pattern: { stg2_update_0[d0, d1] -> stg1[4 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write4 = stg1.stg1_stg1_update_0_write4_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write4;
  return 0;
}

inline hw_uint<16> stg2_rd18_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd18 read pattern: { stg2_update_0[d0, d1] -> stg1[4 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write4 = stg1.stg1_stg1_update_0_write4_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write4;
  return 0;
}

inline hw_uint<16> stg2_rd19_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd19 read pattern: { stg2_update_0[d0, d1] -> stg1[5 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write5 = stg1.stg1_stg1_update_0_write5_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write5;
  return 0;
}

inline hw_uint<16> stg2_rd2_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd2 read pattern: { stg2_update_0[d0, d1] -> stg1[32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write0 = stg1.stg1_stg1_update_0_write0_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write0;
  return 0;
}

inline hw_uint<16> stg2_rd20_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd20 read pattern: { stg2_update_0[d0, d1] -> stg1[4 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write4 = stg1.stg1_stg1_update_0_write4_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write4;
  return 0;
}

inline hw_uint<16> stg2_rd21_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd21 read pattern: { stg2_update_0[d0, d1] -> stg1[5 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write5 = stg1.stg1_stg1_update_0_write5_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write5;
  return 0;
}

inline hw_uint<16> stg2_rd22_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd22 read pattern: { stg2_update_0[d0, d1] -> stg1[5 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write5 = stg1.stg1_stg1_update_0_write5_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write5;
  return 0;
}

inline hw_uint<16> stg2_rd23_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd23 read pattern: { stg2_update_0[d0, d1] -> stg1[6 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write6 = stg1.stg1_stg1_update_0_write6_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write6;
  return 0;
}

inline hw_uint<16> stg2_rd24_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd24 read pattern: { stg2_update_0[d0, d1] -> stg1[5 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write5 = stg1.stg1_stg1_update_0_write5_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write5;
  return 0;
}

inline hw_uint<16> stg2_rd25_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd25 read pattern: { stg2_update_0[d0, d1] -> stg1[6 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write6 = stg1.stg1_stg1_update_0_write6_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write6;
  return 0;
}

inline hw_uint<16> stg2_rd26_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd26 read pattern: { stg2_update_0[d0, d1] -> stg1[6 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write6 = stg1.stg1_stg1_update_0_write6_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write6;
  return 0;
}

inline hw_uint<16> stg2_rd27_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd27 read pattern: { stg2_update_0[d0, d1] -> stg1[7 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write7 = stg1.stg1_stg1_update_0_write7_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write7;
  return 0;
}

inline hw_uint<16> stg2_rd28_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd28 read pattern: { stg2_update_0[d0, d1] -> stg1[6 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write6 = stg1.stg1_stg1_update_0_write6_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write6;
  return 0;
}

inline hw_uint<16> stg2_rd29_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd29 read pattern: { stg2_update_0[d0, d1] -> stg1[7 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write7 = stg1.stg1_stg1_update_0_write7_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write7;
  return 0;
}

inline hw_uint<16> stg2_rd3_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd3 read pattern: { stg2_update_0[d0, d1] -> stg1[1 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write1 = stg1.stg1_stg1_update_0_write1_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write1;
  return 0;
}

inline hw_uint<16> stg2_rd30_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd30 read pattern: { stg2_update_0[d0, d1] -> stg1[7 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write7 = stg1.stg1_stg1_update_0_write7_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write7;
  return 0;
}

inline hw_uint<16> stg2_rd31_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd31 read pattern: { stg2_update_0[d0, d1] -> stg1[8 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write8 = stg1.stg1_stg1_update_0_write8_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write8;
  return 0;
}

inline hw_uint<16> stg2_rd32_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd32 read pattern: { stg2_update_0[d0, d1] -> stg1[7 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write7 = stg1.stg1_stg1_update_0_write7_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write7;
  return 0;
}

inline hw_uint<16> stg2_rd33_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd33 read pattern: { stg2_update_0[d0, d1] -> stg1[8 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write8 = stg1.stg1_stg1_update_0_write8_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write8;
  return 0;
}

inline hw_uint<16> stg2_rd34_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd34 read pattern: { stg2_update_0[d0, d1] -> stg1[8 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write8 = stg1.stg1_stg1_update_0_write8_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write8;
  return 0;
}

inline hw_uint<16> stg2_rd35_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd35 read pattern: { stg2_update_0[d0, d1] -> stg1[9 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write9 = stg1.stg1_stg1_update_0_write9_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write9;
  return 0;
}

inline hw_uint<16> stg2_rd36_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd36 read pattern: { stg2_update_0[d0, d1] -> stg1[8 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write8 = stg1.stg1_stg1_update_0_write8_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write8;
  return 0;
}

inline hw_uint<16> stg2_rd37_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd37 read pattern: { stg2_update_0[d0, d1] -> stg1[9 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write9 = stg1.stg1_stg1_update_0_write9_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write9;
  return 0;
}

inline hw_uint<16> stg2_rd38_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd38 read pattern: { stg2_update_0[d0, d1] -> stg1[9 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write9 = stg1.stg1_stg1_update_0_write9_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write9;
  return 0;
}

inline hw_uint<16> stg2_rd39_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd39 read pattern: { stg2_update_0[d0, d1] -> stg1[10 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write10 = stg1.stg1_stg1_update_0_write10_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write10;
  return 0;
}

inline hw_uint<16> stg2_rd4_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd4 read pattern: { stg2_update_0[d0, d1] -> stg1[32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write0 = stg1.stg1_stg1_update_0_write0_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write0;
  return 0;
}

inline hw_uint<16> stg2_rd40_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd40 read pattern: { stg2_update_0[d0, d1] -> stg1[9 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write9 = stg1.stg1_stg1_update_0_write9_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write9;
  return 0;
}

inline hw_uint<16> stg2_rd41_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd41 read pattern: { stg2_update_0[d0, d1] -> stg1[10 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write10 = stg1.stg1_stg1_update_0_write10_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write10;
  return 0;
}

inline hw_uint<16> stg2_rd42_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd42 read pattern: { stg2_update_0[d0, d1] -> stg1[10 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write10 = stg1.stg1_stg1_update_0_write10_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write10;
  return 0;
}

inline hw_uint<16> stg2_rd43_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd43 read pattern: { stg2_update_0[d0, d1] -> stg1[11 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write11 = stg1.stg1_stg1_update_0_write11_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write11;
  return 0;
}

inline hw_uint<16> stg2_rd44_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd44 read pattern: { stg2_update_0[d0, d1] -> stg1[10 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write10 = stg1.stg1_stg1_update_0_write10_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write10;
  return 0;
}

inline hw_uint<16> stg2_rd45_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd45 read pattern: { stg2_update_0[d0, d1] -> stg1[11 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write11 = stg1.stg1_stg1_update_0_write11_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write11;
  return 0;
}

inline hw_uint<16> stg2_rd46_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd46 read pattern: { stg2_update_0[d0, d1] -> stg1[11 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write11 = stg1.stg1_stg1_update_0_write11_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write11;
  return 0;
}

inline hw_uint<16> stg2_rd47_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd47 read pattern: { stg2_update_0[d0, d1] -> stg1[12 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write12 = stg1.stg1_stg1_update_0_write12_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write12;
  return 0;
}

inline hw_uint<16> stg2_rd48_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd48 read pattern: { stg2_update_0[d0, d1] -> stg1[11 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write11 = stg1.stg1_stg1_update_0_write11_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write11;
  return 0;
}

inline hw_uint<16> stg2_rd49_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd49 read pattern: { stg2_update_0[d0, d1] -> stg1[12 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write12 = stg1.stg1_stg1_update_0_write12_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write12;
  return 0;
}

inline hw_uint<16> stg2_rd5_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd5 read pattern: { stg2_update_0[d0, d1] -> stg1[1 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write1 = stg1.stg1_stg1_update_0_write1_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write1;
  return 0;
}

inline hw_uint<16> stg2_rd50_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd50 read pattern: { stg2_update_0[d0, d1] -> stg1[12 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write12 = stg1.stg1_stg1_update_0_write12_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write12;
  return 0;
}

inline hw_uint<16> stg2_rd51_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd51 read pattern: { stg2_update_0[d0, d1] -> stg1[13 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write13 = stg1.stg1_stg1_update_0_write13_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write13;
  return 0;
}

inline hw_uint<16> stg2_rd52_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd52 read pattern: { stg2_update_0[d0, d1] -> stg1[12 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write12 = stg1.stg1_stg1_update_0_write12_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write12;
  return 0;
}

inline hw_uint<16> stg2_rd53_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd53 read pattern: { stg2_update_0[d0, d1] -> stg1[13 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write13 = stg1.stg1_stg1_update_0_write13_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write13;
  return 0;
}

inline hw_uint<16> stg2_rd54_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd54 read pattern: { stg2_update_0[d0, d1] -> stg1[13 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write13 = stg1.stg1_stg1_update_0_write13_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write13;
  return 0;
}

inline hw_uint<16> stg2_rd55_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd55 read pattern: { stg2_update_0[d0, d1] -> stg1[14 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write14 = stg1.stg1_stg1_update_0_write14_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write14;
  return 0;
}

inline hw_uint<16> stg2_rd56_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd56 read pattern: { stg2_update_0[d0, d1] -> stg1[13 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write13 = stg1.stg1_stg1_update_0_write13_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write13;
  return 0;
}

inline hw_uint<16> stg2_rd57_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd57 read pattern: { stg2_update_0[d0, d1] -> stg1[14 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write14 = stg1.stg1_stg1_update_0_write14_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write14;
  return 0;
}

inline hw_uint<16> stg2_rd58_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd58 read pattern: { stg2_update_0[d0, d1] -> stg1[14 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write14 = stg1.stg1_stg1_update_0_write14_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write14;
  return 0;
}

inline hw_uint<16> stg2_rd59_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd59 read pattern: { stg2_update_0[d0, d1] -> stg1[15 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write15 = stg1.stg1_stg1_update_0_write15_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write15;
  return 0;
}

inline hw_uint<16> stg2_rd6_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd6 read pattern: { stg2_update_0[d0, d1] -> stg1[1 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write1 = stg1.stg1_stg1_update_0_write1_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write1;
  return 0;
}

inline hw_uint<16> stg2_rd60_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd60 read pattern: { stg2_update_0[d0, d1] -> stg1[14 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write14 = stg1.stg1_stg1_update_0_write14_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write14;
  return 0;
}

inline hw_uint<16> stg2_rd61_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd61 read pattern: { stg2_update_0[d0, d1] -> stg1[15 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write15 = stg1.stg1_stg1_update_0_write15_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write15;
  return 0;
}

inline hw_uint<16> stg2_rd62_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd62 read pattern: { stg2_update_0[d0, d1] -> stg1[15 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write15 = stg1.stg1_stg1_update_0_write15_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write15;
  return 0;
}

inline hw_uint<16> stg2_rd63_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd63 read pattern: { stg2_update_0[d0, d1] -> stg1[16 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write16 = stg1.stg1_stg1_update_0_write16_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write16;
  return 0;
}

inline hw_uint<16> stg2_rd64_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd64 read pattern: { stg2_update_0[d0, d1] -> stg1[15 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write15 = stg1.stg1_stg1_update_0_write15_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write15;
  return 0;
}

inline hw_uint<16> stg2_rd65_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd65 read pattern: { stg2_update_0[d0, d1] -> stg1[16 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write16 = stg1.stg1_stg1_update_0_write16_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write16;
  return 0;
}

inline hw_uint<16> stg2_rd66_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd66 read pattern: { stg2_update_0[d0, d1] -> stg1[16 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write16 = stg1.stg1_stg1_update_0_write16_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write16;
  return 0;
}

inline hw_uint<16> stg2_rd67_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd67 read pattern: { stg2_update_0[d0, d1] -> stg1[17 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write17 = stg1.stg1_stg1_update_0_write17_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write17;
  return 0;
}

inline hw_uint<16> stg2_rd68_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd68 read pattern: { stg2_update_0[d0, d1] -> stg1[16 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write16 = stg1.stg1_stg1_update_0_write16_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write16;
  return 0;
}

inline hw_uint<16> stg2_rd69_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd69 read pattern: { stg2_update_0[d0, d1] -> stg1[17 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write17 = stg1.stg1_stg1_update_0_write17_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write17;
  return 0;
}

inline hw_uint<16> stg2_rd7_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd7 read pattern: { stg2_update_0[d0, d1] -> stg1[2 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write2 = stg1.stg1_stg1_update_0_write2_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write2;
  return 0;
}

inline hw_uint<16> stg2_rd70_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd70 read pattern: { stg2_update_0[d0, d1] -> stg1[17 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write17 = stg1.stg1_stg1_update_0_write17_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write17;
  return 0;
}

inline hw_uint<16> stg2_rd71_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd71 read pattern: { stg2_update_0[d0, d1] -> stg1[18 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write18 = stg1.stg1_stg1_update_0_write18_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write18;
  return 0;
}

inline hw_uint<16> stg2_rd72_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd72 read pattern: { stg2_update_0[d0, d1] -> stg1[17 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write17 = stg1.stg1_stg1_update_0_write17_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write17;
  return 0;
}

inline hw_uint<16> stg2_rd73_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd73 read pattern: { stg2_update_0[d0, d1] -> stg1[18 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write18 = stg1.stg1_stg1_update_0_write18_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write18;
  return 0;
}

inline hw_uint<16> stg2_rd74_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd74 read pattern: { stg2_update_0[d0, d1] -> stg1[18 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write18 = stg1.stg1_stg1_update_0_write18_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write18;
  return 0;
}

inline hw_uint<16> stg2_rd75_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd75 read pattern: { stg2_update_0[d0, d1] -> stg1[19 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write19 = stg1.stg1_stg1_update_0_write19_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write19;
  return 0;
}

inline hw_uint<16> stg2_rd76_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd76 read pattern: { stg2_update_0[d0, d1] -> stg1[18 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write18 = stg1.stg1_stg1_update_0_write18_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write18;
  return 0;
}

inline hw_uint<16> stg2_rd77_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd77 read pattern: { stg2_update_0[d0, d1] -> stg1[19 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write19 = stg1.stg1_stg1_update_0_write19_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write19;
  return 0;
}

inline hw_uint<16> stg2_rd78_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd78 read pattern: { stg2_update_0[d0, d1] -> stg1[19 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write19 = stg1.stg1_stg1_update_0_write19_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write19;
  return 0;
}

inline hw_uint<16> stg2_rd79_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd79 read pattern: { stg2_update_0[d0, d1] -> stg1[20 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write20 = stg1.stg1_stg1_update_0_write20_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write20;
  return 0;
}

inline hw_uint<16> stg2_rd8_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd8 read pattern: { stg2_update_0[d0, d1] -> stg1[1 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write1 = stg1.stg1_stg1_update_0_write1_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write1;
  return 0;
}

inline hw_uint<16> stg2_rd80_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd80 read pattern: { stg2_update_0[d0, d1] -> stg1[19 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write19 = stg1.stg1_stg1_update_0_write19_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write19;
  return 0;
}

inline hw_uint<16> stg2_rd81_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd81 read pattern: { stg2_update_0[d0, d1] -> stg1[20 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write20 = stg1.stg1_stg1_update_0_write20_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write20;
  return 0;
}

inline hw_uint<16> stg2_rd82_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd82 read pattern: { stg2_update_0[d0, d1] -> stg1[20 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write20 = stg1.stg1_stg1_update_0_write20_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write20;
  return 0;
}

inline hw_uint<16> stg2_rd83_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd83 read pattern: { stg2_update_0[d0, d1] -> stg1[21 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write21 = stg1.stg1_stg1_update_0_write21_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write21;
  return 0;
}

inline hw_uint<16> stg2_rd84_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd84 read pattern: { stg2_update_0[d0, d1] -> stg1[20 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write20 = stg1.stg1_stg1_update_0_write20_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write20;
  return 0;
}

inline hw_uint<16> stg2_rd85_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd85 read pattern: { stg2_update_0[d0, d1] -> stg1[21 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write21 = stg1.stg1_stg1_update_0_write21_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write21;
  return 0;
}

inline hw_uint<16> stg2_rd86_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd86 read pattern: { stg2_update_0[d0, d1] -> stg1[21 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write21 = stg1.stg1_stg1_update_0_write21_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write21;
  return 0;
}

inline hw_uint<16> stg2_rd87_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd87 read pattern: { stg2_update_0[d0, d1] -> stg1[22 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write22 = stg1.stg1_stg1_update_0_write22_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write22;
  return 0;
}

inline hw_uint<16> stg2_rd88_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd88 read pattern: { stg2_update_0[d0, d1] -> stg1[21 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write21 = stg1.stg1_stg1_update_0_write21_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write21;
  return 0;
}

inline hw_uint<16> stg2_rd89_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd89 read pattern: { stg2_update_0[d0, d1] -> stg1[22 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write22 = stg1.stg1_stg1_update_0_write22_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write22;
  return 0;
}

inline hw_uint<16> stg2_rd9_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd9 read pattern: { stg2_update_0[d0, d1] -> stg1[2 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write2 = stg1.stg1_stg1_update_0_write2_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write2;
  return 0;
}

inline hw_uint<16> stg2_rd90_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd90 read pattern: { stg2_update_0[d0, d1] -> stg1[22 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write22 = stg1.stg1_stg1_update_0_write22_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write22;
  return 0;
}

inline hw_uint<16> stg2_rd91_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd91 read pattern: { stg2_update_0[d0, d1] -> stg1[23 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write23 = stg1.stg1_stg1_update_0_write23_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write23;
  return 0;
}

inline hw_uint<16> stg2_rd92_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd92 read pattern: { stg2_update_0[d0, d1] -> stg1[22 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write22 = stg1.stg1_stg1_update_0_write22_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write22;
  return 0;
}

inline hw_uint<16> stg2_rd93_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd93 read pattern: { stg2_update_0[d0, d1] -> stg1[23 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write23 = stg1.stg1_stg1_update_0_write23_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write23;
  return 0;
}

inline hw_uint<16> stg2_rd94_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd94 read pattern: { stg2_update_0[d0, d1] -> stg1[23 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write23 = stg1.stg1_stg1_update_0_write23_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write23;
  return 0;
}

inline hw_uint<16> stg2_rd95_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd95 read pattern: { stg2_update_0[d0, d1] -> stg1[24 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write24 = stg1.stg1_stg1_update_0_write24_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write24;
  return 0;
}

inline hw_uint<16> stg2_rd96_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd96 read pattern: { stg2_update_0[d0, d1] -> stg1[23 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write23 = stg1.stg1_stg1_update_0_write23_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write23;
  return 0;
}

inline hw_uint<16> stg2_rd97_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd97 read pattern: { stg2_update_0[d0, d1] -> stg1[24 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write24 = stg1.stg1_stg1_update_0_write24_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write24;
  return 0;
}

inline hw_uint<16> stg2_rd98_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd98 read pattern: { stg2_update_0[d0, d1] -> stg1[24 + 32d0, 1 + d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write24 = stg1.stg1_stg1_update_0_write24_merged_banks_4.peek_1();
  return value_stg1_stg1_update_0_write24;
  return 0;
}

inline hw_uint<16> stg2_rd99_select(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_rd99 read pattern: { stg2_update_0[d0, d1] -> stg1[25 + 32d0, d1] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Read schedule : { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  // Write schedule: { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
  auto value_stg1_stg1_update_0_write25 = stg1.stg1_stg1_update_0_write25_merged_banks_4.peek_97();
  return value_stg1_stg1_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg1_update_0_write
//	stg1_stg1_update_0_write0
//	stg1_stg1_update_0_write1
//	stg1_stg1_update_0_write2
//	stg1_stg1_update_0_write3
//	stg1_stg1_update_0_write4
//	stg1_stg1_update_0_write5
//	stg1_stg1_update_0_write6
//	stg1_stg1_update_0_write7
//	stg1_stg1_update_0_write8
//	stg1_stg1_update_0_write9
//	stg1_stg1_update_0_write10
//	stg1_stg1_update_0_write11
//	stg1_stg1_update_0_write12
//	stg1_stg1_update_0_write13
//	stg1_stg1_update_0_write14
//	stg1_stg1_update_0_write15
//	stg1_stg1_update_0_write16
//	stg1_stg1_update_0_write17
//	stg1_stg1_update_0_write18
//	stg1_stg1_update_0_write19
//	stg1_stg1_update_0_write20
//	stg1_stg1_update_0_write21
//	stg1_stg1_update_0_write22
//	stg1_stg1_update_0_write23
//	stg1_stg1_update_0_write24
//	stg1_stg1_update_0_write25
//	stg1_stg1_update_0_write26
//	stg1_stg1_update_0_write27
//	stg1_stg1_update_0_write28
//	stg1_stg1_update_0_write29
//	stg1_stg1_update_0_write30
//	stg1_stg1_update_0_write31
inline void stg1_stg1_update_0_write_bundle_write(hw_uint<512>& stg1_update_0_write, stg1_cache& stg1, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg1_stg1_update_0_write0_res = stg1_update_0_write.extract<0, 15>();
	stg1_stg1_update_0_write0_write(stg1_stg1_update_0_write0_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write1_res = stg1_update_0_write.extract<16, 31>();
	stg1_stg1_update_0_write1_write(stg1_stg1_update_0_write1_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write2_res = stg1_update_0_write.extract<32, 47>();
	stg1_stg1_update_0_write2_write(stg1_stg1_update_0_write2_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write3_res = stg1_update_0_write.extract<48, 63>();
	stg1_stg1_update_0_write3_write(stg1_stg1_update_0_write3_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write4_res = stg1_update_0_write.extract<64, 79>();
	stg1_stg1_update_0_write4_write(stg1_stg1_update_0_write4_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write5_res = stg1_update_0_write.extract<80, 95>();
	stg1_stg1_update_0_write5_write(stg1_stg1_update_0_write5_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write6_res = stg1_update_0_write.extract<96, 111>();
	stg1_stg1_update_0_write6_write(stg1_stg1_update_0_write6_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write7_res = stg1_update_0_write.extract<112, 127>();
	stg1_stg1_update_0_write7_write(stg1_stg1_update_0_write7_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write8_res = stg1_update_0_write.extract<128, 143>();
	stg1_stg1_update_0_write8_write(stg1_stg1_update_0_write8_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write9_res = stg1_update_0_write.extract<144, 159>();
	stg1_stg1_update_0_write9_write(stg1_stg1_update_0_write9_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write10_res = stg1_update_0_write.extract<160, 175>();
	stg1_stg1_update_0_write10_write(stg1_stg1_update_0_write10_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write11_res = stg1_update_0_write.extract<176, 191>();
	stg1_stg1_update_0_write11_write(stg1_stg1_update_0_write11_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write12_res = stg1_update_0_write.extract<192, 207>();
	stg1_stg1_update_0_write12_write(stg1_stg1_update_0_write12_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write13_res = stg1_update_0_write.extract<208, 223>();
	stg1_stg1_update_0_write13_write(stg1_stg1_update_0_write13_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write14_res = stg1_update_0_write.extract<224, 239>();
	stg1_stg1_update_0_write14_write(stg1_stg1_update_0_write14_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write15_res = stg1_update_0_write.extract<240, 255>();
	stg1_stg1_update_0_write15_write(stg1_stg1_update_0_write15_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write16_res = stg1_update_0_write.extract<256, 271>();
	stg1_stg1_update_0_write16_write(stg1_stg1_update_0_write16_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write17_res = stg1_update_0_write.extract<272, 287>();
	stg1_stg1_update_0_write17_write(stg1_stg1_update_0_write17_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write18_res = stg1_update_0_write.extract<288, 303>();
	stg1_stg1_update_0_write18_write(stg1_stg1_update_0_write18_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write19_res = stg1_update_0_write.extract<304, 319>();
	stg1_stg1_update_0_write19_write(stg1_stg1_update_0_write19_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write20_res = stg1_update_0_write.extract<320, 335>();
	stg1_stg1_update_0_write20_write(stg1_stg1_update_0_write20_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write21_res = stg1_update_0_write.extract<336, 351>();
	stg1_stg1_update_0_write21_write(stg1_stg1_update_0_write21_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write22_res = stg1_update_0_write.extract<352, 367>();
	stg1_stg1_update_0_write22_write(stg1_stg1_update_0_write22_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write23_res = stg1_update_0_write.extract<368, 383>();
	stg1_stg1_update_0_write23_write(stg1_stg1_update_0_write23_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write24_res = stg1_update_0_write.extract<384, 399>();
	stg1_stg1_update_0_write24_write(stg1_stg1_update_0_write24_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write25_res = stg1_update_0_write.extract<400, 415>();
	stg1_stg1_update_0_write25_write(stg1_stg1_update_0_write25_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write26_res = stg1_update_0_write.extract<416, 431>();
	stg1_stg1_update_0_write26_write(stg1_stg1_update_0_write26_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write27_res = stg1_update_0_write.extract<432, 447>();
	stg1_stg1_update_0_write27_write(stg1_stg1_update_0_write27_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write28_res = stg1_update_0_write.extract<448, 463>();
	stg1_stg1_update_0_write28_write(stg1_stg1_update_0_write28_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write29_res = stg1_update_0_write.extract<464, 479>();
	stg1_stg1_update_0_write29_write(stg1_stg1_update_0_write29_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write30_res = stg1_update_0_write.extract<480, 495>();
	stg1_stg1_update_0_write30_write(stg1_stg1_update_0_write30_res, stg1, d0, d1, dynamic_address);
	hw_uint<16> stg1_stg1_update_0_write31_res = stg1_update_0_write.extract<496, 511>();
	stg1_stg1_update_0_write31_write(stg1_stg1_update_0_write31_res, stg1, d0, d1, dynamic_address);
}

// stg2_update_0_read
//	stg2_rd0
//	stg2_rd1
//	stg2_rd2
//	stg2_rd3
//	stg2_rd4
//	stg2_rd5
//	stg2_rd6
//	stg2_rd7
//	stg2_rd8
//	stg2_rd9
//	stg2_rd10
//	stg2_rd11
//	stg2_rd12
//	stg2_rd13
//	stg2_rd14
//	stg2_rd15
//	stg2_rd16
//	stg2_rd17
//	stg2_rd18
//	stg2_rd19
//	stg2_rd20
//	stg2_rd21
//	stg2_rd22
//	stg2_rd23
//	stg2_rd24
//	stg2_rd25
//	stg2_rd26
//	stg2_rd27
//	stg2_rd28
//	stg2_rd29
//	stg2_rd30
//	stg2_rd31
//	stg2_rd32
//	stg2_rd33
//	stg2_rd34
//	stg2_rd35
//	stg2_rd36
//	stg2_rd37
//	stg2_rd38
//	stg2_rd39
//	stg2_rd40
//	stg2_rd41
//	stg2_rd42
//	stg2_rd43
//	stg2_rd44
//	stg2_rd45
//	stg2_rd46
//	stg2_rd47
//	stg2_rd48
//	stg2_rd49
//	stg2_rd50
//	stg2_rd51
//	stg2_rd52
//	stg2_rd53
//	stg2_rd54
//	stg2_rd55
//	stg2_rd56
//	stg2_rd57
//	stg2_rd58
//	stg2_rd59
//	stg2_rd60
//	stg2_rd61
//	stg2_rd62
//	stg2_rd63
//	stg2_rd64
//	stg2_rd65
//	stg2_rd66
//	stg2_rd67
//	stg2_rd68
//	stg2_rd69
//	stg2_rd70
//	stg2_rd71
//	stg2_rd72
//	stg2_rd73
//	stg2_rd74
//	stg2_rd75
//	stg2_rd76
//	stg2_rd77
//	stg2_rd78
//	stg2_rd79
//	stg2_rd80
//	stg2_rd81
//	stg2_rd82
//	stg2_rd83
//	stg2_rd84
//	stg2_rd85
//	stg2_rd86
//	stg2_rd87
//	stg2_rd88
//	stg2_rd89
//	stg2_rd90
//	stg2_rd91
//	stg2_rd92
//	stg2_rd93
//	stg2_rd94
//	stg2_rd95
//	stg2_rd96
//	stg2_rd97
//	stg2_rd98
//	stg2_rd99
//	stg2_rd100
//	stg2_rd101
//	stg2_rd102
//	stg2_rd103
//	stg2_rd104
//	stg2_rd105
//	stg2_rd106
//	stg2_rd107
//	stg2_rd108
//	stg2_rd109
//	stg2_rd110
//	stg2_rd111
//	stg2_rd112
//	stg2_rd113
//	stg2_rd114
//	stg2_rd115
//	stg2_rd116
//	stg2_rd117
//	stg2_rd118
//	stg2_rd119
//	stg2_rd120
//	stg2_rd121
//	stg2_rd122
//	stg2_rd123
//	stg2_rd124
//	stg2_rd125
//	stg2_rd126
//	stg2_rd127
inline hw_uint<2048> stg1_stg2_update_0_read_bundle_read(stg1_cache& stg1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg2_rd0
    // stg2_rd1
    // stg2_rd2
    // stg2_rd3
    // stg2_rd4
    // stg2_rd5
    // stg2_rd6
    // stg2_rd7
    // stg2_rd8
    // stg2_rd9
    // stg2_rd10
    // stg2_rd11
    // stg2_rd12
    // stg2_rd13
    // stg2_rd14
    // stg2_rd15
    // stg2_rd16
    // stg2_rd17
    // stg2_rd18
    // stg2_rd19
    // stg2_rd20
    // stg2_rd21
    // stg2_rd22
    // stg2_rd23
    // stg2_rd24
    // stg2_rd25
    // stg2_rd26
    // stg2_rd27
    // stg2_rd28
    // stg2_rd29
    // stg2_rd30
    // stg2_rd31
    // stg2_rd32
    // stg2_rd33
    // stg2_rd34
    // stg2_rd35
    // stg2_rd36
    // stg2_rd37
    // stg2_rd38
    // stg2_rd39
    // stg2_rd40
    // stg2_rd41
    // stg2_rd42
    // stg2_rd43
    // stg2_rd44
    // stg2_rd45
    // stg2_rd46
    // stg2_rd47
    // stg2_rd48
    // stg2_rd49
    // stg2_rd50
    // stg2_rd51
    // stg2_rd52
    // stg2_rd53
    // stg2_rd54
    // stg2_rd55
    // stg2_rd56
    // stg2_rd57
    // stg2_rd58
    // stg2_rd59
    // stg2_rd60
    // stg2_rd61
    // stg2_rd62
    // stg2_rd63
    // stg2_rd64
    // stg2_rd65
    // stg2_rd66
    // stg2_rd67
    // stg2_rd68
    // stg2_rd69
    // stg2_rd70
    // stg2_rd71
    // stg2_rd72
    // stg2_rd73
    // stg2_rd74
    // stg2_rd75
    // stg2_rd76
    // stg2_rd77
    // stg2_rd78
    // stg2_rd79
    // stg2_rd80
    // stg2_rd81
    // stg2_rd82
    // stg2_rd83
    // stg2_rd84
    // stg2_rd85
    // stg2_rd86
    // stg2_rd87
    // stg2_rd88
    // stg2_rd89
    // stg2_rd90
    // stg2_rd91
    // stg2_rd92
    // stg2_rd93
    // stg2_rd94
    // stg2_rd95
    // stg2_rd96
    // stg2_rd97
    // stg2_rd98
    // stg2_rd99
    // stg2_rd100
    // stg2_rd101
    // stg2_rd102
    // stg2_rd103
    // stg2_rd104
    // stg2_rd105
    // stg2_rd106
    // stg2_rd107
    // stg2_rd108
    // stg2_rd109
    // stg2_rd110
    // stg2_rd111
    // stg2_rd112
    // stg2_rd113
    // stg2_rd114
    // stg2_rd115
    // stg2_rd116
    // stg2_rd117
    // stg2_rd118
    // stg2_rd119
    // stg2_rd120
    // stg2_rd121
    // stg2_rd122
    // stg2_rd123
    // stg2_rd124
    // stg2_rd125
    // stg2_rd126
    // stg2_rd127

	hw_uint<2048> result;
	hw_uint<16> stg2_rd0_res = stg2_rd0_select(stg1, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg2_rd0_res);
	hw_uint<16> stg2_rd1_res = stg2_rd1_select(stg1, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg2_rd1_res);
	hw_uint<16> stg2_rd2_res = stg2_rd2_select(stg1, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg2_rd2_res);
	hw_uint<16> stg2_rd3_res = stg2_rd3_select(stg1, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg2_rd3_res);
	hw_uint<16> stg2_rd4_res = stg2_rd4_select(stg1, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg2_rd4_res);
	hw_uint<16> stg2_rd5_res = stg2_rd5_select(stg1, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg2_rd5_res);
	hw_uint<16> stg2_rd6_res = stg2_rd6_select(stg1, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg2_rd6_res);
	hw_uint<16> stg2_rd7_res = stg2_rd7_select(stg1, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg2_rd7_res);
	hw_uint<16> stg2_rd8_res = stg2_rd8_select(stg1, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg2_rd8_res);
	hw_uint<16> stg2_rd9_res = stg2_rd9_select(stg1, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg2_rd9_res);
	hw_uint<16> stg2_rd10_res = stg2_rd10_select(stg1, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg2_rd10_res);
	hw_uint<16> stg2_rd11_res = stg2_rd11_select(stg1, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg2_rd11_res);
	hw_uint<16> stg2_rd12_res = stg2_rd12_select(stg1, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg2_rd12_res);
	hw_uint<16> stg2_rd13_res = stg2_rd13_select(stg1, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg2_rd13_res);
	hw_uint<16> stg2_rd14_res = stg2_rd14_select(stg1, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg2_rd14_res);
	hw_uint<16> stg2_rd15_res = stg2_rd15_select(stg1, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg2_rd15_res);
	hw_uint<16> stg2_rd16_res = stg2_rd16_select(stg1, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg2_rd16_res);
	hw_uint<16> stg2_rd17_res = stg2_rd17_select(stg1, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg2_rd17_res);
	hw_uint<16> stg2_rd18_res = stg2_rd18_select(stg1, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg2_rd18_res);
	hw_uint<16> stg2_rd19_res = stg2_rd19_select(stg1, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg2_rd19_res);
	hw_uint<16> stg2_rd20_res = stg2_rd20_select(stg1, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg2_rd20_res);
	hw_uint<16> stg2_rd21_res = stg2_rd21_select(stg1, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg2_rd21_res);
	hw_uint<16> stg2_rd22_res = stg2_rd22_select(stg1, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg2_rd22_res);
	hw_uint<16> stg2_rd23_res = stg2_rd23_select(stg1, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg2_rd23_res);
	hw_uint<16> stg2_rd24_res = stg2_rd24_select(stg1, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg2_rd24_res);
	hw_uint<16> stg2_rd25_res = stg2_rd25_select(stg1, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg2_rd25_res);
	hw_uint<16> stg2_rd26_res = stg2_rd26_select(stg1, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg2_rd26_res);
	hw_uint<16> stg2_rd27_res = stg2_rd27_select(stg1, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg2_rd27_res);
	hw_uint<16> stg2_rd28_res = stg2_rd28_select(stg1, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg2_rd28_res);
	hw_uint<16> stg2_rd29_res = stg2_rd29_select(stg1, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg2_rd29_res);
	hw_uint<16> stg2_rd30_res = stg2_rd30_select(stg1, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg2_rd30_res);
	hw_uint<16> stg2_rd31_res = stg2_rd31_select(stg1, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg2_rd31_res);
	hw_uint<16> stg2_rd32_res = stg2_rd32_select(stg1, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg2_rd32_res);
	hw_uint<16> stg2_rd33_res = stg2_rd33_select(stg1, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg2_rd33_res);
	hw_uint<16> stg2_rd34_res = stg2_rd34_select(stg1, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg2_rd34_res);
	hw_uint<16> stg2_rd35_res = stg2_rd35_select(stg1, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg2_rd35_res);
	hw_uint<16> stg2_rd36_res = stg2_rd36_select(stg1, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg2_rd36_res);
	hw_uint<16> stg2_rd37_res = stg2_rd37_select(stg1, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg2_rd37_res);
	hw_uint<16> stg2_rd38_res = stg2_rd38_select(stg1, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg2_rd38_res);
	hw_uint<16> stg2_rd39_res = stg2_rd39_select(stg1, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg2_rd39_res);
	hw_uint<16> stg2_rd40_res = stg2_rd40_select(stg1, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg2_rd40_res);
	hw_uint<16> stg2_rd41_res = stg2_rd41_select(stg1, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg2_rd41_res);
	hw_uint<16> stg2_rd42_res = stg2_rd42_select(stg1, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg2_rd42_res);
	hw_uint<16> stg2_rd43_res = stg2_rd43_select(stg1, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg2_rd43_res);
	hw_uint<16> stg2_rd44_res = stg2_rd44_select(stg1, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg2_rd44_res);
	hw_uint<16> stg2_rd45_res = stg2_rd45_select(stg1, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg2_rd45_res);
	hw_uint<16> stg2_rd46_res = stg2_rd46_select(stg1, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg2_rd46_res);
	hw_uint<16> stg2_rd47_res = stg2_rd47_select(stg1, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg2_rd47_res);
	hw_uint<16> stg2_rd48_res = stg2_rd48_select(stg1, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg2_rd48_res);
	hw_uint<16> stg2_rd49_res = stg2_rd49_select(stg1, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg2_rd49_res);
	hw_uint<16> stg2_rd50_res = stg2_rd50_select(stg1, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg2_rd50_res);
	hw_uint<16> stg2_rd51_res = stg2_rd51_select(stg1, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg2_rd51_res);
	hw_uint<16> stg2_rd52_res = stg2_rd52_select(stg1, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg2_rd52_res);
	hw_uint<16> stg2_rd53_res = stg2_rd53_select(stg1, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg2_rd53_res);
	hw_uint<16> stg2_rd54_res = stg2_rd54_select(stg1, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg2_rd54_res);
	hw_uint<16> stg2_rd55_res = stg2_rd55_select(stg1, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg2_rd55_res);
	hw_uint<16> stg2_rd56_res = stg2_rd56_select(stg1, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg2_rd56_res);
	hw_uint<16> stg2_rd57_res = stg2_rd57_select(stg1, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg2_rd57_res);
	hw_uint<16> stg2_rd58_res = stg2_rd58_select(stg1, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg2_rd58_res);
	hw_uint<16> stg2_rd59_res = stg2_rd59_select(stg1, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg2_rd59_res);
	hw_uint<16> stg2_rd60_res = stg2_rd60_select(stg1, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg2_rd60_res);
	hw_uint<16> stg2_rd61_res = stg2_rd61_select(stg1, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg2_rd61_res);
	hw_uint<16> stg2_rd62_res = stg2_rd62_select(stg1, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg2_rd62_res);
	hw_uint<16> stg2_rd63_res = stg2_rd63_select(stg1, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg2_rd63_res);
	hw_uint<16> stg2_rd64_res = stg2_rd64_select(stg1, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg2_rd64_res);
	hw_uint<16> stg2_rd65_res = stg2_rd65_select(stg1, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg2_rd65_res);
	hw_uint<16> stg2_rd66_res = stg2_rd66_select(stg1, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg2_rd66_res);
	hw_uint<16> stg2_rd67_res = stg2_rd67_select(stg1, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg2_rd67_res);
	hw_uint<16> stg2_rd68_res = stg2_rd68_select(stg1, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg2_rd68_res);
	hw_uint<16> stg2_rd69_res = stg2_rd69_select(stg1, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg2_rd69_res);
	hw_uint<16> stg2_rd70_res = stg2_rd70_select(stg1, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg2_rd70_res);
	hw_uint<16> stg2_rd71_res = stg2_rd71_select(stg1, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg2_rd71_res);
	hw_uint<16> stg2_rd72_res = stg2_rd72_select(stg1, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg2_rd72_res);
	hw_uint<16> stg2_rd73_res = stg2_rd73_select(stg1, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg2_rd73_res);
	hw_uint<16> stg2_rd74_res = stg2_rd74_select(stg1, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg2_rd74_res);
	hw_uint<16> stg2_rd75_res = stg2_rd75_select(stg1, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg2_rd75_res);
	hw_uint<16> stg2_rd76_res = stg2_rd76_select(stg1, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg2_rd76_res);
	hw_uint<16> stg2_rd77_res = stg2_rd77_select(stg1, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg2_rd77_res);
	hw_uint<16> stg2_rd78_res = stg2_rd78_select(stg1, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg2_rd78_res);
	hw_uint<16> stg2_rd79_res = stg2_rd79_select(stg1, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg2_rd79_res);
	hw_uint<16> stg2_rd80_res = stg2_rd80_select(stg1, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg2_rd80_res);
	hw_uint<16> stg2_rd81_res = stg2_rd81_select(stg1, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg2_rd81_res);
	hw_uint<16> stg2_rd82_res = stg2_rd82_select(stg1, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg2_rd82_res);
	hw_uint<16> stg2_rd83_res = stg2_rd83_select(stg1, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg2_rd83_res);
	hw_uint<16> stg2_rd84_res = stg2_rd84_select(stg1, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg2_rd84_res);
	hw_uint<16> stg2_rd85_res = stg2_rd85_select(stg1, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg2_rd85_res);
	hw_uint<16> stg2_rd86_res = stg2_rd86_select(stg1, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg2_rd86_res);
	hw_uint<16> stg2_rd87_res = stg2_rd87_select(stg1, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg2_rd87_res);
	hw_uint<16> stg2_rd88_res = stg2_rd88_select(stg1, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg2_rd88_res);
	hw_uint<16> stg2_rd89_res = stg2_rd89_select(stg1, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg2_rd89_res);
	hw_uint<16> stg2_rd90_res = stg2_rd90_select(stg1, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg2_rd90_res);
	hw_uint<16> stg2_rd91_res = stg2_rd91_select(stg1, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg2_rd91_res);
	hw_uint<16> stg2_rd92_res = stg2_rd92_select(stg1, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg2_rd92_res);
	hw_uint<16> stg2_rd93_res = stg2_rd93_select(stg1, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg2_rd93_res);
	hw_uint<16> stg2_rd94_res = stg2_rd94_select(stg1, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg2_rd94_res);
	hw_uint<16> stg2_rd95_res = stg2_rd95_select(stg1, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg2_rd95_res);
	hw_uint<16> stg2_rd96_res = stg2_rd96_select(stg1, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg2_rd96_res);
	hw_uint<16> stg2_rd97_res = stg2_rd97_select(stg1, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg2_rd97_res);
	hw_uint<16> stg2_rd98_res = stg2_rd98_select(stg1, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg2_rd98_res);
	hw_uint<16> stg2_rd99_res = stg2_rd99_select(stg1, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg2_rd99_res);
	hw_uint<16> stg2_rd100_res = stg2_rd100_select(stg1, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg2_rd100_res);
	hw_uint<16> stg2_rd101_res = stg2_rd101_select(stg1, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg2_rd101_res);
	hw_uint<16> stg2_rd102_res = stg2_rd102_select(stg1, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg2_rd102_res);
	hw_uint<16> stg2_rd103_res = stg2_rd103_select(stg1, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg2_rd103_res);
	hw_uint<16> stg2_rd104_res = stg2_rd104_select(stg1, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg2_rd104_res);
	hw_uint<16> stg2_rd105_res = stg2_rd105_select(stg1, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg2_rd105_res);
	hw_uint<16> stg2_rd106_res = stg2_rd106_select(stg1, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg2_rd106_res);
	hw_uint<16> stg2_rd107_res = stg2_rd107_select(stg1, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg2_rd107_res);
	hw_uint<16> stg2_rd108_res = stg2_rd108_select(stg1, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg2_rd108_res);
	hw_uint<16> stg2_rd109_res = stg2_rd109_select(stg1, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg2_rd109_res);
	hw_uint<16> stg2_rd110_res = stg2_rd110_select(stg1, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg2_rd110_res);
	hw_uint<16> stg2_rd111_res = stg2_rd111_select(stg1, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg2_rd111_res);
	hw_uint<16> stg2_rd112_res = stg2_rd112_select(stg1, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg2_rd112_res);
	hw_uint<16> stg2_rd113_res = stg2_rd113_select(stg1, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg2_rd113_res);
	hw_uint<16> stg2_rd114_res = stg2_rd114_select(stg1, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg2_rd114_res);
	hw_uint<16> stg2_rd115_res = stg2_rd115_select(stg1, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg2_rd115_res);
	hw_uint<16> stg2_rd116_res = stg2_rd116_select(stg1, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg2_rd116_res);
	hw_uint<16> stg2_rd117_res = stg2_rd117_select(stg1, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg2_rd117_res);
	hw_uint<16> stg2_rd118_res = stg2_rd118_select(stg1, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg2_rd118_res);
	hw_uint<16> stg2_rd119_res = stg2_rd119_select(stg1, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg2_rd119_res);
	hw_uint<16> stg2_rd120_res = stg2_rd120_select(stg1, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg2_rd120_res);
	hw_uint<16> stg2_rd121_res = stg2_rd121_select(stg1, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg2_rd121_res);
	hw_uint<16> stg2_rd122_res = stg2_rd122_select(stg1, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg2_rd122_res);
	hw_uint<16> stg2_rd123_res = stg2_rd123_select(stg1, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg2_rd123_res);
	hw_uint<16> stg2_rd124_res = stg2_rd124_select(stg1, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg2_rd124_res);
	hw_uint<16> stg2_rd125_res = stg2_rd125_select(stg1, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg2_rd125_res);
	hw_uint<16> stg2_rd126_res = stg2_rd126_select(stg1, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg2_rd126_res);
	hw_uint<16> stg2_rd127_res = stg2_rd127_select(stg1, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg2_rd127_res);
	return result;
}

struct stg10_stg10_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-256, 2176], [0, 1087]}
	// Capacity: 80
	// # of read delays: 4
  // 0, 1, 78, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 76> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_77() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_78() {
		return f4;
	}

	inline hw_uint<16> peek_79() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 76
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 76 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-255, 2145], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-246, 2154], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-245, 2155], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-244, 2156], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-243, 2157], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-242, 2158], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-241, 2159], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-240, 2160], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-239, 2161], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-238, 2162], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-237, 2163], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-254, 2146], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-236, 2164], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-235, 2165], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-234, 2166], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-233, 2167], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-232, 2168], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-231, 2169], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-230, 2170], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-229, 2171], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-228, 2172], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-227, 2173], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-253, 2147], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-226, 2174], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-257, 2175], [0, 1088]}
	// Capacity: 81
	// # of read delays: 4
  // 0, 1, 79, 80
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}

	inline hw_uint<16> peek_80() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-252, 2148], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-251, 2149], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-250, 2150], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-249, 2151], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-248, 2152], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-247, 2153], [0, 1088]}
	// Capacity: 80
	// # of read delays: 3
  // 0, 1, 79
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 77> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_78() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_79() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 77
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 77 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_cache {
  // # of banks: 32
  stg10_stg10_update_0_write0_merged_banks_4_cache stg10_stg10_update_0_write0_merged_banks_4;
  stg10_stg10_update_0_write1_merged_banks_4_cache stg10_stg10_update_0_write1_merged_banks_4;
  stg10_stg10_update_0_write10_merged_banks_4_cache stg10_stg10_update_0_write10_merged_banks_4;
  stg10_stg10_update_0_write11_merged_banks_4_cache stg10_stg10_update_0_write11_merged_banks_4;
  stg10_stg10_update_0_write12_merged_banks_4_cache stg10_stg10_update_0_write12_merged_banks_4;
  stg10_stg10_update_0_write13_merged_banks_4_cache stg10_stg10_update_0_write13_merged_banks_4;
  stg10_stg10_update_0_write14_merged_banks_4_cache stg10_stg10_update_0_write14_merged_banks_4;
  stg10_stg10_update_0_write15_merged_banks_4_cache stg10_stg10_update_0_write15_merged_banks_4;
  stg10_stg10_update_0_write16_merged_banks_4_cache stg10_stg10_update_0_write16_merged_banks_4;
  stg10_stg10_update_0_write17_merged_banks_4_cache stg10_stg10_update_0_write17_merged_banks_4;
  stg10_stg10_update_0_write18_merged_banks_4_cache stg10_stg10_update_0_write18_merged_banks_4;
  stg10_stg10_update_0_write19_merged_banks_4_cache stg10_stg10_update_0_write19_merged_banks_4;
  stg10_stg10_update_0_write2_merged_banks_4_cache stg10_stg10_update_0_write2_merged_banks_4;
  stg10_stg10_update_0_write20_merged_banks_4_cache stg10_stg10_update_0_write20_merged_banks_4;
  stg10_stg10_update_0_write21_merged_banks_4_cache stg10_stg10_update_0_write21_merged_banks_4;
  stg10_stg10_update_0_write22_merged_banks_4_cache stg10_stg10_update_0_write22_merged_banks_4;
  stg10_stg10_update_0_write23_merged_banks_4_cache stg10_stg10_update_0_write23_merged_banks_4;
  stg10_stg10_update_0_write24_merged_banks_4_cache stg10_stg10_update_0_write24_merged_banks_4;
  stg10_stg10_update_0_write25_merged_banks_4_cache stg10_stg10_update_0_write25_merged_banks_4;
  stg10_stg10_update_0_write26_merged_banks_4_cache stg10_stg10_update_0_write26_merged_banks_4;
  stg10_stg10_update_0_write27_merged_banks_4_cache stg10_stg10_update_0_write27_merged_banks_4;
  stg10_stg10_update_0_write28_merged_banks_4_cache stg10_stg10_update_0_write28_merged_banks_4;
  stg10_stg10_update_0_write29_merged_banks_4_cache stg10_stg10_update_0_write29_merged_banks_4;
  stg10_stg10_update_0_write3_merged_banks_4_cache stg10_stg10_update_0_write3_merged_banks_4;
  stg10_stg10_update_0_write30_merged_banks_4_cache stg10_stg10_update_0_write30_merged_banks_4;
  stg10_stg10_update_0_write31_merged_banks_4_cache stg10_stg10_update_0_write31_merged_banks_4;
  stg10_stg10_update_0_write4_merged_banks_4_cache stg10_stg10_update_0_write4_merged_banks_4;
  stg10_stg10_update_0_write5_merged_banks_4_cache stg10_stg10_update_0_write5_merged_banks_4;
  stg10_stg10_update_0_write6_merged_banks_4_cache stg10_stg10_update_0_write6_merged_banks_4;
  stg10_stg10_update_0_write7_merged_banks_4_cache stg10_stg10_update_0_write7_merged_banks_4;
  stg10_stg10_update_0_write8_merged_banks_4_cache stg10_stg10_update_0_write8_merged_banks_4;
  stg10_stg10_update_0_write9_merged_banks_4_cache stg10_stg10_update_0_write9_merged_banks_4;
};



inline void stg10_stg10_update_0_write0_write(hw_uint<16>& stg10_stg10_update_0_write0, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write0_merged_banks_4.push(stg10_stg10_update_0_write0);
}

inline void stg10_stg10_update_0_write1_write(hw_uint<16>& stg10_stg10_update_0_write1, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write1_merged_banks_4.push(stg10_stg10_update_0_write1);
}

inline void stg10_stg10_update_0_write10_write(hw_uint<16>& stg10_stg10_update_0_write10, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write10_merged_banks_4.push(stg10_stg10_update_0_write10);
}

inline void stg10_stg10_update_0_write11_write(hw_uint<16>& stg10_stg10_update_0_write11, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write11_merged_banks_4.push(stg10_stg10_update_0_write11);
}

inline void stg10_stg10_update_0_write12_write(hw_uint<16>& stg10_stg10_update_0_write12, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write12_merged_banks_4.push(stg10_stg10_update_0_write12);
}

inline void stg10_stg10_update_0_write13_write(hw_uint<16>& stg10_stg10_update_0_write13, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write13_merged_banks_4.push(stg10_stg10_update_0_write13);
}

inline void stg10_stg10_update_0_write14_write(hw_uint<16>& stg10_stg10_update_0_write14, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write14_merged_banks_4.push(stg10_stg10_update_0_write14);
}

inline void stg10_stg10_update_0_write15_write(hw_uint<16>& stg10_stg10_update_0_write15, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write15_merged_banks_4.push(stg10_stg10_update_0_write15);
}

inline void stg10_stg10_update_0_write16_write(hw_uint<16>& stg10_stg10_update_0_write16, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write16_merged_banks_4.push(stg10_stg10_update_0_write16);
}

inline void stg10_stg10_update_0_write17_write(hw_uint<16>& stg10_stg10_update_0_write17, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write17_merged_banks_4.push(stg10_stg10_update_0_write17);
}

inline void stg10_stg10_update_0_write18_write(hw_uint<16>& stg10_stg10_update_0_write18, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write18_merged_banks_4.push(stg10_stg10_update_0_write18);
}

inline void stg10_stg10_update_0_write19_write(hw_uint<16>& stg10_stg10_update_0_write19, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write19_merged_banks_4.push(stg10_stg10_update_0_write19);
}

inline void stg10_stg10_update_0_write2_write(hw_uint<16>& stg10_stg10_update_0_write2, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write2_merged_banks_4.push(stg10_stg10_update_0_write2);
}

inline void stg10_stg10_update_0_write20_write(hw_uint<16>& stg10_stg10_update_0_write20, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write20_merged_banks_4.push(stg10_stg10_update_0_write20);
}

inline void stg10_stg10_update_0_write21_write(hw_uint<16>& stg10_stg10_update_0_write21, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write21_merged_banks_4.push(stg10_stg10_update_0_write21);
}

inline void stg10_stg10_update_0_write22_write(hw_uint<16>& stg10_stg10_update_0_write22, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write22_merged_banks_4.push(stg10_stg10_update_0_write22);
}

inline void stg10_stg10_update_0_write23_write(hw_uint<16>& stg10_stg10_update_0_write23, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write23_merged_banks_4.push(stg10_stg10_update_0_write23);
}

inline void stg10_stg10_update_0_write24_write(hw_uint<16>& stg10_stg10_update_0_write24, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write24_merged_banks_4.push(stg10_stg10_update_0_write24);
}

inline void stg10_stg10_update_0_write25_write(hw_uint<16>& stg10_stg10_update_0_write25, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write25_merged_banks_4.push(stg10_stg10_update_0_write25);
}

inline void stg10_stg10_update_0_write26_write(hw_uint<16>& stg10_stg10_update_0_write26, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write26_merged_banks_4.push(stg10_stg10_update_0_write26);
}

inline void stg10_stg10_update_0_write27_write(hw_uint<16>& stg10_stg10_update_0_write27, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write27_merged_banks_4.push(stg10_stg10_update_0_write27);
}

inline void stg10_stg10_update_0_write28_write(hw_uint<16>& stg10_stg10_update_0_write28, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write28_merged_banks_4.push(stg10_stg10_update_0_write28);
}

inline void stg10_stg10_update_0_write29_write(hw_uint<16>& stg10_stg10_update_0_write29, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write29_merged_banks_4.push(stg10_stg10_update_0_write29);
}

inline void stg10_stg10_update_0_write3_write(hw_uint<16>& stg10_stg10_update_0_write3, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write3_merged_banks_4.push(stg10_stg10_update_0_write3);
}

inline void stg10_stg10_update_0_write30_write(hw_uint<16>& stg10_stg10_update_0_write30, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write30_merged_banks_4.push(stg10_stg10_update_0_write30);
}

inline void stg10_stg10_update_0_write31_write(hw_uint<16>& stg10_stg10_update_0_write31, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write31_merged_banks_4.push(stg10_stg10_update_0_write31);
}

inline void stg10_stg10_update_0_write4_write(hw_uint<16>& stg10_stg10_update_0_write4, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write4_merged_banks_4.push(stg10_stg10_update_0_write4);
}

inline void stg10_stg10_update_0_write5_write(hw_uint<16>& stg10_stg10_update_0_write5, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write5_merged_banks_4.push(stg10_stg10_update_0_write5);
}

inline void stg10_stg10_update_0_write6_write(hw_uint<16>& stg10_stg10_update_0_write6, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write6_merged_banks_4.push(stg10_stg10_update_0_write6);
}

inline void stg10_stg10_update_0_write7_write(hw_uint<16>& stg10_stg10_update_0_write7, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write7_merged_banks_4.push(stg10_stg10_update_0_write7);
}

inline void stg10_stg10_update_0_write8_write(hw_uint<16>& stg10_stg10_update_0_write8, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write8_merged_banks_4.push(stg10_stg10_update_0_write8);
}

inline void stg10_stg10_update_0_write9_write(hw_uint<16>& stg10_stg10_update_0_write9, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  stg10.stg10_stg10_update_0_write9_merged_banks_4.push(stg10_stg10_update_0_write9);
}

inline hw_uint<16> stg11_rd0_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd0 read pattern: { stg11_update_0[d0, d1] -> stg10[-1 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write31 = stg10.stg10_stg10_update_0_write31_merged_banks_4.peek_80();
  return value_stg10_stg10_update_0_write31;
  return 0;
}

inline hw_uint<16> stg11_rd1_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd1 read pattern: { stg11_update_0[d0, d1] -> stg10[32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write0 = stg10.stg10_stg10_update_0_write0_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write0;
  return 0;
}

inline hw_uint<16> stg11_rd10_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd10 read pattern: { stg11_update_0[d0, d1] -> stg10[2 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write2 = stg10.stg10_stg10_update_0_write2_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write2;
  return 0;
}

inline hw_uint<16> stg11_rd100_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd100 read pattern: { stg11_update_0[d0, d1] -> stg10[24 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write24 = stg10.stg10_stg10_update_0_write24_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write24;
  return 0;
}

inline hw_uint<16> stg11_rd101_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd101 read pattern: { stg11_update_0[d0, d1] -> stg10[25 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write25 = stg10.stg10_stg10_update_0_write25_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write25;
  return 0;
}

inline hw_uint<16> stg11_rd102_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd102 read pattern: { stg11_update_0[d0, d1] -> stg10[25 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write25 = stg10.stg10_stg10_update_0_write25_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write25;
  return 0;
}

inline hw_uint<16> stg11_rd103_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd103 read pattern: { stg11_update_0[d0, d1] -> stg10[26 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write26 = stg10.stg10_stg10_update_0_write26_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write26;
  return 0;
}

inline hw_uint<16> stg11_rd104_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd104 read pattern: { stg11_update_0[d0, d1] -> stg10[25 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write25 = stg10.stg10_stg10_update_0_write25_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write25;
  return 0;
}

inline hw_uint<16> stg11_rd105_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd105 read pattern: { stg11_update_0[d0, d1] -> stg10[26 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write26 = stg10.stg10_stg10_update_0_write26_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write26;
  return 0;
}

inline hw_uint<16> stg11_rd106_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd106 read pattern: { stg11_update_0[d0, d1] -> stg10[26 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write26 = stg10.stg10_stg10_update_0_write26_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write26;
  return 0;
}

inline hw_uint<16> stg11_rd107_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd107 read pattern: { stg11_update_0[d0, d1] -> stg10[27 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write27 = stg10.stg10_stg10_update_0_write27_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write27;
  return 0;
}

inline hw_uint<16> stg11_rd108_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd108 read pattern: { stg11_update_0[d0, d1] -> stg10[26 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write26 = stg10.stg10_stg10_update_0_write26_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write26;
  return 0;
}

inline hw_uint<16> stg11_rd109_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd109 read pattern: { stg11_update_0[d0, d1] -> stg10[27 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write27 = stg10.stg10_stg10_update_0_write27_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write27;
  return 0;
}

inline hw_uint<16> stg11_rd11_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd11 read pattern: { stg11_update_0[d0, d1] -> stg10[3 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write3 = stg10.stg10_stg10_update_0_write3_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write3;
  return 0;
}

inline hw_uint<16> stg11_rd110_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd110 read pattern: { stg11_update_0[d0, d1] -> stg10[27 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write27 = stg10.stg10_stg10_update_0_write27_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write27;
  return 0;
}

inline hw_uint<16> stg11_rd111_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd111 read pattern: { stg11_update_0[d0, d1] -> stg10[28 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write28 = stg10.stg10_stg10_update_0_write28_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write28;
  return 0;
}

inline hw_uint<16> stg11_rd112_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd112 read pattern: { stg11_update_0[d0, d1] -> stg10[27 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write27 = stg10.stg10_stg10_update_0_write27_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write27;
  return 0;
}

inline hw_uint<16> stg11_rd113_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd113 read pattern: { stg11_update_0[d0, d1] -> stg10[28 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write28 = stg10.stg10_stg10_update_0_write28_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write28;
  return 0;
}

inline hw_uint<16> stg11_rd114_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd114 read pattern: { stg11_update_0[d0, d1] -> stg10[28 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write28 = stg10.stg10_stg10_update_0_write28_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write28;
  return 0;
}

inline hw_uint<16> stg11_rd115_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd115 read pattern: { stg11_update_0[d0, d1] -> stg10[29 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write29 = stg10.stg10_stg10_update_0_write29_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write29;
  return 0;
}

inline hw_uint<16> stg11_rd116_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd116 read pattern: { stg11_update_0[d0, d1] -> stg10[28 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write28 = stg10.stg10_stg10_update_0_write28_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write28;
  return 0;
}

inline hw_uint<16> stg11_rd117_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd117 read pattern: { stg11_update_0[d0, d1] -> stg10[29 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write29 = stg10.stg10_stg10_update_0_write29_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write29;
  return 0;
}

inline hw_uint<16> stg11_rd118_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd118 read pattern: { stg11_update_0[d0, d1] -> stg10[29 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write29 = stg10.stg10_stg10_update_0_write29_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write29;
  return 0;
}

inline hw_uint<16> stg11_rd119_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd119 read pattern: { stg11_update_0[d0, d1] -> stg10[30 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write30 = stg10.stg10_stg10_update_0_write30_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write30;
  return 0;
}

inline hw_uint<16> stg11_rd12_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd12 read pattern: { stg11_update_0[d0, d1] -> stg10[2 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write2 = stg10.stg10_stg10_update_0_write2_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write2;
  return 0;
}

inline hw_uint<16> stg11_rd120_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd120 read pattern: { stg11_update_0[d0, d1] -> stg10[29 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write29 = stg10.stg10_stg10_update_0_write29_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write29;
  return 0;
}

inline hw_uint<16> stg11_rd121_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd121 read pattern: { stg11_update_0[d0, d1] -> stg10[30 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write30 = stg10.stg10_stg10_update_0_write30_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write30;
  return 0;
}

inline hw_uint<16> stg11_rd122_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd122 read pattern: { stg11_update_0[d0, d1] -> stg10[30 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write30 = stg10.stg10_stg10_update_0_write30_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write30;
  return 0;
}

inline hw_uint<16> stg11_rd123_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd123 read pattern: { stg11_update_0[d0, d1] -> stg10[31 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write31 = stg10.stg10_stg10_update_0_write31_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write31;
  return 0;
}

inline hw_uint<16> stg11_rd124_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd124 read pattern: { stg11_update_0[d0, d1] -> stg10[30 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write30 = stg10.stg10_stg10_update_0_write30_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write30;
  return 0;
}

inline hw_uint<16> stg11_rd125_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd125 read pattern: { stg11_update_0[d0, d1] -> stg10[31 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write31 = stg10.stg10_stg10_update_0_write31_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write31;
  return 0;
}

inline hw_uint<16> stg11_rd126_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd126 read pattern: { stg11_update_0[d0, d1] -> stg10[31 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write31 = stg10.stg10_stg10_update_0_write31_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write31;
  return 0;
}

inline hw_uint<16> stg11_rd127_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd127 read pattern: { stg11_update_0[d0, d1] -> stg10[32 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write0 = stg10.stg10_stg10_update_0_write0_merged_banks_4.peek_78();
  return value_stg10_stg10_update_0_write0;
  return 0;
}

inline hw_uint<16> stg11_rd13_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd13 read pattern: { stg11_update_0[d0, d1] -> stg10[3 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write3 = stg10.stg10_stg10_update_0_write3_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write3;
  return 0;
}

inline hw_uint<16> stg11_rd14_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd14 read pattern: { stg11_update_0[d0, d1] -> stg10[3 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write3 = stg10.stg10_stg10_update_0_write3_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write3;
  return 0;
}

inline hw_uint<16> stg11_rd15_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd15 read pattern: { stg11_update_0[d0, d1] -> stg10[4 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write4 = stg10.stg10_stg10_update_0_write4_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write4;
  return 0;
}

inline hw_uint<16> stg11_rd16_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd16 read pattern: { stg11_update_0[d0, d1] -> stg10[3 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write3 = stg10.stg10_stg10_update_0_write3_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write3;
  return 0;
}

inline hw_uint<16> stg11_rd17_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd17 read pattern: { stg11_update_0[d0, d1] -> stg10[4 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write4 = stg10.stg10_stg10_update_0_write4_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write4;
  return 0;
}

inline hw_uint<16> stg11_rd18_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd18 read pattern: { stg11_update_0[d0, d1] -> stg10[4 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write4 = stg10.stg10_stg10_update_0_write4_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write4;
  return 0;
}

inline hw_uint<16> stg11_rd19_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd19 read pattern: { stg11_update_0[d0, d1] -> stg10[5 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write5 = stg10.stg10_stg10_update_0_write5_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write5;
  return 0;
}

inline hw_uint<16> stg11_rd2_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd2 read pattern: { stg11_update_0[d0, d1] -> stg10[32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write0 = stg10.stg10_stg10_update_0_write0_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write0;
  return 0;
}

inline hw_uint<16> stg11_rd20_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd20 read pattern: { stg11_update_0[d0, d1] -> stg10[4 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write4 = stg10.stg10_stg10_update_0_write4_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write4;
  return 0;
}

inline hw_uint<16> stg11_rd21_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd21 read pattern: { stg11_update_0[d0, d1] -> stg10[5 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write5 = stg10.stg10_stg10_update_0_write5_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write5;
  return 0;
}

inline hw_uint<16> stg11_rd22_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd22 read pattern: { stg11_update_0[d0, d1] -> stg10[5 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write5 = stg10.stg10_stg10_update_0_write5_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write5;
  return 0;
}

inline hw_uint<16> stg11_rd23_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd23 read pattern: { stg11_update_0[d0, d1] -> stg10[6 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write6 = stg10.stg10_stg10_update_0_write6_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write6;
  return 0;
}

inline hw_uint<16> stg11_rd24_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd24 read pattern: { stg11_update_0[d0, d1] -> stg10[5 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write5 = stg10.stg10_stg10_update_0_write5_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write5;
  return 0;
}

inline hw_uint<16> stg11_rd25_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd25 read pattern: { stg11_update_0[d0, d1] -> stg10[6 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write6 = stg10.stg10_stg10_update_0_write6_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write6;
  return 0;
}

inline hw_uint<16> stg11_rd26_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd26 read pattern: { stg11_update_0[d0, d1] -> stg10[6 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write6 = stg10.stg10_stg10_update_0_write6_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write6;
  return 0;
}

inline hw_uint<16> stg11_rd27_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd27 read pattern: { stg11_update_0[d0, d1] -> stg10[7 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write7 = stg10.stg10_stg10_update_0_write7_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write7;
  return 0;
}

inline hw_uint<16> stg11_rd28_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd28 read pattern: { stg11_update_0[d0, d1] -> stg10[6 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write6 = stg10.stg10_stg10_update_0_write6_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write6;
  return 0;
}

inline hw_uint<16> stg11_rd29_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd29 read pattern: { stg11_update_0[d0, d1] -> stg10[7 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write7 = stg10.stg10_stg10_update_0_write7_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write7;
  return 0;
}

inline hw_uint<16> stg11_rd3_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd3 read pattern: { stg11_update_0[d0, d1] -> stg10[1 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write1 = stg10.stg10_stg10_update_0_write1_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write1;
  return 0;
}

inline hw_uint<16> stg11_rd30_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd30 read pattern: { stg11_update_0[d0, d1] -> stg10[7 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write7 = stg10.stg10_stg10_update_0_write7_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write7;
  return 0;
}

inline hw_uint<16> stg11_rd31_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd31 read pattern: { stg11_update_0[d0, d1] -> stg10[8 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write8 = stg10.stg10_stg10_update_0_write8_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write8;
  return 0;
}

inline hw_uint<16> stg11_rd32_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd32 read pattern: { stg11_update_0[d0, d1] -> stg10[7 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write7 = stg10.stg10_stg10_update_0_write7_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write7;
  return 0;
}

inline hw_uint<16> stg11_rd33_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd33 read pattern: { stg11_update_0[d0, d1] -> stg10[8 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write8 = stg10.stg10_stg10_update_0_write8_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write8;
  return 0;
}

inline hw_uint<16> stg11_rd34_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd34 read pattern: { stg11_update_0[d0, d1] -> stg10[8 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write8 = stg10.stg10_stg10_update_0_write8_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write8;
  return 0;
}

inline hw_uint<16> stg11_rd35_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd35 read pattern: { stg11_update_0[d0, d1] -> stg10[9 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write9 = stg10.stg10_stg10_update_0_write9_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write9;
  return 0;
}

inline hw_uint<16> stg11_rd36_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd36 read pattern: { stg11_update_0[d0, d1] -> stg10[8 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write8 = stg10.stg10_stg10_update_0_write8_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write8;
  return 0;
}

inline hw_uint<16> stg11_rd37_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd37 read pattern: { stg11_update_0[d0, d1] -> stg10[9 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write9 = stg10.stg10_stg10_update_0_write9_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write9;
  return 0;
}

inline hw_uint<16> stg11_rd38_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd38 read pattern: { stg11_update_0[d0, d1] -> stg10[9 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write9 = stg10.stg10_stg10_update_0_write9_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write9;
  return 0;
}

inline hw_uint<16> stg11_rd39_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd39 read pattern: { stg11_update_0[d0, d1] -> stg10[10 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write10 = stg10.stg10_stg10_update_0_write10_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write10;
  return 0;
}

inline hw_uint<16> stg11_rd4_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd4 read pattern: { stg11_update_0[d0, d1] -> stg10[32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write0 = stg10.stg10_stg10_update_0_write0_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write0;
  return 0;
}

inline hw_uint<16> stg11_rd40_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd40 read pattern: { stg11_update_0[d0, d1] -> stg10[9 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write9 = stg10.stg10_stg10_update_0_write9_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write9;
  return 0;
}

inline hw_uint<16> stg11_rd41_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd41 read pattern: { stg11_update_0[d0, d1] -> stg10[10 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write10 = stg10.stg10_stg10_update_0_write10_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write10;
  return 0;
}

inline hw_uint<16> stg11_rd42_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd42 read pattern: { stg11_update_0[d0, d1] -> stg10[10 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write10 = stg10.stg10_stg10_update_0_write10_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write10;
  return 0;
}

inline hw_uint<16> stg11_rd43_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd43 read pattern: { stg11_update_0[d0, d1] -> stg10[11 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write11 = stg10.stg10_stg10_update_0_write11_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write11;
  return 0;
}

inline hw_uint<16> stg11_rd44_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd44 read pattern: { stg11_update_0[d0, d1] -> stg10[10 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write10 = stg10.stg10_stg10_update_0_write10_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write10;
  return 0;
}

inline hw_uint<16> stg11_rd45_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd45 read pattern: { stg11_update_0[d0, d1] -> stg10[11 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write11 = stg10.stg10_stg10_update_0_write11_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write11;
  return 0;
}

inline hw_uint<16> stg11_rd46_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd46 read pattern: { stg11_update_0[d0, d1] -> stg10[11 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write11 = stg10.stg10_stg10_update_0_write11_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write11;
  return 0;
}

inline hw_uint<16> stg11_rd47_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd47 read pattern: { stg11_update_0[d0, d1] -> stg10[12 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write12 = stg10.stg10_stg10_update_0_write12_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write12;
  return 0;
}

inline hw_uint<16> stg11_rd48_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd48 read pattern: { stg11_update_0[d0, d1] -> stg10[11 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write11 = stg10.stg10_stg10_update_0_write11_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write11;
  return 0;
}

inline hw_uint<16> stg11_rd49_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd49 read pattern: { stg11_update_0[d0, d1] -> stg10[12 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write12 = stg10.stg10_stg10_update_0_write12_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write12;
  return 0;
}

inline hw_uint<16> stg11_rd5_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd5 read pattern: { stg11_update_0[d0, d1] -> stg10[1 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write1 = stg10.stg10_stg10_update_0_write1_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write1;
  return 0;
}

inline hw_uint<16> stg11_rd50_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd50 read pattern: { stg11_update_0[d0, d1] -> stg10[12 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write12 = stg10.stg10_stg10_update_0_write12_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write12;
  return 0;
}

inline hw_uint<16> stg11_rd51_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd51 read pattern: { stg11_update_0[d0, d1] -> stg10[13 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write13 = stg10.stg10_stg10_update_0_write13_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write13;
  return 0;
}

inline hw_uint<16> stg11_rd52_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd52 read pattern: { stg11_update_0[d0, d1] -> stg10[12 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write12 = stg10.stg10_stg10_update_0_write12_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write12;
  return 0;
}

inline hw_uint<16> stg11_rd53_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd53 read pattern: { stg11_update_0[d0, d1] -> stg10[13 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write13 = stg10.stg10_stg10_update_0_write13_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write13;
  return 0;
}

inline hw_uint<16> stg11_rd54_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd54 read pattern: { stg11_update_0[d0, d1] -> stg10[13 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write13 = stg10.stg10_stg10_update_0_write13_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write13;
  return 0;
}

inline hw_uint<16> stg11_rd55_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd55 read pattern: { stg11_update_0[d0, d1] -> stg10[14 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write14 = stg10.stg10_stg10_update_0_write14_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write14;
  return 0;
}

inline hw_uint<16> stg11_rd56_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd56 read pattern: { stg11_update_0[d0, d1] -> stg10[13 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write13 = stg10.stg10_stg10_update_0_write13_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write13;
  return 0;
}

inline hw_uint<16> stg11_rd57_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd57 read pattern: { stg11_update_0[d0, d1] -> stg10[14 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write14 = stg10.stg10_stg10_update_0_write14_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write14;
  return 0;
}

inline hw_uint<16> stg11_rd58_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd58 read pattern: { stg11_update_0[d0, d1] -> stg10[14 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write14 = stg10.stg10_stg10_update_0_write14_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write14;
  return 0;
}

inline hw_uint<16> stg11_rd59_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd59 read pattern: { stg11_update_0[d0, d1] -> stg10[15 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write15 = stg10.stg10_stg10_update_0_write15_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write15;
  return 0;
}

inline hw_uint<16> stg11_rd6_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd6 read pattern: { stg11_update_0[d0, d1] -> stg10[1 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write1 = stg10.stg10_stg10_update_0_write1_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write1;
  return 0;
}

inline hw_uint<16> stg11_rd60_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd60 read pattern: { stg11_update_0[d0, d1] -> stg10[14 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write14 = stg10.stg10_stg10_update_0_write14_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write14;
  return 0;
}

inline hw_uint<16> stg11_rd61_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd61 read pattern: { stg11_update_0[d0, d1] -> stg10[15 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write15 = stg10.stg10_stg10_update_0_write15_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write15;
  return 0;
}

inline hw_uint<16> stg11_rd62_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd62 read pattern: { stg11_update_0[d0, d1] -> stg10[15 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write15 = stg10.stg10_stg10_update_0_write15_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write15;
  return 0;
}

inline hw_uint<16> stg11_rd63_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd63 read pattern: { stg11_update_0[d0, d1] -> stg10[16 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write16 = stg10.stg10_stg10_update_0_write16_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write16;
  return 0;
}

inline hw_uint<16> stg11_rd64_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd64 read pattern: { stg11_update_0[d0, d1] -> stg10[15 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write15 = stg10.stg10_stg10_update_0_write15_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write15;
  return 0;
}

inline hw_uint<16> stg11_rd65_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd65 read pattern: { stg11_update_0[d0, d1] -> stg10[16 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write16 = stg10.stg10_stg10_update_0_write16_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write16;
  return 0;
}

inline hw_uint<16> stg11_rd66_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd66 read pattern: { stg11_update_0[d0, d1] -> stg10[16 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write16 = stg10.stg10_stg10_update_0_write16_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write16;
  return 0;
}

inline hw_uint<16> stg11_rd67_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd67 read pattern: { stg11_update_0[d0, d1] -> stg10[17 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write17 = stg10.stg10_stg10_update_0_write17_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write17;
  return 0;
}

inline hw_uint<16> stg11_rd68_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd68 read pattern: { stg11_update_0[d0, d1] -> stg10[16 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write16 = stg10.stg10_stg10_update_0_write16_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write16;
  return 0;
}

inline hw_uint<16> stg11_rd69_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd69 read pattern: { stg11_update_0[d0, d1] -> stg10[17 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write17 = stg10.stg10_stg10_update_0_write17_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write17;
  return 0;
}

inline hw_uint<16> stg11_rd7_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd7 read pattern: { stg11_update_0[d0, d1] -> stg10[2 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write2 = stg10.stg10_stg10_update_0_write2_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write2;
  return 0;
}

inline hw_uint<16> stg11_rd70_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd70 read pattern: { stg11_update_0[d0, d1] -> stg10[17 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write17 = stg10.stg10_stg10_update_0_write17_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write17;
  return 0;
}

inline hw_uint<16> stg11_rd71_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd71 read pattern: { stg11_update_0[d0, d1] -> stg10[18 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write18 = stg10.stg10_stg10_update_0_write18_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write18;
  return 0;
}

inline hw_uint<16> stg11_rd72_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd72 read pattern: { stg11_update_0[d0, d1] -> stg10[17 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write17 = stg10.stg10_stg10_update_0_write17_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write17;
  return 0;
}

inline hw_uint<16> stg11_rd73_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd73 read pattern: { stg11_update_0[d0, d1] -> stg10[18 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write18 = stg10.stg10_stg10_update_0_write18_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write18;
  return 0;
}

inline hw_uint<16> stg11_rd74_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd74 read pattern: { stg11_update_0[d0, d1] -> stg10[18 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write18 = stg10.stg10_stg10_update_0_write18_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write18;
  return 0;
}

inline hw_uint<16> stg11_rd75_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd75 read pattern: { stg11_update_0[d0, d1] -> stg10[19 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write19 = stg10.stg10_stg10_update_0_write19_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write19;
  return 0;
}

inline hw_uint<16> stg11_rd76_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd76 read pattern: { stg11_update_0[d0, d1] -> stg10[18 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write18 = stg10.stg10_stg10_update_0_write18_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write18;
  return 0;
}

inline hw_uint<16> stg11_rd77_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd77 read pattern: { stg11_update_0[d0, d1] -> stg10[19 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write19 = stg10.stg10_stg10_update_0_write19_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write19;
  return 0;
}

inline hw_uint<16> stg11_rd78_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd78 read pattern: { stg11_update_0[d0, d1] -> stg10[19 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write19 = stg10.stg10_stg10_update_0_write19_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write19;
  return 0;
}

inline hw_uint<16> stg11_rd79_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd79 read pattern: { stg11_update_0[d0, d1] -> stg10[20 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write20 = stg10.stg10_stg10_update_0_write20_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write20;
  return 0;
}

inline hw_uint<16> stg11_rd8_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd8 read pattern: { stg11_update_0[d0, d1] -> stg10[1 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write1 = stg10.stg10_stg10_update_0_write1_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write1;
  return 0;
}

inline hw_uint<16> stg11_rd80_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd80 read pattern: { stg11_update_0[d0, d1] -> stg10[19 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write19 = stg10.stg10_stg10_update_0_write19_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write19;
  return 0;
}

inline hw_uint<16> stg11_rd81_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd81 read pattern: { stg11_update_0[d0, d1] -> stg10[20 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write20 = stg10.stg10_stg10_update_0_write20_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write20;
  return 0;
}

inline hw_uint<16> stg11_rd82_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd82 read pattern: { stg11_update_0[d0, d1] -> stg10[20 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write20 = stg10.stg10_stg10_update_0_write20_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write20;
  return 0;
}

inline hw_uint<16> stg11_rd83_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd83 read pattern: { stg11_update_0[d0, d1] -> stg10[21 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write21 = stg10.stg10_stg10_update_0_write21_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write21;
  return 0;
}

inline hw_uint<16> stg11_rd84_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd84 read pattern: { stg11_update_0[d0, d1] -> stg10[20 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write20 = stg10.stg10_stg10_update_0_write20_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write20;
  return 0;
}

inline hw_uint<16> stg11_rd85_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd85 read pattern: { stg11_update_0[d0, d1] -> stg10[21 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write21 = stg10.stg10_stg10_update_0_write21_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write21;
  return 0;
}

inline hw_uint<16> stg11_rd86_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd86 read pattern: { stg11_update_0[d0, d1] -> stg10[21 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write21 = stg10.stg10_stg10_update_0_write21_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write21;
  return 0;
}

inline hw_uint<16> stg11_rd87_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd87 read pattern: { stg11_update_0[d0, d1] -> stg10[22 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write22 = stg10.stg10_stg10_update_0_write22_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write22;
  return 0;
}

inline hw_uint<16> stg11_rd88_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd88 read pattern: { stg11_update_0[d0, d1] -> stg10[21 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write21 = stg10.stg10_stg10_update_0_write21_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write21;
  return 0;
}

inline hw_uint<16> stg11_rd89_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd89 read pattern: { stg11_update_0[d0, d1] -> stg10[22 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write22 = stg10.stg10_stg10_update_0_write22_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write22;
  return 0;
}

inline hw_uint<16> stg11_rd9_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd9 read pattern: { stg11_update_0[d0, d1] -> stg10[2 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write2 = stg10.stg10_stg10_update_0_write2_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write2;
  return 0;
}

inline hw_uint<16> stg11_rd90_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd90 read pattern: { stg11_update_0[d0, d1] -> stg10[22 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write22 = stg10.stg10_stg10_update_0_write22_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write22;
  return 0;
}

inline hw_uint<16> stg11_rd91_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd91 read pattern: { stg11_update_0[d0, d1] -> stg10[23 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write23 = stg10.stg10_stg10_update_0_write23_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write23;
  return 0;
}

inline hw_uint<16> stg11_rd92_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd92 read pattern: { stg11_update_0[d0, d1] -> stg10[22 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write22 = stg10.stg10_stg10_update_0_write22_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write22;
  return 0;
}

inline hw_uint<16> stg11_rd93_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd93 read pattern: { stg11_update_0[d0, d1] -> stg10[23 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write23 = stg10.stg10_stg10_update_0_write23_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write23;
  return 0;
}

inline hw_uint<16> stg11_rd94_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd94 read pattern: { stg11_update_0[d0, d1] -> stg10[23 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write23 = stg10.stg10_stg10_update_0_write23_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write23;
  return 0;
}

inline hw_uint<16> stg11_rd95_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd95 read pattern: { stg11_update_0[d0, d1] -> stg10[24 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write24 = stg10.stg10_stg10_update_0_write24_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write24;
  return 0;
}

inline hw_uint<16> stg11_rd96_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd96 read pattern: { stg11_update_0[d0, d1] -> stg10[23 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write23 = stg10.stg10_stg10_update_0_write23_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write23;
  return 0;
}

inline hw_uint<16> stg11_rd97_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd97 read pattern: { stg11_update_0[d0, d1] -> stg10[24 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write24 = stg10.stg10_stg10_update_0_write24_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write24;
  return 0;
}

inline hw_uint<16> stg11_rd98_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd98 read pattern: { stg11_update_0[d0, d1] -> stg10[24 + 32d0, 1 + d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write24 = stg10.stg10_stg10_update_0_write24_merged_banks_4.peek_1();
  return value_stg10_stg10_update_0_write24;
  return 0;
}

inline hw_uint<16> stg11_rd99_select(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_rd99 read pattern: { stg11_update_0[d0, d1] -> stg10[25 + 32d0, d1] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Read schedule : { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  // Write schedule: { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  auto value_stg10_stg10_update_0_write25 = stg10.stg10_stg10_update_0_write25_merged_banks_4.peek_79();
  return value_stg10_stg10_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg10_update_0_write
//	stg10_stg10_update_0_write0
//	stg10_stg10_update_0_write1
//	stg10_stg10_update_0_write2
//	stg10_stg10_update_0_write3
//	stg10_stg10_update_0_write4
//	stg10_stg10_update_0_write5
//	stg10_stg10_update_0_write6
//	stg10_stg10_update_0_write7
//	stg10_stg10_update_0_write8
//	stg10_stg10_update_0_write9
//	stg10_stg10_update_0_write10
//	stg10_stg10_update_0_write11
//	stg10_stg10_update_0_write12
//	stg10_stg10_update_0_write13
//	stg10_stg10_update_0_write14
//	stg10_stg10_update_0_write15
//	stg10_stg10_update_0_write16
//	stg10_stg10_update_0_write17
//	stg10_stg10_update_0_write18
//	stg10_stg10_update_0_write19
//	stg10_stg10_update_0_write20
//	stg10_stg10_update_0_write21
//	stg10_stg10_update_0_write22
//	stg10_stg10_update_0_write23
//	stg10_stg10_update_0_write24
//	stg10_stg10_update_0_write25
//	stg10_stg10_update_0_write26
//	stg10_stg10_update_0_write27
//	stg10_stg10_update_0_write28
//	stg10_stg10_update_0_write29
//	stg10_stg10_update_0_write30
//	stg10_stg10_update_0_write31
inline void stg10_stg10_update_0_write_bundle_write(hw_uint<512>& stg10_update_0_write, stg10_cache& stg10, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg10_stg10_update_0_write0_res = stg10_update_0_write.extract<0, 15>();
	stg10_stg10_update_0_write0_write(stg10_stg10_update_0_write0_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write1_res = stg10_update_0_write.extract<16, 31>();
	stg10_stg10_update_0_write1_write(stg10_stg10_update_0_write1_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write2_res = stg10_update_0_write.extract<32, 47>();
	stg10_stg10_update_0_write2_write(stg10_stg10_update_0_write2_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write3_res = stg10_update_0_write.extract<48, 63>();
	stg10_stg10_update_0_write3_write(stg10_stg10_update_0_write3_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write4_res = stg10_update_0_write.extract<64, 79>();
	stg10_stg10_update_0_write4_write(stg10_stg10_update_0_write4_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write5_res = stg10_update_0_write.extract<80, 95>();
	stg10_stg10_update_0_write5_write(stg10_stg10_update_0_write5_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write6_res = stg10_update_0_write.extract<96, 111>();
	stg10_stg10_update_0_write6_write(stg10_stg10_update_0_write6_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write7_res = stg10_update_0_write.extract<112, 127>();
	stg10_stg10_update_0_write7_write(stg10_stg10_update_0_write7_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write8_res = stg10_update_0_write.extract<128, 143>();
	stg10_stg10_update_0_write8_write(stg10_stg10_update_0_write8_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write9_res = stg10_update_0_write.extract<144, 159>();
	stg10_stg10_update_0_write9_write(stg10_stg10_update_0_write9_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write10_res = stg10_update_0_write.extract<160, 175>();
	stg10_stg10_update_0_write10_write(stg10_stg10_update_0_write10_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write11_res = stg10_update_0_write.extract<176, 191>();
	stg10_stg10_update_0_write11_write(stg10_stg10_update_0_write11_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write12_res = stg10_update_0_write.extract<192, 207>();
	stg10_stg10_update_0_write12_write(stg10_stg10_update_0_write12_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write13_res = stg10_update_0_write.extract<208, 223>();
	stg10_stg10_update_0_write13_write(stg10_stg10_update_0_write13_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write14_res = stg10_update_0_write.extract<224, 239>();
	stg10_stg10_update_0_write14_write(stg10_stg10_update_0_write14_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write15_res = stg10_update_0_write.extract<240, 255>();
	stg10_stg10_update_0_write15_write(stg10_stg10_update_0_write15_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write16_res = stg10_update_0_write.extract<256, 271>();
	stg10_stg10_update_0_write16_write(stg10_stg10_update_0_write16_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write17_res = stg10_update_0_write.extract<272, 287>();
	stg10_stg10_update_0_write17_write(stg10_stg10_update_0_write17_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write18_res = stg10_update_0_write.extract<288, 303>();
	stg10_stg10_update_0_write18_write(stg10_stg10_update_0_write18_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write19_res = stg10_update_0_write.extract<304, 319>();
	stg10_stg10_update_0_write19_write(stg10_stg10_update_0_write19_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write20_res = stg10_update_0_write.extract<320, 335>();
	stg10_stg10_update_0_write20_write(stg10_stg10_update_0_write20_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write21_res = stg10_update_0_write.extract<336, 351>();
	stg10_stg10_update_0_write21_write(stg10_stg10_update_0_write21_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write22_res = stg10_update_0_write.extract<352, 367>();
	stg10_stg10_update_0_write22_write(stg10_stg10_update_0_write22_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write23_res = stg10_update_0_write.extract<368, 383>();
	stg10_stg10_update_0_write23_write(stg10_stg10_update_0_write23_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write24_res = stg10_update_0_write.extract<384, 399>();
	stg10_stg10_update_0_write24_write(stg10_stg10_update_0_write24_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write25_res = stg10_update_0_write.extract<400, 415>();
	stg10_stg10_update_0_write25_write(stg10_stg10_update_0_write25_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write26_res = stg10_update_0_write.extract<416, 431>();
	stg10_stg10_update_0_write26_write(stg10_stg10_update_0_write26_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write27_res = stg10_update_0_write.extract<432, 447>();
	stg10_stg10_update_0_write27_write(stg10_stg10_update_0_write27_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write28_res = stg10_update_0_write.extract<448, 463>();
	stg10_stg10_update_0_write28_write(stg10_stg10_update_0_write28_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write29_res = stg10_update_0_write.extract<464, 479>();
	stg10_stg10_update_0_write29_write(stg10_stg10_update_0_write29_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write30_res = stg10_update_0_write.extract<480, 495>();
	stg10_stg10_update_0_write30_write(stg10_stg10_update_0_write30_res, stg10, d0, d1, dynamic_address);
	hw_uint<16> stg10_stg10_update_0_write31_res = stg10_update_0_write.extract<496, 511>();
	stg10_stg10_update_0_write31_write(stg10_stg10_update_0_write31_res, stg10, d0, d1, dynamic_address);
}

// stg11_update_0_read
//	stg11_rd0
//	stg11_rd1
//	stg11_rd2
//	stg11_rd3
//	stg11_rd4
//	stg11_rd5
//	stg11_rd6
//	stg11_rd7
//	stg11_rd8
//	stg11_rd9
//	stg11_rd10
//	stg11_rd11
//	stg11_rd12
//	stg11_rd13
//	stg11_rd14
//	stg11_rd15
//	stg11_rd16
//	stg11_rd17
//	stg11_rd18
//	stg11_rd19
//	stg11_rd20
//	stg11_rd21
//	stg11_rd22
//	stg11_rd23
//	stg11_rd24
//	stg11_rd25
//	stg11_rd26
//	stg11_rd27
//	stg11_rd28
//	stg11_rd29
//	stg11_rd30
//	stg11_rd31
//	stg11_rd32
//	stg11_rd33
//	stg11_rd34
//	stg11_rd35
//	stg11_rd36
//	stg11_rd37
//	stg11_rd38
//	stg11_rd39
//	stg11_rd40
//	stg11_rd41
//	stg11_rd42
//	stg11_rd43
//	stg11_rd44
//	stg11_rd45
//	stg11_rd46
//	stg11_rd47
//	stg11_rd48
//	stg11_rd49
//	stg11_rd50
//	stg11_rd51
//	stg11_rd52
//	stg11_rd53
//	stg11_rd54
//	stg11_rd55
//	stg11_rd56
//	stg11_rd57
//	stg11_rd58
//	stg11_rd59
//	stg11_rd60
//	stg11_rd61
//	stg11_rd62
//	stg11_rd63
//	stg11_rd64
//	stg11_rd65
//	stg11_rd66
//	stg11_rd67
//	stg11_rd68
//	stg11_rd69
//	stg11_rd70
//	stg11_rd71
//	stg11_rd72
//	stg11_rd73
//	stg11_rd74
//	stg11_rd75
//	stg11_rd76
//	stg11_rd77
//	stg11_rd78
//	stg11_rd79
//	stg11_rd80
//	stg11_rd81
//	stg11_rd82
//	stg11_rd83
//	stg11_rd84
//	stg11_rd85
//	stg11_rd86
//	stg11_rd87
//	stg11_rd88
//	stg11_rd89
//	stg11_rd90
//	stg11_rd91
//	stg11_rd92
//	stg11_rd93
//	stg11_rd94
//	stg11_rd95
//	stg11_rd96
//	stg11_rd97
//	stg11_rd98
//	stg11_rd99
//	stg11_rd100
//	stg11_rd101
//	stg11_rd102
//	stg11_rd103
//	stg11_rd104
//	stg11_rd105
//	stg11_rd106
//	stg11_rd107
//	stg11_rd108
//	stg11_rd109
//	stg11_rd110
//	stg11_rd111
//	stg11_rd112
//	stg11_rd113
//	stg11_rd114
//	stg11_rd115
//	stg11_rd116
//	stg11_rd117
//	stg11_rd118
//	stg11_rd119
//	stg11_rd120
//	stg11_rd121
//	stg11_rd122
//	stg11_rd123
//	stg11_rd124
//	stg11_rd125
//	stg11_rd126
//	stg11_rd127
inline hw_uint<2048> stg10_stg11_update_0_read_bundle_read(stg10_cache& stg10, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg11_rd0
    // stg11_rd1
    // stg11_rd2
    // stg11_rd3
    // stg11_rd4
    // stg11_rd5
    // stg11_rd6
    // stg11_rd7
    // stg11_rd8
    // stg11_rd9
    // stg11_rd10
    // stg11_rd11
    // stg11_rd12
    // stg11_rd13
    // stg11_rd14
    // stg11_rd15
    // stg11_rd16
    // stg11_rd17
    // stg11_rd18
    // stg11_rd19
    // stg11_rd20
    // stg11_rd21
    // stg11_rd22
    // stg11_rd23
    // stg11_rd24
    // stg11_rd25
    // stg11_rd26
    // stg11_rd27
    // stg11_rd28
    // stg11_rd29
    // stg11_rd30
    // stg11_rd31
    // stg11_rd32
    // stg11_rd33
    // stg11_rd34
    // stg11_rd35
    // stg11_rd36
    // stg11_rd37
    // stg11_rd38
    // stg11_rd39
    // stg11_rd40
    // stg11_rd41
    // stg11_rd42
    // stg11_rd43
    // stg11_rd44
    // stg11_rd45
    // stg11_rd46
    // stg11_rd47
    // stg11_rd48
    // stg11_rd49
    // stg11_rd50
    // stg11_rd51
    // stg11_rd52
    // stg11_rd53
    // stg11_rd54
    // stg11_rd55
    // stg11_rd56
    // stg11_rd57
    // stg11_rd58
    // stg11_rd59
    // stg11_rd60
    // stg11_rd61
    // stg11_rd62
    // stg11_rd63
    // stg11_rd64
    // stg11_rd65
    // stg11_rd66
    // stg11_rd67
    // stg11_rd68
    // stg11_rd69
    // stg11_rd70
    // stg11_rd71
    // stg11_rd72
    // stg11_rd73
    // stg11_rd74
    // stg11_rd75
    // stg11_rd76
    // stg11_rd77
    // stg11_rd78
    // stg11_rd79
    // stg11_rd80
    // stg11_rd81
    // stg11_rd82
    // stg11_rd83
    // stg11_rd84
    // stg11_rd85
    // stg11_rd86
    // stg11_rd87
    // stg11_rd88
    // stg11_rd89
    // stg11_rd90
    // stg11_rd91
    // stg11_rd92
    // stg11_rd93
    // stg11_rd94
    // stg11_rd95
    // stg11_rd96
    // stg11_rd97
    // stg11_rd98
    // stg11_rd99
    // stg11_rd100
    // stg11_rd101
    // stg11_rd102
    // stg11_rd103
    // stg11_rd104
    // stg11_rd105
    // stg11_rd106
    // stg11_rd107
    // stg11_rd108
    // stg11_rd109
    // stg11_rd110
    // stg11_rd111
    // stg11_rd112
    // stg11_rd113
    // stg11_rd114
    // stg11_rd115
    // stg11_rd116
    // stg11_rd117
    // stg11_rd118
    // stg11_rd119
    // stg11_rd120
    // stg11_rd121
    // stg11_rd122
    // stg11_rd123
    // stg11_rd124
    // stg11_rd125
    // stg11_rd126
    // stg11_rd127

	hw_uint<2048> result;
	hw_uint<16> stg11_rd0_res = stg11_rd0_select(stg10, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg11_rd0_res);
	hw_uint<16> stg11_rd1_res = stg11_rd1_select(stg10, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg11_rd1_res);
	hw_uint<16> stg11_rd2_res = stg11_rd2_select(stg10, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg11_rd2_res);
	hw_uint<16> stg11_rd3_res = stg11_rd3_select(stg10, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg11_rd3_res);
	hw_uint<16> stg11_rd4_res = stg11_rd4_select(stg10, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg11_rd4_res);
	hw_uint<16> stg11_rd5_res = stg11_rd5_select(stg10, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg11_rd5_res);
	hw_uint<16> stg11_rd6_res = stg11_rd6_select(stg10, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg11_rd6_res);
	hw_uint<16> stg11_rd7_res = stg11_rd7_select(stg10, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg11_rd7_res);
	hw_uint<16> stg11_rd8_res = stg11_rd8_select(stg10, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg11_rd8_res);
	hw_uint<16> stg11_rd9_res = stg11_rd9_select(stg10, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg11_rd9_res);
	hw_uint<16> stg11_rd10_res = stg11_rd10_select(stg10, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg11_rd10_res);
	hw_uint<16> stg11_rd11_res = stg11_rd11_select(stg10, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg11_rd11_res);
	hw_uint<16> stg11_rd12_res = stg11_rd12_select(stg10, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg11_rd12_res);
	hw_uint<16> stg11_rd13_res = stg11_rd13_select(stg10, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg11_rd13_res);
	hw_uint<16> stg11_rd14_res = stg11_rd14_select(stg10, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg11_rd14_res);
	hw_uint<16> stg11_rd15_res = stg11_rd15_select(stg10, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg11_rd15_res);
	hw_uint<16> stg11_rd16_res = stg11_rd16_select(stg10, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg11_rd16_res);
	hw_uint<16> stg11_rd17_res = stg11_rd17_select(stg10, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg11_rd17_res);
	hw_uint<16> stg11_rd18_res = stg11_rd18_select(stg10, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg11_rd18_res);
	hw_uint<16> stg11_rd19_res = stg11_rd19_select(stg10, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg11_rd19_res);
	hw_uint<16> stg11_rd20_res = stg11_rd20_select(stg10, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg11_rd20_res);
	hw_uint<16> stg11_rd21_res = stg11_rd21_select(stg10, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg11_rd21_res);
	hw_uint<16> stg11_rd22_res = stg11_rd22_select(stg10, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg11_rd22_res);
	hw_uint<16> stg11_rd23_res = stg11_rd23_select(stg10, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg11_rd23_res);
	hw_uint<16> stg11_rd24_res = stg11_rd24_select(stg10, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg11_rd24_res);
	hw_uint<16> stg11_rd25_res = stg11_rd25_select(stg10, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg11_rd25_res);
	hw_uint<16> stg11_rd26_res = stg11_rd26_select(stg10, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg11_rd26_res);
	hw_uint<16> stg11_rd27_res = stg11_rd27_select(stg10, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg11_rd27_res);
	hw_uint<16> stg11_rd28_res = stg11_rd28_select(stg10, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg11_rd28_res);
	hw_uint<16> stg11_rd29_res = stg11_rd29_select(stg10, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg11_rd29_res);
	hw_uint<16> stg11_rd30_res = stg11_rd30_select(stg10, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg11_rd30_res);
	hw_uint<16> stg11_rd31_res = stg11_rd31_select(stg10, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg11_rd31_res);
	hw_uint<16> stg11_rd32_res = stg11_rd32_select(stg10, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg11_rd32_res);
	hw_uint<16> stg11_rd33_res = stg11_rd33_select(stg10, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg11_rd33_res);
	hw_uint<16> stg11_rd34_res = stg11_rd34_select(stg10, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg11_rd34_res);
	hw_uint<16> stg11_rd35_res = stg11_rd35_select(stg10, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg11_rd35_res);
	hw_uint<16> stg11_rd36_res = stg11_rd36_select(stg10, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg11_rd36_res);
	hw_uint<16> stg11_rd37_res = stg11_rd37_select(stg10, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg11_rd37_res);
	hw_uint<16> stg11_rd38_res = stg11_rd38_select(stg10, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg11_rd38_res);
	hw_uint<16> stg11_rd39_res = stg11_rd39_select(stg10, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg11_rd39_res);
	hw_uint<16> stg11_rd40_res = stg11_rd40_select(stg10, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg11_rd40_res);
	hw_uint<16> stg11_rd41_res = stg11_rd41_select(stg10, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg11_rd41_res);
	hw_uint<16> stg11_rd42_res = stg11_rd42_select(stg10, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg11_rd42_res);
	hw_uint<16> stg11_rd43_res = stg11_rd43_select(stg10, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg11_rd43_res);
	hw_uint<16> stg11_rd44_res = stg11_rd44_select(stg10, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg11_rd44_res);
	hw_uint<16> stg11_rd45_res = stg11_rd45_select(stg10, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg11_rd45_res);
	hw_uint<16> stg11_rd46_res = stg11_rd46_select(stg10, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg11_rd46_res);
	hw_uint<16> stg11_rd47_res = stg11_rd47_select(stg10, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg11_rd47_res);
	hw_uint<16> stg11_rd48_res = stg11_rd48_select(stg10, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg11_rd48_res);
	hw_uint<16> stg11_rd49_res = stg11_rd49_select(stg10, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg11_rd49_res);
	hw_uint<16> stg11_rd50_res = stg11_rd50_select(stg10, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg11_rd50_res);
	hw_uint<16> stg11_rd51_res = stg11_rd51_select(stg10, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg11_rd51_res);
	hw_uint<16> stg11_rd52_res = stg11_rd52_select(stg10, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg11_rd52_res);
	hw_uint<16> stg11_rd53_res = stg11_rd53_select(stg10, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg11_rd53_res);
	hw_uint<16> stg11_rd54_res = stg11_rd54_select(stg10, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg11_rd54_res);
	hw_uint<16> stg11_rd55_res = stg11_rd55_select(stg10, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg11_rd55_res);
	hw_uint<16> stg11_rd56_res = stg11_rd56_select(stg10, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg11_rd56_res);
	hw_uint<16> stg11_rd57_res = stg11_rd57_select(stg10, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg11_rd57_res);
	hw_uint<16> stg11_rd58_res = stg11_rd58_select(stg10, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg11_rd58_res);
	hw_uint<16> stg11_rd59_res = stg11_rd59_select(stg10, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg11_rd59_res);
	hw_uint<16> stg11_rd60_res = stg11_rd60_select(stg10, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg11_rd60_res);
	hw_uint<16> stg11_rd61_res = stg11_rd61_select(stg10, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg11_rd61_res);
	hw_uint<16> stg11_rd62_res = stg11_rd62_select(stg10, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg11_rd62_res);
	hw_uint<16> stg11_rd63_res = stg11_rd63_select(stg10, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg11_rd63_res);
	hw_uint<16> stg11_rd64_res = stg11_rd64_select(stg10, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg11_rd64_res);
	hw_uint<16> stg11_rd65_res = stg11_rd65_select(stg10, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg11_rd65_res);
	hw_uint<16> stg11_rd66_res = stg11_rd66_select(stg10, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg11_rd66_res);
	hw_uint<16> stg11_rd67_res = stg11_rd67_select(stg10, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg11_rd67_res);
	hw_uint<16> stg11_rd68_res = stg11_rd68_select(stg10, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg11_rd68_res);
	hw_uint<16> stg11_rd69_res = stg11_rd69_select(stg10, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg11_rd69_res);
	hw_uint<16> stg11_rd70_res = stg11_rd70_select(stg10, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg11_rd70_res);
	hw_uint<16> stg11_rd71_res = stg11_rd71_select(stg10, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg11_rd71_res);
	hw_uint<16> stg11_rd72_res = stg11_rd72_select(stg10, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg11_rd72_res);
	hw_uint<16> stg11_rd73_res = stg11_rd73_select(stg10, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg11_rd73_res);
	hw_uint<16> stg11_rd74_res = stg11_rd74_select(stg10, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg11_rd74_res);
	hw_uint<16> stg11_rd75_res = stg11_rd75_select(stg10, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg11_rd75_res);
	hw_uint<16> stg11_rd76_res = stg11_rd76_select(stg10, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg11_rd76_res);
	hw_uint<16> stg11_rd77_res = stg11_rd77_select(stg10, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg11_rd77_res);
	hw_uint<16> stg11_rd78_res = stg11_rd78_select(stg10, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg11_rd78_res);
	hw_uint<16> stg11_rd79_res = stg11_rd79_select(stg10, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg11_rd79_res);
	hw_uint<16> stg11_rd80_res = stg11_rd80_select(stg10, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg11_rd80_res);
	hw_uint<16> stg11_rd81_res = stg11_rd81_select(stg10, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg11_rd81_res);
	hw_uint<16> stg11_rd82_res = stg11_rd82_select(stg10, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg11_rd82_res);
	hw_uint<16> stg11_rd83_res = stg11_rd83_select(stg10, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg11_rd83_res);
	hw_uint<16> stg11_rd84_res = stg11_rd84_select(stg10, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg11_rd84_res);
	hw_uint<16> stg11_rd85_res = stg11_rd85_select(stg10, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg11_rd85_res);
	hw_uint<16> stg11_rd86_res = stg11_rd86_select(stg10, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg11_rd86_res);
	hw_uint<16> stg11_rd87_res = stg11_rd87_select(stg10, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg11_rd87_res);
	hw_uint<16> stg11_rd88_res = stg11_rd88_select(stg10, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg11_rd88_res);
	hw_uint<16> stg11_rd89_res = stg11_rd89_select(stg10, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg11_rd89_res);
	hw_uint<16> stg11_rd90_res = stg11_rd90_select(stg10, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg11_rd90_res);
	hw_uint<16> stg11_rd91_res = stg11_rd91_select(stg10, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg11_rd91_res);
	hw_uint<16> stg11_rd92_res = stg11_rd92_select(stg10, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg11_rd92_res);
	hw_uint<16> stg11_rd93_res = stg11_rd93_select(stg10, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg11_rd93_res);
	hw_uint<16> stg11_rd94_res = stg11_rd94_select(stg10, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg11_rd94_res);
	hw_uint<16> stg11_rd95_res = stg11_rd95_select(stg10, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg11_rd95_res);
	hw_uint<16> stg11_rd96_res = stg11_rd96_select(stg10, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg11_rd96_res);
	hw_uint<16> stg11_rd97_res = stg11_rd97_select(stg10, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg11_rd97_res);
	hw_uint<16> stg11_rd98_res = stg11_rd98_select(stg10, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg11_rd98_res);
	hw_uint<16> stg11_rd99_res = stg11_rd99_select(stg10, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg11_rd99_res);
	hw_uint<16> stg11_rd100_res = stg11_rd100_select(stg10, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg11_rd100_res);
	hw_uint<16> stg11_rd101_res = stg11_rd101_select(stg10, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg11_rd101_res);
	hw_uint<16> stg11_rd102_res = stg11_rd102_select(stg10, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg11_rd102_res);
	hw_uint<16> stg11_rd103_res = stg11_rd103_select(stg10, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg11_rd103_res);
	hw_uint<16> stg11_rd104_res = stg11_rd104_select(stg10, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg11_rd104_res);
	hw_uint<16> stg11_rd105_res = stg11_rd105_select(stg10, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg11_rd105_res);
	hw_uint<16> stg11_rd106_res = stg11_rd106_select(stg10, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg11_rd106_res);
	hw_uint<16> stg11_rd107_res = stg11_rd107_select(stg10, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg11_rd107_res);
	hw_uint<16> stg11_rd108_res = stg11_rd108_select(stg10, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg11_rd108_res);
	hw_uint<16> stg11_rd109_res = stg11_rd109_select(stg10, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg11_rd109_res);
	hw_uint<16> stg11_rd110_res = stg11_rd110_select(stg10, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg11_rd110_res);
	hw_uint<16> stg11_rd111_res = stg11_rd111_select(stg10, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg11_rd111_res);
	hw_uint<16> stg11_rd112_res = stg11_rd112_select(stg10, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg11_rd112_res);
	hw_uint<16> stg11_rd113_res = stg11_rd113_select(stg10, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg11_rd113_res);
	hw_uint<16> stg11_rd114_res = stg11_rd114_select(stg10, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg11_rd114_res);
	hw_uint<16> stg11_rd115_res = stg11_rd115_select(stg10, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg11_rd115_res);
	hw_uint<16> stg11_rd116_res = stg11_rd116_select(stg10, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg11_rd116_res);
	hw_uint<16> stg11_rd117_res = stg11_rd117_select(stg10, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg11_rd117_res);
	hw_uint<16> stg11_rd118_res = stg11_rd118_select(stg10, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg11_rd118_res);
	hw_uint<16> stg11_rd119_res = stg11_rd119_select(stg10, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg11_rd119_res);
	hw_uint<16> stg11_rd120_res = stg11_rd120_select(stg10, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg11_rd120_res);
	hw_uint<16> stg11_rd121_res = stg11_rd121_select(stg10, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg11_rd121_res);
	hw_uint<16> stg11_rd122_res = stg11_rd122_select(stg10, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg11_rd122_res);
	hw_uint<16> stg11_rd123_res = stg11_rd123_select(stg10, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg11_rd123_res);
	hw_uint<16> stg11_rd124_res = stg11_rd124_select(stg10, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg11_rd124_res);
	hw_uint<16> stg11_rd125_res = stg11_rd125_select(stg10, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg11_rd125_res);
	hw_uint<16> stg11_rd126_res = stg11_rd126_select(stg10, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg11_rd126_res);
	hw_uint<16> stg11_rd127_res = stg11_rd127_select(stg10, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg11_rd127_res);
	return result;
}

struct stg11_stg11_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-224, 2144], [0, 1086]}
	// Capacity: 78
	// # of read delays: 4
  // 0, 1, 76, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 74> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_75() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_76() {
		return f4;
	}

	inline hw_uint<16> peek_77() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 74
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 74 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-223, 2113], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-214, 2122], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-213, 2123], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-212, 2124], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-211, 2125], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-210, 2126], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-209, 2127], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-208, 2128], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-207, 2129], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-206, 2130], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-205, 2131], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-222, 2114], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-204, 2132], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-203, 2133], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-202, 2134], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-201, 2135], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-200, 2136], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-199, 2137], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-198, 2138], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-197, 2139], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-196, 2140], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-195, 2141], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-221, 2115], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-194, 2142], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-225, 2143], [0, 1087]}
	// Capacity: 79
	// # of read delays: 4
  // 0, 1, 77, 78
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}

	inline hw_uint<16> peek_78() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-220, 2116], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-219, 2117], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-218, 2118], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-217, 2119], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-216, 2120], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-215, 2121], [0, 1087]}
	// Capacity: 78
	// # of read delays: 3
  // 0, 1, 77
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 75> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_76() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_77() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 75
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 75 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_cache {
  // # of banks: 32
  stg11_stg11_update_0_write0_merged_banks_4_cache stg11_stg11_update_0_write0_merged_banks_4;
  stg11_stg11_update_0_write1_merged_banks_4_cache stg11_stg11_update_0_write1_merged_banks_4;
  stg11_stg11_update_0_write10_merged_banks_4_cache stg11_stg11_update_0_write10_merged_banks_4;
  stg11_stg11_update_0_write11_merged_banks_4_cache stg11_stg11_update_0_write11_merged_banks_4;
  stg11_stg11_update_0_write12_merged_banks_4_cache stg11_stg11_update_0_write12_merged_banks_4;
  stg11_stg11_update_0_write13_merged_banks_4_cache stg11_stg11_update_0_write13_merged_banks_4;
  stg11_stg11_update_0_write14_merged_banks_4_cache stg11_stg11_update_0_write14_merged_banks_4;
  stg11_stg11_update_0_write15_merged_banks_4_cache stg11_stg11_update_0_write15_merged_banks_4;
  stg11_stg11_update_0_write16_merged_banks_4_cache stg11_stg11_update_0_write16_merged_banks_4;
  stg11_stg11_update_0_write17_merged_banks_4_cache stg11_stg11_update_0_write17_merged_banks_4;
  stg11_stg11_update_0_write18_merged_banks_4_cache stg11_stg11_update_0_write18_merged_banks_4;
  stg11_stg11_update_0_write19_merged_banks_4_cache stg11_stg11_update_0_write19_merged_banks_4;
  stg11_stg11_update_0_write2_merged_banks_4_cache stg11_stg11_update_0_write2_merged_banks_4;
  stg11_stg11_update_0_write20_merged_banks_4_cache stg11_stg11_update_0_write20_merged_banks_4;
  stg11_stg11_update_0_write21_merged_banks_4_cache stg11_stg11_update_0_write21_merged_banks_4;
  stg11_stg11_update_0_write22_merged_banks_4_cache stg11_stg11_update_0_write22_merged_banks_4;
  stg11_stg11_update_0_write23_merged_banks_4_cache stg11_stg11_update_0_write23_merged_banks_4;
  stg11_stg11_update_0_write24_merged_banks_4_cache stg11_stg11_update_0_write24_merged_banks_4;
  stg11_stg11_update_0_write25_merged_banks_4_cache stg11_stg11_update_0_write25_merged_banks_4;
  stg11_stg11_update_0_write26_merged_banks_4_cache stg11_stg11_update_0_write26_merged_banks_4;
  stg11_stg11_update_0_write27_merged_banks_4_cache stg11_stg11_update_0_write27_merged_banks_4;
  stg11_stg11_update_0_write28_merged_banks_4_cache stg11_stg11_update_0_write28_merged_banks_4;
  stg11_stg11_update_0_write29_merged_banks_4_cache stg11_stg11_update_0_write29_merged_banks_4;
  stg11_stg11_update_0_write3_merged_banks_4_cache stg11_stg11_update_0_write3_merged_banks_4;
  stg11_stg11_update_0_write30_merged_banks_4_cache stg11_stg11_update_0_write30_merged_banks_4;
  stg11_stg11_update_0_write31_merged_banks_4_cache stg11_stg11_update_0_write31_merged_banks_4;
  stg11_stg11_update_0_write4_merged_banks_4_cache stg11_stg11_update_0_write4_merged_banks_4;
  stg11_stg11_update_0_write5_merged_banks_4_cache stg11_stg11_update_0_write5_merged_banks_4;
  stg11_stg11_update_0_write6_merged_banks_4_cache stg11_stg11_update_0_write6_merged_banks_4;
  stg11_stg11_update_0_write7_merged_banks_4_cache stg11_stg11_update_0_write7_merged_banks_4;
  stg11_stg11_update_0_write8_merged_banks_4_cache stg11_stg11_update_0_write8_merged_banks_4;
  stg11_stg11_update_0_write9_merged_banks_4_cache stg11_stg11_update_0_write9_merged_banks_4;
};



inline void stg11_stg11_update_0_write0_write(hw_uint<16>& stg11_stg11_update_0_write0, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write0_merged_banks_4.push(stg11_stg11_update_0_write0);
}

inline void stg11_stg11_update_0_write1_write(hw_uint<16>& stg11_stg11_update_0_write1, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write1_merged_banks_4.push(stg11_stg11_update_0_write1);
}

inline void stg11_stg11_update_0_write10_write(hw_uint<16>& stg11_stg11_update_0_write10, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write10_merged_banks_4.push(stg11_stg11_update_0_write10);
}

inline void stg11_stg11_update_0_write11_write(hw_uint<16>& stg11_stg11_update_0_write11, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write11_merged_banks_4.push(stg11_stg11_update_0_write11);
}

inline void stg11_stg11_update_0_write12_write(hw_uint<16>& stg11_stg11_update_0_write12, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write12_merged_banks_4.push(stg11_stg11_update_0_write12);
}

inline void stg11_stg11_update_0_write13_write(hw_uint<16>& stg11_stg11_update_0_write13, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write13_merged_banks_4.push(stg11_stg11_update_0_write13);
}

inline void stg11_stg11_update_0_write14_write(hw_uint<16>& stg11_stg11_update_0_write14, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write14_merged_banks_4.push(stg11_stg11_update_0_write14);
}

inline void stg11_stg11_update_0_write15_write(hw_uint<16>& stg11_stg11_update_0_write15, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write15_merged_banks_4.push(stg11_stg11_update_0_write15);
}

inline void stg11_stg11_update_0_write16_write(hw_uint<16>& stg11_stg11_update_0_write16, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write16_merged_banks_4.push(stg11_stg11_update_0_write16);
}

inline void stg11_stg11_update_0_write17_write(hw_uint<16>& stg11_stg11_update_0_write17, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write17_merged_banks_4.push(stg11_stg11_update_0_write17);
}

inline void stg11_stg11_update_0_write18_write(hw_uint<16>& stg11_stg11_update_0_write18, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write18_merged_banks_4.push(stg11_stg11_update_0_write18);
}

inline void stg11_stg11_update_0_write19_write(hw_uint<16>& stg11_stg11_update_0_write19, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write19_merged_banks_4.push(stg11_stg11_update_0_write19);
}

inline void stg11_stg11_update_0_write2_write(hw_uint<16>& stg11_stg11_update_0_write2, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write2_merged_banks_4.push(stg11_stg11_update_0_write2);
}

inline void stg11_stg11_update_0_write20_write(hw_uint<16>& stg11_stg11_update_0_write20, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write20_merged_banks_4.push(stg11_stg11_update_0_write20);
}

inline void stg11_stg11_update_0_write21_write(hw_uint<16>& stg11_stg11_update_0_write21, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write21_merged_banks_4.push(stg11_stg11_update_0_write21);
}

inline void stg11_stg11_update_0_write22_write(hw_uint<16>& stg11_stg11_update_0_write22, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write22_merged_banks_4.push(stg11_stg11_update_0_write22);
}

inline void stg11_stg11_update_0_write23_write(hw_uint<16>& stg11_stg11_update_0_write23, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write23_merged_banks_4.push(stg11_stg11_update_0_write23);
}

inline void stg11_stg11_update_0_write24_write(hw_uint<16>& stg11_stg11_update_0_write24, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write24_merged_banks_4.push(stg11_stg11_update_0_write24);
}

inline void stg11_stg11_update_0_write25_write(hw_uint<16>& stg11_stg11_update_0_write25, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write25_merged_banks_4.push(stg11_stg11_update_0_write25);
}

inline void stg11_stg11_update_0_write26_write(hw_uint<16>& stg11_stg11_update_0_write26, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write26_merged_banks_4.push(stg11_stg11_update_0_write26);
}

inline void stg11_stg11_update_0_write27_write(hw_uint<16>& stg11_stg11_update_0_write27, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write27_merged_banks_4.push(stg11_stg11_update_0_write27);
}

inline void stg11_stg11_update_0_write28_write(hw_uint<16>& stg11_stg11_update_0_write28, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write28_merged_banks_4.push(stg11_stg11_update_0_write28);
}

inline void stg11_stg11_update_0_write29_write(hw_uint<16>& stg11_stg11_update_0_write29, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write29_merged_banks_4.push(stg11_stg11_update_0_write29);
}

inline void stg11_stg11_update_0_write3_write(hw_uint<16>& stg11_stg11_update_0_write3, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write3_merged_banks_4.push(stg11_stg11_update_0_write3);
}

inline void stg11_stg11_update_0_write30_write(hw_uint<16>& stg11_stg11_update_0_write30, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write30_merged_banks_4.push(stg11_stg11_update_0_write30);
}

inline void stg11_stg11_update_0_write31_write(hw_uint<16>& stg11_stg11_update_0_write31, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write31_merged_banks_4.push(stg11_stg11_update_0_write31);
}

inline void stg11_stg11_update_0_write4_write(hw_uint<16>& stg11_stg11_update_0_write4, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write4_merged_banks_4.push(stg11_stg11_update_0_write4);
}

inline void stg11_stg11_update_0_write5_write(hw_uint<16>& stg11_stg11_update_0_write5, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write5_merged_banks_4.push(stg11_stg11_update_0_write5);
}

inline void stg11_stg11_update_0_write6_write(hw_uint<16>& stg11_stg11_update_0_write6, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write6_merged_banks_4.push(stg11_stg11_update_0_write6);
}

inline void stg11_stg11_update_0_write7_write(hw_uint<16>& stg11_stg11_update_0_write7, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write7_merged_banks_4.push(stg11_stg11_update_0_write7);
}

inline void stg11_stg11_update_0_write8_write(hw_uint<16>& stg11_stg11_update_0_write8, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write8_merged_banks_4.push(stg11_stg11_update_0_write8);
}

inline void stg11_stg11_update_0_write9_write(hw_uint<16>& stg11_stg11_update_0_write9, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  stg11.stg11_stg11_update_0_write9_merged_banks_4.push(stg11_stg11_update_0_write9);
}

inline hw_uint<16> stg12_rd0_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd0 read pattern: { stg12_update_0[d0, d1] -> stg11[-1 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write31 = stg11.stg11_stg11_update_0_write31_merged_banks_4.peek_78();
  return value_stg11_stg11_update_0_write31;
  return 0;
}

inline hw_uint<16> stg12_rd1_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd1 read pattern: { stg12_update_0[d0, d1] -> stg11[32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write0 = stg11.stg11_stg11_update_0_write0_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write0;
  return 0;
}

inline hw_uint<16> stg12_rd10_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd10 read pattern: { stg12_update_0[d0, d1] -> stg11[2 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write2 = stg11.stg11_stg11_update_0_write2_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write2;
  return 0;
}

inline hw_uint<16> stg12_rd100_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd100 read pattern: { stg12_update_0[d0, d1] -> stg11[24 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write24 = stg11.stg11_stg11_update_0_write24_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write24;
  return 0;
}

inline hw_uint<16> stg12_rd101_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd101 read pattern: { stg12_update_0[d0, d1] -> stg11[25 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write25 = stg11.stg11_stg11_update_0_write25_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write25;
  return 0;
}

inline hw_uint<16> stg12_rd102_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd102 read pattern: { stg12_update_0[d0, d1] -> stg11[25 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write25 = stg11.stg11_stg11_update_0_write25_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write25;
  return 0;
}

inline hw_uint<16> stg12_rd103_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd103 read pattern: { stg12_update_0[d0, d1] -> stg11[26 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write26 = stg11.stg11_stg11_update_0_write26_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write26;
  return 0;
}

inline hw_uint<16> stg12_rd104_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd104 read pattern: { stg12_update_0[d0, d1] -> stg11[25 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write25 = stg11.stg11_stg11_update_0_write25_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write25;
  return 0;
}

inline hw_uint<16> stg12_rd105_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd105 read pattern: { stg12_update_0[d0, d1] -> stg11[26 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write26 = stg11.stg11_stg11_update_0_write26_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write26;
  return 0;
}

inline hw_uint<16> stg12_rd106_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd106 read pattern: { stg12_update_0[d0, d1] -> stg11[26 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write26 = stg11.stg11_stg11_update_0_write26_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write26;
  return 0;
}

inline hw_uint<16> stg12_rd107_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd107 read pattern: { stg12_update_0[d0, d1] -> stg11[27 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write27 = stg11.stg11_stg11_update_0_write27_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write27;
  return 0;
}

inline hw_uint<16> stg12_rd108_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd108 read pattern: { stg12_update_0[d0, d1] -> stg11[26 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write26 = stg11.stg11_stg11_update_0_write26_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write26;
  return 0;
}

inline hw_uint<16> stg12_rd109_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd109 read pattern: { stg12_update_0[d0, d1] -> stg11[27 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write27 = stg11.stg11_stg11_update_0_write27_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write27;
  return 0;
}

inline hw_uint<16> stg12_rd11_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd11 read pattern: { stg12_update_0[d0, d1] -> stg11[3 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write3 = stg11.stg11_stg11_update_0_write3_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write3;
  return 0;
}

inline hw_uint<16> stg12_rd110_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd110 read pattern: { stg12_update_0[d0, d1] -> stg11[27 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write27 = stg11.stg11_stg11_update_0_write27_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write27;
  return 0;
}

inline hw_uint<16> stg12_rd111_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd111 read pattern: { stg12_update_0[d0, d1] -> stg11[28 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write28 = stg11.stg11_stg11_update_0_write28_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write28;
  return 0;
}

inline hw_uint<16> stg12_rd112_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd112 read pattern: { stg12_update_0[d0, d1] -> stg11[27 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write27 = stg11.stg11_stg11_update_0_write27_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write27;
  return 0;
}

inline hw_uint<16> stg12_rd113_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd113 read pattern: { stg12_update_0[d0, d1] -> stg11[28 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write28 = stg11.stg11_stg11_update_0_write28_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write28;
  return 0;
}

inline hw_uint<16> stg12_rd114_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd114 read pattern: { stg12_update_0[d0, d1] -> stg11[28 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write28 = stg11.stg11_stg11_update_0_write28_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write28;
  return 0;
}

inline hw_uint<16> stg12_rd115_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd115 read pattern: { stg12_update_0[d0, d1] -> stg11[29 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write29 = stg11.stg11_stg11_update_0_write29_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write29;
  return 0;
}

inline hw_uint<16> stg12_rd116_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd116 read pattern: { stg12_update_0[d0, d1] -> stg11[28 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write28 = stg11.stg11_stg11_update_0_write28_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write28;
  return 0;
}

inline hw_uint<16> stg12_rd117_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd117 read pattern: { stg12_update_0[d0, d1] -> stg11[29 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write29 = stg11.stg11_stg11_update_0_write29_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write29;
  return 0;
}

inline hw_uint<16> stg12_rd118_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd118 read pattern: { stg12_update_0[d0, d1] -> stg11[29 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write29 = stg11.stg11_stg11_update_0_write29_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write29;
  return 0;
}

inline hw_uint<16> stg12_rd119_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd119 read pattern: { stg12_update_0[d0, d1] -> stg11[30 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write30 = stg11.stg11_stg11_update_0_write30_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write30;
  return 0;
}

inline hw_uint<16> stg12_rd12_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd12 read pattern: { stg12_update_0[d0, d1] -> stg11[2 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write2 = stg11.stg11_stg11_update_0_write2_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write2;
  return 0;
}

inline hw_uint<16> stg12_rd120_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd120 read pattern: { stg12_update_0[d0, d1] -> stg11[29 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write29 = stg11.stg11_stg11_update_0_write29_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write29;
  return 0;
}

inline hw_uint<16> stg12_rd121_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd121 read pattern: { stg12_update_0[d0, d1] -> stg11[30 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write30 = stg11.stg11_stg11_update_0_write30_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write30;
  return 0;
}

inline hw_uint<16> stg12_rd122_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd122 read pattern: { stg12_update_0[d0, d1] -> stg11[30 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write30 = stg11.stg11_stg11_update_0_write30_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write30;
  return 0;
}

inline hw_uint<16> stg12_rd123_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd123 read pattern: { stg12_update_0[d0, d1] -> stg11[31 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write31 = stg11.stg11_stg11_update_0_write31_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write31;
  return 0;
}

inline hw_uint<16> stg12_rd124_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd124 read pattern: { stg12_update_0[d0, d1] -> stg11[30 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write30 = stg11.stg11_stg11_update_0_write30_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write30;
  return 0;
}

inline hw_uint<16> stg12_rd125_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd125 read pattern: { stg12_update_0[d0, d1] -> stg11[31 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write31 = stg11.stg11_stg11_update_0_write31_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write31;
  return 0;
}

inline hw_uint<16> stg12_rd126_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd126 read pattern: { stg12_update_0[d0, d1] -> stg11[31 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write31 = stg11.stg11_stg11_update_0_write31_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write31;
  return 0;
}

inline hw_uint<16> stg12_rd127_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd127 read pattern: { stg12_update_0[d0, d1] -> stg11[32 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write0 = stg11.stg11_stg11_update_0_write0_merged_banks_4.peek_76();
  return value_stg11_stg11_update_0_write0;
  return 0;
}

inline hw_uint<16> stg12_rd13_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd13 read pattern: { stg12_update_0[d0, d1] -> stg11[3 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write3 = stg11.stg11_stg11_update_0_write3_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write3;
  return 0;
}

inline hw_uint<16> stg12_rd14_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd14 read pattern: { stg12_update_0[d0, d1] -> stg11[3 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write3 = stg11.stg11_stg11_update_0_write3_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write3;
  return 0;
}

inline hw_uint<16> stg12_rd15_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd15 read pattern: { stg12_update_0[d0, d1] -> stg11[4 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write4 = stg11.stg11_stg11_update_0_write4_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write4;
  return 0;
}

inline hw_uint<16> stg12_rd16_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd16 read pattern: { stg12_update_0[d0, d1] -> stg11[3 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write3 = stg11.stg11_stg11_update_0_write3_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write3;
  return 0;
}

inline hw_uint<16> stg12_rd17_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd17 read pattern: { stg12_update_0[d0, d1] -> stg11[4 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write4 = stg11.stg11_stg11_update_0_write4_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write4;
  return 0;
}

inline hw_uint<16> stg12_rd18_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd18 read pattern: { stg12_update_0[d0, d1] -> stg11[4 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write4 = stg11.stg11_stg11_update_0_write4_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write4;
  return 0;
}

inline hw_uint<16> stg12_rd19_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd19 read pattern: { stg12_update_0[d0, d1] -> stg11[5 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write5 = stg11.stg11_stg11_update_0_write5_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write5;
  return 0;
}

inline hw_uint<16> stg12_rd2_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd2 read pattern: { stg12_update_0[d0, d1] -> stg11[32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write0 = stg11.stg11_stg11_update_0_write0_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write0;
  return 0;
}

inline hw_uint<16> stg12_rd20_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd20 read pattern: { stg12_update_0[d0, d1] -> stg11[4 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write4 = stg11.stg11_stg11_update_0_write4_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write4;
  return 0;
}

inline hw_uint<16> stg12_rd21_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd21 read pattern: { stg12_update_0[d0, d1] -> stg11[5 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write5 = stg11.stg11_stg11_update_0_write5_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write5;
  return 0;
}

inline hw_uint<16> stg12_rd22_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd22 read pattern: { stg12_update_0[d0, d1] -> stg11[5 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write5 = stg11.stg11_stg11_update_0_write5_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write5;
  return 0;
}

inline hw_uint<16> stg12_rd23_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd23 read pattern: { stg12_update_0[d0, d1] -> stg11[6 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write6 = stg11.stg11_stg11_update_0_write6_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write6;
  return 0;
}

inline hw_uint<16> stg12_rd24_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd24 read pattern: { stg12_update_0[d0, d1] -> stg11[5 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write5 = stg11.stg11_stg11_update_0_write5_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write5;
  return 0;
}

inline hw_uint<16> stg12_rd25_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd25 read pattern: { stg12_update_0[d0, d1] -> stg11[6 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write6 = stg11.stg11_stg11_update_0_write6_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write6;
  return 0;
}

inline hw_uint<16> stg12_rd26_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd26 read pattern: { stg12_update_0[d0, d1] -> stg11[6 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write6 = stg11.stg11_stg11_update_0_write6_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write6;
  return 0;
}

inline hw_uint<16> stg12_rd27_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd27 read pattern: { stg12_update_0[d0, d1] -> stg11[7 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write7 = stg11.stg11_stg11_update_0_write7_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write7;
  return 0;
}

inline hw_uint<16> stg12_rd28_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd28 read pattern: { stg12_update_0[d0, d1] -> stg11[6 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write6 = stg11.stg11_stg11_update_0_write6_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write6;
  return 0;
}

inline hw_uint<16> stg12_rd29_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd29 read pattern: { stg12_update_0[d0, d1] -> stg11[7 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write7 = stg11.stg11_stg11_update_0_write7_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write7;
  return 0;
}

inline hw_uint<16> stg12_rd3_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd3 read pattern: { stg12_update_0[d0, d1] -> stg11[1 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write1 = stg11.stg11_stg11_update_0_write1_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write1;
  return 0;
}

inline hw_uint<16> stg12_rd30_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd30 read pattern: { stg12_update_0[d0, d1] -> stg11[7 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write7 = stg11.stg11_stg11_update_0_write7_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write7;
  return 0;
}

inline hw_uint<16> stg12_rd31_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd31 read pattern: { stg12_update_0[d0, d1] -> stg11[8 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write8 = stg11.stg11_stg11_update_0_write8_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write8;
  return 0;
}

inline hw_uint<16> stg12_rd32_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd32 read pattern: { stg12_update_0[d0, d1] -> stg11[7 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write7 = stg11.stg11_stg11_update_0_write7_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write7;
  return 0;
}

inline hw_uint<16> stg12_rd33_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd33 read pattern: { stg12_update_0[d0, d1] -> stg11[8 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write8 = stg11.stg11_stg11_update_0_write8_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write8;
  return 0;
}

inline hw_uint<16> stg12_rd34_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd34 read pattern: { stg12_update_0[d0, d1] -> stg11[8 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write8 = stg11.stg11_stg11_update_0_write8_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write8;
  return 0;
}

inline hw_uint<16> stg12_rd35_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd35 read pattern: { stg12_update_0[d0, d1] -> stg11[9 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write9 = stg11.stg11_stg11_update_0_write9_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write9;
  return 0;
}

inline hw_uint<16> stg12_rd36_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd36 read pattern: { stg12_update_0[d0, d1] -> stg11[8 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write8 = stg11.stg11_stg11_update_0_write8_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write8;
  return 0;
}

inline hw_uint<16> stg12_rd37_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd37 read pattern: { stg12_update_0[d0, d1] -> stg11[9 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write9 = stg11.stg11_stg11_update_0_write9_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write9;
  return 0;
}

inline hw_uint<16> stg12_rd38_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd38 read pattern: { stg12_update_0[d0, d1] -> stg11[9 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write9 = stg11.stg11_stg11_update_0_write9_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write9;
  return 0;
}

inline hw_uint<16> stg12_rd39_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd39 read pattern: { stg12_update_0[d0, d1] -> stg11[10 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write10 = stg11.stg11_stg11_update_0_write10_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write10;
  return 0;
}

inline hw_uint<16> stg12_rd4_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd4 read pattern: { stg12_update_0[d0, d1] -> stg11[32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write0 = stg11.stg11_stg11_update_0_write0_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write0;
  return 0;
}

inline hw_uint<16> stg12_rd40_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd40 read pattern: { stg12_update_0[d0, d1] -> stg11[9 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write9 = stg11.stg11_stg11_update_0_write9_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write9;
  return 0;
}

inline hw_uint<16> stg12_rd41_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd41 read pattern: { stg12_update_0[d0, d1] -> stg11[10 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write10 = stg11.stg11_stg11_update_0_write10_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write10;
  return 0;
}

inline hw_uint<16> stg12_rd42_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd42 read pattern: { stg12_update_0[d0, d1] -> stg11[10 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write10 = stg11.stg11_stg11_update_0_write10_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write10;
  return 0;
}

inline hw_uint<16> stg12_rd43_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd43 read pattern: { stg12_update_0[d0, d1] -> stg11[11 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write11 = stg11.stg11_stg11_update_0_write11_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write11;
  return 0;
}

inline hw_uint<16> stg12_rd44_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd44 read pattern: { stg12_update_0[d0, d1] -> stg11[10 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write10 = stg11.stg11_stg11_update_0_write10_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write10;
  return 0;
}

inline hw_uint<16> stg12_rd45_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd45 read pattern: { stg12_update_0[d0, d1] -> stg11[11 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write11 = stg11.stg11_stg11_update_0_write11_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write11;
  return 0;
}

inline hw_uint<16> stg12_rd46_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd46 read pattern: { stg12_update_0[d0, d1] -> stg11[11 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write11 = stg11.stg11_stg11_update_0_write11_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write11;
  return 0;
}

inline hw_uint<16> stg12_rd47_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd47 read pattern: { stg12_update_0[d0, d1] -> stg11[12 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write12 = stg11.stg11_stg11_update_0_write12_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write12;
  return 0;
}

inline hw_uint<16> stg12_rd48_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd48 read pattern: { stg12_update_0[d0, d1] -> stg11[11 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write11 = stg11.stg11_stg11_update_0_write11_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write11;
  return 0;
}

inline hw_uint<16> stg12_rd49_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd49 read pattern: { stg12_update_0[d0, d1] -> stg11[12 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write12 = stg11.stg11_stg11_update_0_write12_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write12;
  return 0;
}

inline hw_uint<16> stg12_rd5_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd5 read pattern: { stg12_update_0[d0, d1] -> stg11[1 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write1 = stg11.stg11_stg11_update_0_write1_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write1;
  return 0;
}

inline hw_uint<16> stg12_rd50_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd50 read pattern: { stg12_update_0[d0, d1] -> stg11[12 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write12 = stg11.stg11_stg11_update_0_write12_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write12;
  return 0;
}

inline hw_uint<16> stg12_rd51_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd51 read pattern: { stg12_update_0[d0, d1] -> stg11[13 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write13 = stg11.stg11_stg11_update_0_write13_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write13;
  return 0;
}

inline hw_uint<16> stg12_rd52_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd52 read pattern: { stg12_update_0[d0, d1] -> stg11[12 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write12 = stg11.stg11_stg11_update_0_write12_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write12;
  return 0;
}

inline hw_uint<16> stg12_rd53_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd53 read pattern: { stg12_update_0[d0, d1] -> stg11[13 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write13 = stg11.stg11_stg11_update_0_write13_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write13;
  return 0;
}

inline hw_uint<16> stg12_rd54_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd54 read pattern: { stg12_update_0[d0, d1] -> stg11[13 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write13 = stg11.stg11_stg11_update_0_write13_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write13;
  return 0;
}

inline hw_uint<16> stg12_rd55_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd55 read pattern: { stg12_update_0[d0, d1] -> stg11[14 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write14 = stg11.stg11_stg11_update_0_write14_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write14;
  return 0;
}

inline hw_uint<16> stg12_rd56_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd56 read pattern: { stg12_update_0[d0, d1] -> stg11[13 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write13 = stg11.stg11_stg11_update_0_write13_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write13;
  return 0;
}

inline hw_uint<16> stg12_rd57_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd57 read pattern: { stg12_update_0[d0, d1] -> stg11[14 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write14 = stg11.stg11_stg11_update_0_write14_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write14;
  return 0;
}

inline hw_uint<16> stg12_rd58_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd58 read pattern: { stg12_update_0[d0, d1] -> stg11[14 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write14 = stg11.stg11_stg11_update_0_write14_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write14;
  return 0;
}

inline hw_uint<16> stg12_rd59_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd59 read pattern: { stg12_update_0[d0, d1] -> stg11[15 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write15 = stg11.stg11_stg11_update_0_write15_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write15;
  return 0;
}

inline hw_uint<16> stg12_rd6_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd6 read pattern: { stg12_update_0[d0, d1] -> stg11[1 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write1 = stg11.stg11_stg11_update_0_write1_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write1;
  return 0;
}

inline hw_uint<16> stg12_rd60_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd60 read pattern: { stg12_update_0[d0, d1] -> stg11[14 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write14 = stg11.stg11_stg11_update_0_write14_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write14;
  return 0;
}

inline hw_uint<16> stg12_rd61_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd61 read pattern: { stg12_update_0[d0, d1] -> stg11[15 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write15 = stg11.stg11_stg11_update_0_write15_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write15;
  return 0;
}

inline hw_uint<16> stg12_rd62_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd62 read pattern: { stg12_update_0[d0, d1] -> stg11[15 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write15 = stg11.stg11_stg11_update_0_write15_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write15;
  return 0;
}

inline hw_uint<16> stg12_rd63_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd63 read pattern: { stg12_update_0[d0, d1] -> stg11[16 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write16 = stg11.stg11_stg11_update_0_write16_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write16;
  return 0;
}

inline hw_uint<16> stg12_rd64_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd64 read pattern: { stg12_update_0[d0, d1] -> stg11[15 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write15 = stg11.stg11_stg11_update_0_write15_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write15;
  return 0;
}

inline hw_uint<16> stg12_rd65_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd65 read pattern: { stg12_update_0[d0, d1] -> stg11[16 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write16 = stg11.stg11_stg11_update_0_write16_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write16;
  return 0;
}

inline hw_uint<16> stg12_rd66_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd66 read pattern: { stg12_update_0[d0, d1] -> stg11[16 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write16 = stg11.stg11_stg11_update_0_write16_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write16;
  return 0;
}

inline hw_uint<16> stg12_rd67_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd67 read pattern: { stg12_update_0[d0, d1] -> stg11[17 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write17 = stg11.stg11_stg11_update_0_write17_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write17;
  return 0;
}

inline hw_uint<16> stg12_rd68_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd68 read pattern: { stg12_update_0[d0, d1] -> stg11[16 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write16 = stg11.stg11_stg11_update_0_write16_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write16;
  return 0;
}

inline hw_uint<16> stg12_rd69_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd69 read pattern: { stg12_update_0[d0, d1] -> stg11[17 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write17 = stg11.stg11_stg11_update_0_write17_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write17;
  return 0;
}

inline hw_uint<16> stg12_rd7_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd7 read pattern: { stg12_update_0[d0, d1] -> stg11[2 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write2 = stg11.stg11_stg11_update_0_write2_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write2;
  return 0;
}

inline hw_uint<16> stg12_rd70_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd70 read pattern: { stg12_update_0[d0, d1] -> stg11[17 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write17 = stg11.stg11_stg11_update_0_write17_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write17;
  return 0;
}

inline hw_uint<16> stg12_rd71_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd71 read pattern: { stg12_update_0[d0, d1] -> stg11[18 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write18 = stg11.stg11_stg11_update_0_write18_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write18;
  return 0;
}

inline hw_uint<16> stg12_rd72_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd72 read pattern: { stg12_update_0[d0, d1] -> stg11[17 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write17 = stg11.stg11_stg11_update_0_write17_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write17;
  return 0;
}

inline hw_uint<16> stg12_rd73_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd73 read pattern: { stg12_update_0[d0, d1] -> stg11[18 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write18 = stg11.stg11_stg11_update_0_write18_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write18;
  return 0;
}

inline hw_uint<16> stg12_rd74_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd74 read pattern: { stg12_update_0[d0, d1] -> stg11[18 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write18 = stg11.stg11_stg11_update_0_write18_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write18;
  return 0;
}

inline hw_uint<16> stg12_rd75_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd75 read pattern: { stg12_update_0[d0, d1] -> stg11[19 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write19 = stg11.stg11_stg11_update_0_write19_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write19;
  return 0;
}

inline hw_uint<16> stg12_rd76_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd76 read pattern: { stg12_update_0[d0, d1] -> stg11[18 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write18 = stg11.stg11_stg11_update_0_write18_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write18;
  return 0;
}

inline hw_uint<16> stg12_rd77_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd77 read pattern: { stg12_update_0[d0, d1] -> stg11[19 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write19 = stg11.stg11_stg11_update_0_write19_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write19;
  return 0;
}

inline hw_uint<16> stg12_rd78_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd78 read pattern: { stg12_update_0[d0, d1] -> stg11[19 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write19 = stg11.stg11_stg11_update_0_write19_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write19;
  return 0;
}

inline hw_uint<16> stg12_rd79_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd79 read pattern: { stg12_update_0[d0, d1] -> stg11[20 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write20 = stg11.stg11_stg11_update_0_write20_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write20;
  return 0;
}

inline hw_uint<16> stg12_rd8_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd8 read pattern: { stg12_update_0[d0, d1] -> stg11[1 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write1 = stg11.stg11_stg11_update_0_write1_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write1;
  return 0;
}

inline hw_uint<16> stg12_rd80_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd80 read pattern: { stg12_update_0[d0, d1] -> stg11[19 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write19 = stg11.stg11_stg11_update_0_write19_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write19;
  return 0;
}

inline hw_uint<16> stg12_rd81_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd81 read pattern: { stg12_update_0[d0, d1] -> stg11[20 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write20 = stg11.stg11_stg11_update_0_write20_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write20;
  return 0;
}

inline hw_uint<16> stg12_rd82_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd82 read pattern: { stg12_update_0[d0, d1] -> stg11[20 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write20 = stg11.stg11_stg11_update_0_write20_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write20;
  return 0;
}

inline hw_uint<16> stg12_rd83_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd83 read pattern: { stg12_update_0[d0, d1] -> stg11[21 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write21 = stg11.stg11_stg11_update_0_write21_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write21;
  return 0;
}

inline hw_uint<16> stg12_rd84_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd84 read pattern: { stg12_update_0[d0, d1] -> stg11[20 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write20 = stg11.stg11_stg11_update_0_write20_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write20;
  return 0;
}

inline hw_uint<16> stg12_rd85_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd85 read pattern: { stg12_update_0[d0, d1] -> stg11[21 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write21 = stg11.stg11_stg11_update_0_write21_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write21;
  return 0;
}

inline hw_uint<16> stg12_rd86_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd86 read pattern: { stg12_update_0[d0, d1] -> stg11[21 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write21 = stg11.stg11_stg11_update_0_write21_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write21;
  return 0;
}

inline hw_uint<16> stg12_rd87_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd87 read pattern: { stg12_update_0[d0, d1] -> stg11[22 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write22 = stg11.stg11_stg11_update_0_write22_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write22;
  return 0;
}

inline hw_uint<16> stg12_rd88_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd88 read pattern: { stg12_update_0[d0, d1] -> stg11[21 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write21 = stg11.stg11_stg11_update_0_write21_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write21;
  return 0;
}

inline hw_uint<16> stg12_rd89_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd89 read pattern: { stg12_update_0[d0, d1] -> stg11[22 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write22 = stg11.stg11_stg11_update_0_write22_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write22;
  return 0;
}

inline hw_uint<16> stg12_rd9_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd9 read pattern: { stg12_update_0[d0, d1] -> stg11[2 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write2 = stg11.stg11_stg11_update_0_write2_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write2;
  return 0;
}

inline hw_uint<16> stg12_rd90_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd90 read pattern: { stg12_update_0[d0, d1] -> stg11[22 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write22 = stg11.stg11_stg11_update_0_write22_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write22;
  return 0;
}

inline hw_uint<16> stg12_rd91_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd91 read pattern: { stg12_update_0[d0, d1] -> stg11[23 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write23 = stg11.stg11_stg11_update_0_write23_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write23;
  return 0;
}

inline hw_uint<16> stg12_rd92_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd92 read pattern: { stg12_update_0[d0, d1] -> stg11[22 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write22 = stg11.stg11_stg11_update_0_write22_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write22;
  return 0;
}

inline hw_uint<16> stg12_rd93_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd93 read pattern: { stg12_update_0[d0, d1] -> stg11[23 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write23 = stg11.stg11_stg11_update_0_write23_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write23;
  return 0;
}

inline hw_uint<16> stg12_rd94_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd94 read pattern: { stg12_update_0[d0, d1] -> stg11[23 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write23 = stg11.stg11_stg11_update_0_write23_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write23;
  return 0;
}

inline hw_uint<16> stg12_rd95_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd95 read pattern: { stg12_update_0[d0, d1] -> stg11[24 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write24 = stg11.stg11_stg11_update_0_write24_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write24;
  return 0;
}

inline hw_uint<16> stg12_rd96_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd96 read pattern: { stg12_update_0[d0, d1] -> stg11[23 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write23 = stg11.stg11_stg11_update_0_write23_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write23;
  return 0;
}

inline hw_uint<16> stg12_rd97_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd97 read pattern: { stg12_update_0[d0, d1] -> stg11[24 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write24 = stg11.stg11_stg11_update_0_write24_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write24;
  return 0;
}

inline hw_uint<16> stg12_rd98_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd98 read pattern: { stg12_update_0[d0, d1] -> stg11[24 + 32d0, 1 + d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write24 = stg11.stg11_stg11_update_0_write24_merged_banks_4.peek_1();
  return value_stg11_stg11_update_0_write24;
  return 0;
}

inline hw_uint<16> stg12_rd99_select(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_rd99 read pattern: { stg12_update_0[d0, d1] -> stg11[25 + 32d0, d1] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Read schedule : { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  // Write schedule: { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
  auto value_stg11_stg11_update_0_write25 = stg11.stg11_stg11_update_0_write25_merged_banks_4.peek_77();
  return value_stg11_stg11_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg11_update_0_write
//	stg11_stg11_update_0_write0
//	stg11_stg11_update_0_write1
//	stg11_stg11_update_0_write2
//	stg11_stg11_update_0_write3
//	stg11_stg11_update_0_write4
//	stg11_stg11_update_0_write5
//	stg11_stg11_update_0_write6
//	stg11_stg11_update_0_write7
//	stg11_stg11_update_0_write8
//	stg11_stg11_update_0_write9
//	stg11_stg11_update_0_write10
//	stg11_stg11_update_0_write11
//	stg11_stg11_update_0_write12
//	stg11_stg11_update_0_write13
//	stg11_stg11_update_0_write14
//	stg11_stg11_update_0_write15
//	stg11_stg11_update_0_write16
//	stg11_stg11_update_0_write17
//	stg11_stg11_update_0_write18
//	stg11_stg11_update_0_write19
//	stg11_stg11_update_0_write20
//	stg11_stg11_update_0_write21
//	stg11_stg11_update_0_write22
//	stg11_stg11_update_0_write23
//	stg11_stg11_update_0_write24
//	stg11_stg11_update_0_write25
//	stg11_stg11_update_0_write26
//	stg11_stg11_update_0_write27
//	stg11_stg11_update_0_write28
//	stg11_stg11_update_0_write29
//	stg11_stg11_update_0_write30
//	stg11_stg11_update_0_write31
inline void stg11_stg11_update_0_write_bundle_write(hw_uint<512>& stg11_update_0_write, stg11_cache& stg11, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg11_stg11_update_0_write0_res = stg11_update_0_write.extract<0, 15>();
	stg11_stg11_update_0_write0_write(stg11_stg11_update_0_write0_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write1_res = stg11_update_0_write.extract<16, 31>();
	stg11_stg11_update_0_write1_write(stg11_stg11_update_0_write1_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write2_res = stg11_update_0_write.extract<32, 47>();
	stg11_stg11_update_0_write2_write(stg11_stg11_update_0_write2_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write3_res = stg11_update_0_write.extract<48, 63>();
	stg11_stg11_update_0_write3_write(stg11_stg11_update_0_write3_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write4_res = stg11_update_0_write.extract<64, 79>();
	stg11_stg11_update_0_write4_write(stg11_stg11_update_0_write4_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write5_res = stg11_update_0_write.extract<80, 95>();
	stg11_stg11_update_0_write5_write(stg11_stg11_update_0_write5_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write6_res = stg11_update_0_write.extract<96, 111>();
	stg11_stg11_update_0_write6_write(stg11_stg11_update_0_write6_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write7_res = stg11_update_0_write.extract<112, 127>();
	stg11_stg11_update_0_write7_write(stg11_stg11_update_0_write7_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write8_res = stg11_update_0_write.extract<128, 143>();
	stg11_stg11_update_0_write8_write(stg11_stg11_update_0_write8_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write9_res = stg11_update_0_write.extract<144, 159>();
	stg11_stg11_update_0_write9_write(stg11_stg11_update_0_write9_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write10_res = stg11_update_0_write.extract<160, 175>();
	stg11_stg11_update_0_write10_write(stg11_stg11_update_0_write10_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write11_res = stg11_update_0_write.extract<176, 191>();
	stg11_stg11_update_0_write11_write(stg11_stg11_update_0_write11_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write12_res = stg11_update_0_write.extract<192, 207>();
	stg11_stg11_update_0_write12_write(stg11_stg11_update_0_write12_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write13_res = stg11_update_0_write.extract<208, 223>();
	stg11_stg11_update_0_write13_write(stg11_stg11_update_0_write13_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write14_res = stg11_update_0_write.extract<224, 239>();
	stg11_stg11_update_0_write14_write(stg11_stg11_update_0_write14_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write15_res = stg11_update_0_write.extract<240, 255>();
	stg11_stg11_update_0_write15_write(stg11_stg11_update_0_write15_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write16_res = stg11_update_0_write.extract<256, 271>();
	stg11_stg11_update_0_write16_write(stg11_stg11_update_0_write16_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write17_res = stg11_update_0_write.extract<272, 287>();
	stg11_stg11_update_0_write17_write(stg11_stg11_update_0_write17_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write18_res = stg11_update_0_write.extract<288, 303>();
	stg11_stg11_update_0_write18_write(stg11_stg11_update_0_write18_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write19_res = stg11_update_0_write.extract<304, 319>();
	stg11_stg11_update_0_write19_write(stg11_stg11_update_0_write19_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write20_res = stg11_update_0_write.extract<320, 335>();
	stg11_stg11_update_0_write20_write(stg11_stg11_update_0_write20_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write21_res = stg11_update_0_write.extract<336, 351>();
	stg11_stg11_update_0_write21_write(stg11_stg11_update_0_write21_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write22_res = stg11_update_0_write.extract<352, 367>();
	stg11_stg11_update_0_write22_write(stg11_stg11_update_0_write22_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write23_res = stg11_update_0_write.extract<368, 383>();
	stg11_stg11_update_0_write23_write(stg11_stg11_update_0_write23_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write24_res = stg11_update_0_write.extract<384, 399>();
	stg11_stg11_update_0_write24_write(stg11_stg11_update_0_write24_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write25_res = stg11_update_0_write.extract<400, 415>();
	stg11_stg11_update_0_write25_write(stg11_stg11_update_0_write25_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write26_res = stg11_update_0_write.extract<416, 431>();
	stg11_stg11_update_0_write26_write(stg11_stg11_update_0_write26_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write27_res = stg11_update_0_write.extract<432, 447>();
	stg11_stg11_update_0_write27_write(stg11_stg11_update_0_write27_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write28_res = stg11_update_0_write.extract<448, 463>();
	stg11_stg11_update_0_write28_write(stg11_stg11_update_0_write28_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write29_res = stg11_update_0_write.extract<464, 479>();
	stg11_stg11_update_0_write29_write(stg11_stg11_update_0_write29_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write30_res = stg11_update_0_write.extract<480, 495>();
	stg11_stg11_update_0_write30_write(stg11_stg11_update_0_write30_res, stg11, d0, d1, dynamic_address);
	hw_uint<16> stg11_stg11_update_0_write31_res = stg11_update_0_write.extract<496, 511>();
	stg11_stg11_update_0_write31_write(stg11_stg11_update_0_write31_res, stg11, d0, d1, dynamic_address);
}

// stg12_update_0_read
//	stg12_rd0
//	stg12_rd1
//	stg12_rd2
//	stg12_rd3
//	stg12_rd4
//	stg12_rd5
//	stg12_rd6
//	stg12_rd7
//	stg12_rd8
//	stg12_rd9
//	stg12_rd10
//	stg12_rd11
//	stg12_rd12
//	stg12_rd13
//	stg12_rd14
//	stg12_rd15
//	stg12_rd16
//	stg12_rd17
//	stg12_rd18
//	stg12_rd19
//	stg12_rd20
//	stg12_rd21
//	stg12_rd22
//	stg12_rd23
//	stg12_rd24
//	stg12_rd25
//	stg12_rd26
//	stg12_rd27
//	stg12_rd28
//	stg12_rd29
//	stg12_rd30
//	stg12_rd31
//	stg12_rd32
//	stg12_rd33
//	stg12_rd34
//	stg12_rd35
//	stg12_rd36
//	stg12_rd37
//	stg12_rd38
//	stg12_rd39
//	stg12_rd40
//	stg12_rd41
//	stg12_rd42
//	stg12_rd43
//	stg12_rd44
//	stg12_rd45
//	stg12_rd46
//	stg12_rd47
//	stg12_rd48
//	stg12_rd49
//	stg12_rd50
//	stg12_rd51
//	stg12_rd52
//	stg12_rd53
//	stg12_rd54
//	stg12_rd55
//	stg12_rd56
//	stg12_rd57
//	stg12_rd58
//	stg12_rd59
//	stg12_rd60
//	stg12_rd61
//	stg12_rd62
//	stg12_rd63
//	stg12_rd64
//	stg12_rd65
//	stg12_rd66
//	stg12_rd67
//	stg12_rd68
//	stg12_rd69
//	stg12_rd70
//	stg12_rd71
//	stg12_rd72
//	stg12_rd73
//	stg12_rd74
//	stg12_rd75
//	stg12_rd76
//	stg12_rd77
//	stg12_rd78
//	stg12_rd79
//	stg12_rd80
//	stg12_rd81
//	stg12_rd82
//	stg12_rd83
//	stg12_rd84
//	stg12_rd85
//	stg12_rd86
//	stg12_rd87
//	stg12_rd88
//	stg12_rd89
//	stg12_rd90
//	stg12_rd91
//	stg12_rd92
//	stg12_rd93
//	stg12_rd94
//	stg12_rd95
//	stg12_rd96
//	stg12_rd97
//	stg12_rd98
//	stg12_rd99
//	stg12_rd100
//	stg12_rd101
//	stg12_rd102
//	stg12_rd103
//	stg12_rd104
//	stg12_rd105
//	stg12_rd106
//	stg12_rd107
//	stg12_rd108
//	stg12_rd109
//	stg12_rd110
//	stg12_rd111
//	stg12_rd112
//	stg12_rd113
//	stg12_rd114
//	stg12_rd115
//	stg12_rd116
//	stg12_rd117
//	stg12_rd118
//	stg12_rd119
//	stg12_rd120
//	stg12_rd121
//	stg12_rd122
//	stg12_rd123
//	stg12_rd124
//	stg12_rd125
//	stg12_rd126
//	stg12_rd127
inline hw_uint<2048> stg11_stg12_update_0_read_bundle_read(stg11_cache& stg11, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg12_rd0
    // stg12_rd1
    // stg12_rd2
    // stg12_rd3
    // stg12_rd4
    // stg12_rd5
    // stg12_rd6
    // stg12_rd7
    // stg12_rd8
    // stg12_rd9
    // stg12_rd10
    // stg12_rd11
    // stg12_rd12
    // stg12_rd13
    // stg12_rd14
    // stg12_rd15
    // stg12_rd16
    // stg12_rd17
    // stg12_rd18
    // stg12_rd19
    // stg12_rd20
    // stg12_rd21
    // stg12_rd22
    // stg12_rd23
    // stg12_rd24
    // stg12_rd25
    // stg12_rd26
    // stg12_rd27
    // stg12_rd28
    // stg12_rd29
    // stg12_rd30
    // stg12_rd31
    // stg12_rd32
    // stg12_rd33
    // stg12_rd34
    // stg12_rd35
    // stg12_rd36
    // stg12_rd37
    // stg12_rd38
    // stg12_rd39
    // stg12_rd40
    // stg12_rd41
    // stg12_rd42
    // stg12_rd43
    // stg12_rd44
    // stg12_rd45
    // stg12_rd46
    // stg12_rd47
    // stg12_rd48
    // stg12_rd49
    // stg12_rd50
    // stg12_rd51
    // stg12_rd52
    // stg12_rd53
    // stg12_rd54
    // stg12_rd55
    // stg12_rd56
    // stg12_rd57
    // stg12_rd58
    // stg12_rd59
    // stg12_rd60
    // stg12_rd61
    // stg12_rd62
    // stg12_rd63
    // stg12_rd64
    // stg12_rd65
    // stg12_rd66
    // stg12_rd67
    // stg12_rd68
    // stg12_rd69
    // stg12_rd70
    // stg12_rd71
    // stg12_rd72
    // stg12_rd73
    // stg12_rd74
    // stg12_rd75
    // stg12_rd76
    // stg12_rd77
    // stg12_rd78
    // stg12_rd79
    // stg12_rd80
    // stg12_rd81
    // stg12_rd82
    // stg12_rd83
    // stg12_rd84
    // stg12_rd85
    // stg12_rd86
    // stg12_rd87
    // stg12_rd88
    // stg12_rd89
    // stg12_rd90
    // stg12_rd91
    // stg12_rd92
    // stg12_rd93
    // stg12_rd94
    // stg12_rd95
    // stg12_rd96
    // stg12_rd97
    // stg12_rd98
    // stg12_rd99
    // stg12_rd100
    // stg12_rd101
    // stg12_rd102
    // stg12_rd103
    // stg12_rd104
    // stg12_rd105
    // stg12_rd106
    // stg12_rd107
    // stg12_rd108
    // stg12_rd109
    // stg12_rd110
    // stg12_rd111
    // stg12_rd112
    // stg12_rd113
    // stg12_rd114
    // stg12_rd115
    // stg12_rd116
    // stg12_rd117
    // stg12_rd118
    // stg12_rd119
    // stg12_rd120
    // stg12_rd121
    // stg12_rd122
    // stg12_rd123
    // stg12_rd124
    // stg12_rd125
    // stg12_rd126
    // stg12_rd127

	hw_uint<2048> result;
	hw_uint<16> stg12_rd0_res = stg12_rd0_select(stg11, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg12_rd0_res);
	hw_uint<16> stg12_rd1_res = stg12_rd1_select(stg11, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg12_rd1_res);
	hw_uint<16> stg12_rd2_res = stg12_rd2_select(stg11, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg12_rd2_res);
	hw_uint<16> stg12_rd3_res = stg12_rd3_select(stg11, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg12_rd3_res);
	hw_uint<16> stg12_rd4_res = stg12_rd4_select(stg11, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg12_rd4_res);
	hw_uint<16> stg12_rd5_res = stg12_rd5_select(stg11, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg12_rd5_res);
	hw_uint<16> stg12_rd6_res = stg12_rd6_select(stg11, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg12_rd6_res);
	hw_uint<16> stg12_rd7_res = stg12_rd7_select(stg11, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg12_rd7_res);
	hw_uint<16> stg12_rd8_res = stg12_rd8_select(stg11, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg12_rd8_res);
	hw_uint<16> stg12_rd9_res = stg12_rd9_select(stg11, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg12_rd9_res);
	hw_uint<16> stg12_rd10_res = stg12_rd10_select(stg11, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg12_rd10_res);
	hw_uint<16> stg12_rd11_res = stg12_rd11_select(stg11, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg12_rd11_res);
	hw_uint<16> stg12_rd12_res = stg12_rd12_select(stg11, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg12_rd12_res);
	hw_uint<16> stg12_rd13_res = stg12_rd13_select(stg11, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg12_rd13_res);
	hw_uint<16> stg12_rd14_res = stg12_rd14_select(stg11, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg12_rd14_res);
	hw_uint<16> stg12_rd15_res = stg12_rd15_select(stg11, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg12_rd15_res);
	hw_uint<16> stg12_rd16_res = stg12_rd16_select(stg11, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg12_rd16_res);
	hw_uint<16> stg12_rd17_res = stg12_rd17_select(stg11, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg12_rd17_res);
	hw_uint<16> stg12_rd18_res = stg12_rd18_select(stg11, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg12_rd18_res);
	hw_uint<16> stg12_rd19_res = stg12_rd19_select(stg11, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg12_rd19_res);
	hw_uint<16> stg12_rd20_res = stg12_rd20_select(stg11, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg12_rd20_res);
	hw_uint<16> stg12_rd21_res = stg12_rd21_select(stg11, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg12_rd21_res);
	hw_uint<16> stg12_rd22_res = stg12_rd22_select(stg11, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg12_rd22_res);
	hw_uint<16> stg12_rd23_res = stg12_rd23_select(stg11, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg12_rd23_res);
	hw_uint<16> stg12_rd24_res = stg12_rd24_select(stg11, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg12_rd24_res);
	hw_uint<16> stg12_rd25_res = stg12_rd25_select(stg11, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg12_rd25_res);
	hw_uint<16> stg12_rd26_res = stg12_rd26_select(stg11, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg12_rd26_res);
	hw_uint<16> stg12_rd27_res = stg12_rd27_select(stg11, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg12_rd27_res);
	hw_uint<16> stg12_rd28_res = stg12_rd28_select(stg11, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg12_rd28_res);
	hw_uint<16> stg12_rd29_res = stg12_rd29_select(stg11, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg12_rd29_res);
	hw_uint<16> stg12_rd30_res = stg12_rd30_select(stg11, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg12_rd30_res);
	hw_uint<16> stg12_rd31_res = stg12_rd31_select(stg11, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg12_rd31_res);
	hw_uint<16> stg12_rd32_res = stg12_rd32_select(stg11, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg12_rd32_res);
	hw_uint<16> stg12_rd33_res = stg12_rd33_select(stg11, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg12_rd33_res);
	hw_uint<16> stg12_rd34_res = stg12_rd34_select(stg11, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg12_rd34_res);
	hw_uint<16> stg12_rd35_res = stg12_rd35_select(stg11, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg12_rd35_res);
	hw_uint<16> stg12_rd36_res = stg12_rd36_select(stg11, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg12_rd36_res);
	hw_uint<16> stg12_rd37_res = stg12_rd37_select(stg11, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg12_rd37_res);
	hw_uint<16> stg12_rd38_res = stg12_rd38_select(stg11, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg12_rd38_res);
	hw_uint<16> stg12_rd39_res = stg12_rd39_select(stg11, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg12_rd39_res);
	hw_uint<16> stg12_rd40_res = stg12_rd40_select(stg11, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg12_rd40_res);
	hw_uint<16> stg12_rd41_res = stg12_rd41_select(stg11, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg12_rd41_res);
	hw_uint<16> stg12_rd42_res = stg12_rd42_select(stg11, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg12_rd42_res);
	hw_uint<16> stg12_rd43_res = stg12_rd43_select(stg11, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg12_rd43_res);
	hw_uint<16> stg12_rd44_res = stg12_rd44_select(stg11, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg12_rd44_res);
	hw_uint<16> stg12_rd45_res = stg12_rd45_select(stg11, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg12_rd45_res);
	hw_uint<16> stg12_rd46_res = stg12_rd46_select(stg11, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg12_rd46_res);
	hw_uint<16> stg12_rd47_res = stg12_rd47_select(stg11, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg12_rd47_res);
	hw_uint<16> stg12_rd48_res = stg12_rd48_select(stg11, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg12_rd48_res);
	hw_uint<16> stg12_rd49_res = stg12_rd49_select(stg11, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg12_rd49_res);
	hw_uint<16> stg12_rd50_res = stg12_rd50_select(stg11, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg12_rd50_res);
	hw_uint<16> stg12_rd51_res = stg12_rd51_select(stg11, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg12_rd51_res);
	hw_uint<16> stg12_rd52_res = stg12_rd52_select(stg11, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg12_rd52_res);
	hw_uint<16> stg12_rd53_res = stg12_rd53_select(stg11, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg12_rd53_res);
	hw_uint<16> stg12_rd54_res = stg12_rd54_select(stg11, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg12_rd54_res);
	hw_uint<16> stg12_rd55_res = stg12_rd55_select(stg11, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg12_rd55_res);
	hw_uint<16> stg12_rd56_res = stg12_rd56_select(stg11, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg12_rd56_res);
	hw_uint<16> stg12_rd57_res = stg12_rd57_select(stg11, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg12_rd57_res);
	hw_uint<16> stg12_rd58_res = stg12_rd58_select(stg11, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg12_rd58_res);
	hw_uint<16> stg12_rd59_res = stg12_rd59_select(stg11, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg12_rd59_res);
	hw_uint<16> stg12_rd60_res = stg12_rd60_select(stg11, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg12_rd60_res);
	hw_uint<16> stg12_rd61_res = stg12_rd61_select(stg11, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg12_rd61_res);
	hw_uint<16> stg12_rd62_res = stg12_rd62_select(stg11, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg12_rd62_res);
	hw_uint<16> stg12_rd63_res = stg12_rd63_select(stg11, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg12_rd63_res);
	hw_uint<16> stg12_rd64_res = stg12_rd64_select(stg11, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg12_rd64_res);
	hw_uint<16> stg12_rd65_res = stg12_rd65_select(stg11, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg12_rd65_res);
	hw_uint<16> stg12_rd66_res = stg12_rd66_select(stg11, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg12_rd66_res);
	hw_uint<16> stg12_rd67_res = stg12_rd67_select(stg11, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg12_rd67_res);
	hw_uint<16> stg12_rd68_res = stg12_rd68_select(stg11, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg12_rd68_res);
	hw_uint<16> stg12_rd69_res = stg12_rd69_select(stg11, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg12_rd69_res);
	hw_uint<16> stg12_rd70_res = stg12_rd70_select(stg11, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg12_rd70_res);
	hw_uint<16> stg12_rd71_res = stg12_rd71_select(stg11, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg12_rd71_res);
	hw_uint<16> stg12_rd72_res = stg12_rd72_select(stg11, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg12_rd72_res);
	hw_uint<16> stg12_rd73_res = stg12_rd73_select(stg11, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg12_rd73_res);
	hw_uint<16> stg12_rd74_res = stg12_rd74_select(stg11, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg12_rd74_res);
	hw_uint<16> stg12_rd75_res = stg12_rd75_select(stg11, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg12_rd75_res);
	hw_uint<16> stg12_rd76_res = stg12_rd76_select(stg11, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg12_rd76_res);
	hw_uint<16> stg12_rd77_res = stg12_rd77_select(stg11, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg12_rd77_res);
	hw_uint<16> stg12_rd78_res = stg12_rd78_select(stg11, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg12_rd78_res);
	hw_uint<16> stg12_rd79_res = stg12_rd79_select(stg11, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg12_rd79_res);
	hw_uint<16> stg12_rd80_res = stg12_rd80_select(stg11, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg12_rd80_res);
	hw_uint<16> stg12_rd81_res = stg12_rd81_select(stg11, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg12_rd81_res);
	hw_uint<16> stg12_rd82_res = stg12_rd82_select(stg11, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg12_rd82_res);
	hw_uint<16> stg12_rd83_res = stg12_rd83_select(stg11, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg12_rd83_res);
	hw_uint<16> stg12_rd84_res = stg12_rd84_select(stg11, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg12_rd84_res);
	hw_uint<16> stg12_rd85_res = stg12_rd85_select(stg11, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg12_rd85_res);
	hw_uint<16> stg12_rd86_res = stg12_rd86_select(stg11, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg12_rd86_res);
	hw_uint<16> stg12_rd87_res = stg12_rd87_select(stg11, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg12_rd87_res);
	hw_uint<16> stg12_rd88_res = stg12_rd88_select(stg11, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg12_rd88_res);
	hw_uint<16> stg12_rd89_res = stg12_rd89_select(stg11, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg12_rd89_res);
	hw_uint<16> stg12_rd90_res = stg12_rd90_select(stg11, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg12_rd90_res);
	hw_uint<16> stg12_rd91_res = stg12_rd91_select(stg11, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg12_rd91_res);
	hw_uint<16> stg12_rd92_res = stg12_rd92_select(stg11, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg12_rd92_res);
	hw_uint<16> stg12_rd93_res = stg12_rd93_select(stg11, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg12_rd93_res);
	hw_uint<16> stg12_rd94_res = stg12_rd94_select(stg11, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg12_rd94_res);
	hw_uint<16> stg12_rd95_res = stg12_rd95_select(stg11, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg12_rd95_res);
	hw_uint<16> stg12_rd96_res = stg12_rd96_select(stg11, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg12_rd96_res);
	hw_uint<16> stg12_rd97_res = stg12_rd97_select(stg11, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg12_rd97_res);
	hw_uint<16> stg12_rd98_res = stg12_rd98_select(stg11, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg12_rd98_res);
	hw_uint<16> stg12_rd99_res = stg12_rd99_select(stg11, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg12_rd99_res);
	hw_uint<16> stg12_rd100_res = stg12_rd100_select(stg11, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg12_rd100_res);
	hw_uint<16> stg12_rd101_res = stg12_rd101_select(stg11, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg12_rd101_res);
	hw_uint<16> stg12_rd102_res = stg12_rd102_select(stg11, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg12_rd102_res);
	hw_uint<16> stg12_rd103_res = stg12_rd103_select(stg11, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg12_rd103_res);
	hw_uint<16> stg12_rd104_res = stg12_rd104_select(stg11, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg12_rd104_res);
	hw_uint<16> stg12_rd105_res = stg12_rd105_select(stg11, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg12_rd105_res);
	hw_uint<16> stg12_rd106_res = stg12_rd106_select(stg11, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg12_rd106_res);
	hw_uint<16> stg12_rd107_res = stg12_rd107_select(stg11, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg12_rd107_res);
	hw_uint<16> stg12_rd108_res = stg12_rd108_select(stg11, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg12_rd108_res);
	hw_uint<16> stg12_rd109_res = stg12_rd109_select(stg11, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg12_rd109_res);
	hw_uint<16> stg12_rd110_res = stg12_rd110_select(stg11, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg12_rd110_res);
	hw_uint<16> stg12_rd111_res = stg12_rd111_select(stg11, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg12_rd111_res);
	hw_uint<16> stg12_rd112_res = stg12_rd112_select(stg11, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg12_rd112_res);
	hw_uint<16> stg12_rd113_res = stg12_rd113_select(stg11, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg12_rd113_res);
	hw_uint<16> stg12_rd114_res = stg12_rd114_select(stg11, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg12_rd114_res);
	hw_uint<16> stg12_rd115_res = stg12_rd115_select(stg11, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg12_rd115_res);
	hw_uint<16> stg12_rd116_res = stg12_rd116_select(stg11, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg12_rd116_res);
	hw_uint<16> stg12_rd117_res = stg12_rd117_select(stg11, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg12_rd117_res);
	hw_uint<16> stg12_rd118_res = stg12_rd118_select(stg11, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg12_rd118_res);
	hw_uint<16> stg12_rd119_res = stg12_rd119_select(stg11, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg12_rd119_res);
	hw_uint<16> stg12_rd120_res = stg12_rd120_select(stg11, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg12_rd120_res);
	hw_uint<16> stg12_rd121_res = stg12_rd121_select(stg11, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg12_rd121_res);
	hw_uint<16> stg12_rd122_res = stg12_rd122_select(stg11, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg12_rd122_res);
	hw_uint<16> stg12_rd123_res = stg12_rd123_select(stg11, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg12_rd123_res);
	hw_uint<16> stg12_rd124_res = stg12_rd124_select(stg11, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg12_rd124_res);
	hw_uint<16> stg12_rd125_res = stg12_rd125_select(stg11, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg12_rd125_res);
	hw_uint<16> stg12_rd126_res = stg12_rd126_select(stg11, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg12_rd126_res);
	hw_uint<16> stg12_rd127_res = stg12_rd127_select(stg11, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg12_rd127_res);
	return result;
}

struct stg12_stg12_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-192, 2112], [0, 1085]}
	// Capacity: 76
	// # of read delays: 4
  // 0, 1, 74, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 72> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_73() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_74() {
		return f4;
	}

	inline hw_uint<16> peek_75() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 72
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 72 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-191, 2081], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-182, 2090], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-181, 2091], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-180, 2092], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-179, 2093], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-178, 2094], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-177, 2095], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-176, 2096], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-175, 2097], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-174, 2098], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-173, 2099], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-190, 2082], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-172, 2100], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-171, 2101], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-170, 2102], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-169, 2103], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-168, 2104], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-167, 2105], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-166, 2106], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-165, 2107], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-164, 2108], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-163, 2109], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-189, 2083], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-162, 2110], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-193, 2111], [0, 1086]}
	// Capacity: 77
	// # of read delays: 4
  // 0, 1, 75, 76
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}

	inline hw_uint<16> peek_76() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-188, 2084], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-187, 2085], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-186, 2086], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-185, 2087], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-184, 2088], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-183, 2089], [0, 1086]}
	// Capacity: 76
	// # of read delays: 3
  // 0, 1, 75
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 73> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_74() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_75() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 73
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 73 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_cache {
  // # of banks: 32
  stg12_stg12_update_0_write0_merged_banks_4_cache stg12_stg12_update_0_write0_merged_banks_4;
  stg12_stg12_update_0_write1_merged_banks_4_cache stg12_stg12_update_0_write1_merged_banks_4;
  stg12_stg12_update_0_write10_merged_banks_4_cache stg12_stg12_update_0_write10_merged_banks_4;
  stg12_stg12_update_0_write11_merged_banks_4_cache stg12_stg12_update_0_write11_merged_banks_4;
  stg12_stg12_update_0_write12_merged_banks_4_cache stg12_stg12_update_0_write12_merged_banks_4;
  stg12_stg12_update_0_write13_merged_banks_4_cache stg12_stg12_update_0_write13_merged_banks_4;
  stg12_stg12_update_0_write14_merged_banks_4_cache stg12_stg12_update_0_write14_merged_banks_4;
  stg12_stg12_update_0_write15_merged_banks_4_cache stg12_stg12_update_0_write15_merged_banks_4;
  stg12_stg12_update_0_write16_merged_banks_4_cache stg12_stg12_update_0_write16_merged_banks_4;
  stg12_stg12_update_0_write17_merged_banks_4_cache stg12_stg12_update_0_write17_merged_banks_4;
  stg12_stg12_update_0_write18_merged_banks_4_cache stg12_stg12_update_0_write18_merged_banks_4;
  stg12_stg12_update_0_write19_merged_banks_4_cache stg12_stg12_update_0_write19_merged_banks_4;
  stg12_stg12_update_0_write2_merged_banks_4_cache stg12_stg12_update_0_write2_merged_banks_4;
  stg12_stg12_update_0_write20_merged_banks_4_cache stg12_stg12_update_0_write20_merged_banks_4;
  stg12_stg12_update_0_write21_merged_banks_4_cache stg12_stg12_update_0_write21_merged_banks_4;
  stg12_stg12_update_0_write22_merged_banks_4_cache stg12_stg12_update_0_write22_merged_banks_4;
  stg12_stg12_update_0_write23_merged_banks_4_cache stg12_stg12_update_0_write23_merged_banks_4;
  stg12_stg12_update_0_write24_merged_banks_4_cache stg12_stg12_update_0_write24_merged_banks_4;
  stg12_stg12_update_0_write25_merged_banks_4_cache stg12_stg12_update_0_write25_merged_banks_4;
  stg12_stg12_update_0_write26_merged_banks_4_cache stg12_stg12_update_0_write26_merged_banks_4;
  stg12_stg12_update_0_write27_merged_banks_4_cache stg12_stg12_update_0_write27_merged_banks_4;
  stg12_stg12_update_0_write28_merged_banks_4_cache stg12_stg12_update_0_write28_merged_banks_4;
  stg12_stg12_update_0_write29_merged_banks_4_cache stg12_stg12_update_0_write29_merged_banks_4;
  stg12_stg12_update_0_write3_merged_banks_4_cache stg12_stg12_update_0_write3_merged_banks_4;
  stg12_stg12_update_0_write30_merged_banks_4_cache stg12_stg12_update_0_write30_merged_banks_4;
  stg12_stg12_update_0_write31_merged_banks_4_cache stg12_stg12_update_0_write31_merged_banks_4;
  stg12_stg12_update_0_write4_merged_banks_4_cache stg12_stg12_update_0_write4_merged_banks_4;
  stg12_stg12_update_0_write5_merged_banks_4_cache stg12_stg12_update_0_write5_merged_banks_4;
  stg12_stg12_update_0_write6_merged_banks_4_cache stg12_stg12_update_0_write6_merged_banks_4;
  stg12_stg12_update_0_write7_merged_banks_4_cache stg12_stg12_update_0_write7_merged_banks_4;
  stg12_stg12_update_0_write8_merged_banks_4_cache stg12_stg12_update_0_write8_merged_banks_4;
  stg12_stg12_update_0_write9_merged_banks_4_cache stg12_stg12_update_0_write9_merged_banks_4;
};



inline void stg12_stg12_update_0_write0_write(hw_uint<16>& stg12_stg12_update_0_write0, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write0_merged_banks_4.push(stg12_stg12_update_0_write0);
}

inline void stg12_stg12_update_0_write1_write(hw_uint<16>& stg12_stg12_update_0_write1, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write1_merged_banks_4.push(stg12_stg12_update_0_write1);
}

inline void stg12_stg12_update_0_write10_write(hw_uint<16>& stg12_stg12_update_0_write10, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write10_merged_banks_4.push(stg12_stg12_update_0_write10);
}

inline void stg12_stg12_update_0_write11_write(hw_uint<16>& stg12_stg12_update_0_write11, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write11_merged_banks_4.push(stg12_stg12_update_0_write11);
}

inline void stg12_stg12_update_0_write12_write(hw_uint<16>& stg12_stg12_update_0_write12, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write12_merged_banks_4.push(stg12_stg12_update_0_write12);
}

inline void stg12_stg12_update_0_write13_write(hw_uint<16>& stg12_stg12_update_0_write13, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write13_merged_banks_4.push(stg12_stg12_update_0_write13);
}

inline void stg12_stg12_update_0_write14_write(hw_uint<16>& stg12_stg12_update_0_write14, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write14_merged_banks_4.push(stg12_stg12_update_0_write14);
}

inline void stg12_stg12_update_0_write15_write(hw_uint<16>& stg12_stg12_update_0_write15, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write15_merged_banks_4.push(stg12_stg12_update_0_write15);
}

inline void stg12_stg12_update_0_write16_write(hw_uint<16>& stg12_stg12_update_0_write16, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write16_merged_banks_4.push(stg12_stg12_update_0_write16);
}

inline void stg12_stg12_update_0_write17_write(hw_uint<16>& stg12_stg12_update_0_write17, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write17_merged_banks_4.push(stg12_stg12_update_0_write17);
}

inline void stg12_stg12_update_0_write18_write(hw_uint<16>& stg12_stg12_update_0_write18, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write18_merged_banks_4.push(stg12_stg12_update_0_write18);
}

inline void stg12_stg12_update_0_write19_write(hw_uint<16>& stg12_stg12_update_0_write19, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write19_merged_banks_4.push(stg12_stg12_update_0_write19);
}

inline void stg12_stg12_update_0_write2_write(hw_uint<16>& stg12_stg12_update_0_write2, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write2_merged_banks_4.push(stg12_stg12_update_0_write2);
}

inline void stg12_stg12_update_0_write20_write(hw_uint<16>& stg12_stg12_update_0_write20, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write20_merged_banks_4.push(stg12_stg12_update_0_write20);
}

inline void stg12_stg12_update_0_write21_write(hw_uint<16>& stg12_stg12_update_0_write21, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write21_merged_banks_4.push(stg12_stg12_update_0_write21);
}

inline void stg12_stg12_update_0_write22_write(hw_uint<16>& stg12_stg12_update_0_write22, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write22_merged_banks_4.push(stg12_stg12_update_0_write22);
}

inline void stg12_stg12_update_0_write23_write(hw_uint<16>& stg12_stg12_update_0_write23, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write23_merged_banks_4.push(stg12_stg12_update_0_write23);
}

inline void stg12_stg12_update_0_write24_write(hw_uint<16>& stg12_stg12_update_0_write24, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write24_merged_banks_4.push(stg12_stg12_update_0_write24);
}

inline void stg12_stg12_update_0_write25_write(hw_uint<16>& stg12_stg12_update_0_write25, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write25_merged_banks_4.push(stg12_stg12_update_0_write25);
}

inline void stg12_stg12_update_0_write26_write(hw_uint<16>& stg12_stg12_update_0_write26, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write26_merged_banks_4.push(stg12_stg12_update_0_write26);
}

inline void stg12_stg12_update_0_write27_write(hw_uint<16>& stg12_stg12_update_0_write27, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write27_merged_banks_4.push(stg12_stg12_update_0_write27);
}

inline void stg12_stg12_update_0_write28_write(hw_uint<16>& stg12_stg12_update_0_write28, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write28_merged_banks_4.push(stg12_stg12_update_0_write28);
}

inline void stg12_stg12_update_0_write29_write(hw_uint<16>& stg12_stg12_update_0_write29, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write29_merged_banks_4.push(stg12_stg12_update_0_write29);
}

inline void stg12_stg12_update_0_write3_write(hw_uint<16>& stg12_stg12_update_0_write3, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write3_merged_banks_4.push(stg12_stg12_update_0_write3);
}

inline void stg12_stg12_update_0_write30_write(hw_uint<16>& stg12_stg12_update_0_write30, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write30_merged_banks_4.push(stg12_stg12_update_0_write30);
}

inline void stg12_stg12_update_0_write31_write(hw_uint<16>& stg12_stg12_update_0_write31, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write31_merged_banks_4.push(stg12_stg12_update_0_write31);
}

inline void stg12_stg12_update_0_write4_write(hw_uint<16>& stg12_stg12_update_0_write4, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write4_merged_banks_4.push(stg12_stg12_update_0_write4);
}

inline void stg12_stg12_update_0_write5_write(hw_uint<16>& stg12_stg12_update_0_write5, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write5_merged_banks_4.push(stg12_stg12_update_0_write5);
}

inline void stg12_stg12_update_0_write6_write(hw_uint<16>& stg12_stg12_update_0_write6, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write6_merged_banks_4.push(stg12_stg12_update_0_write6);
}

inline void stg12_stg12_update_0_write7_write(hw_uint<16>& stg12_stg12_update_0_write7, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write7_merged_banks_4.push(stg12_stg12_update_0_write7);
}

inline void stg12_stg12_update_0_write8_write(hw_uint<16>& stg12_stg12_update_0_write8, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write8_merged_banks_4.push(stg12_stg12_update_0_write8);
}

inline void stg12_stg12_update_0_write9_write(hw_uint<16>& stg12_stg12_update_0_write9, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  stg12.stg12_stg12_update_0_write9_merged_banks_4.push(stg12_stg12_update_0_write9);
}

inline hw_uint<16> stg13_rd0_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd0 read pattern: { stg13_update_0[d0, d1] -> stg12[-1 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write31 = stg12.stg12_stg12_update_0_write31_merged_banks_4.peek_76();
  return value_stg12_stg12_update_0_write31;
  return 0;
}

inline hw_uint<16> stg13_rd1_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd1 read pattern: { stg13_update_0[d0, d1] -> stg12[32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write0 = stg12.stg12_stg12_update_0_write0_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write0;
  return 0;
}

inline hw_uint<16> stg13_rd10_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd10 read pattern: { stg13_update_0[d0, d1] -> stg12[2 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write2 = stg12.stg12_stg12_update_0_write2_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write2;
  return 0;
}

inline hw_uint<16> stg13_rd100_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd100 read pattern: { stg13_update_0[d0, d1] -> stg12[24 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write24 = stg12.stg12_stg12_update_0_write24_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write24;
  return 0;
}

inline hw_uint<16> stg13_rd101_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd101 read pattern: { stg13_update_0[d0, d1] -> stg12[25 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write25 = stg12.stg12_stg12_update_0_write25_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write25;
  return 0;
}

inline hw_uint<16> stg13_rd102_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd102 read pattern: { stg13_update_0[d0, d1] -> stg12[25 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write25 = stg12.stg12_stg12_update_0_write25_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write25;
  return 0;
}

inline hw_uint<16> stg13_rd103_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd103 read pattern: { stg13_update_0[d0, d1] -> stg12[26 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write26 = stg12.stg12_stg12_update_0_write26_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write26;
  return 0;
}

inline hw_uint<16> stg13_rd104_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd104 read pattern: { stg13_update_0[d0, d1] -> stg12[25 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write25 = stg12.stg12_stg12_update_0_write25_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write25;
  return 0;
}

inline hw_uint<16> stg13_rd105_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd105 read pattern: { stg13_update_0[d0, d1] -> stg12[26 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write26 = stg12.stg12_stg12_update_0_write26_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write26;
  return 0;
}

inline hw_uint<16> stg13_rd106_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd106 read pattern: { stg13_update_0[d0, d1] -> stg12[26 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write26 = stg12.stg12_stg12_update_0_write26_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write26;
  return 0;
}

inline hw_uint<16> stg13_rd107_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd107 read pattern: { stg13_update_0[d0, d1] -> stg12[27 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write27 = stg12.stg12_stg12_update_0_write27_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write27;
  return 0;
}

inline hw_uint<16> stg13_rd108_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd108 read pattern: { stg13_update_0[d0, d1] -> stg12[26 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write26 = stg12.stg12_stg12_update_0_write26_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write26;
  return 0;
}

inline hw_uint<16> stg13_rd109_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd109 read pattern: { stg13_update_0[d0, d1] -> stg12[27 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write27 = stg12.stg12_stg12_update_0_write27_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write27;
  return 0;
}

inline hw_uint<16> stg13_rd11_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd11 read pattern: { stg13_update_0[d0, d1] -> stg12[3 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write3 = stg12.stg12_stg12_update_0_write3_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write3;
  return 0;
}

inline hw_uint<16> stg13_rd110_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd110 read pattern: { stg13_update_0[d0, d1] -> stg12[27 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write27 = stg12.stg12_stg12_update_0_write27_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write27;
  return 0;
}

inline hw_uint<16> stg13_rd111_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd111 read pattern: { stg13_update_0[d0, d1] -> stg12[28 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write28 = stg12.stg12_stg12_update_0_write28_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write28;
  return 0;
}

inline hw_uint<16> stg13_rd112_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd112 read pattern: { stg13_update_0[d0, d1] -> stg12[27 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write27 = stg12.stg12_stg12_update_0_write27_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write27;
  return 0;
}

inline hw_uint<16> stg13_rd113_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd113 read pattern: { stg13_update_0[d0, d1] -> stg12[28 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write28 = stg12.stg12_stg12_update_0_write28_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write28;
  return 0;
}

inline hw_uint<16> stg13_rd114_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd114 read pattern: { stg13_update_0[d0, d1] -> stg12[28 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write28 = stg12.stg12_stg12_update_0_write28_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write28;
  return 0;
}

inline hw_uint<16> stg13_rd115_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd115 read pattern: { stg13_update_0[d0, d1] -> stg12[29 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write29 = stg12.stg12_stg12_update_0_write29_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write29;
  return 0;
}

inline hw_uint<16> stg13_rd116_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd116 read pattern: { stg13_update_0[d0, d1] -> stg12[28 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write28 = stg12.stg12_stg12_update_0_write28_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write28;
  return 0;
}

inline hw_uint<16> stg13_rd117_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd117 read pattern: { stg13_update_0[d0, d1] -> stg12[29 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write29 = stg12.stg12_stg12_update_0_write29_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write29;
  return 0;
}

inline hw_uint<16> stg13_rd118_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd118 read pattern: { stg13_update_0[d0, d1] -> stg12[29 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write29 = stg12.stg12_stg12_update_0_write29_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write29;
  return 0;
}

inline hw_uint<16> stg13_rd119_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd119 read pattern: { stg13_update_0[d0, d1] -> stg12[30 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write30 = stg12.stg12_stg12_update_0_write30_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write30;
  return 0;
}

inline hw_uint<16> stg13_rd12_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd12 read pattern: { stg13_update_0[d0, d1] -> stg12[2 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write2 = stg12.stg12_stg12_update_0_write2_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write2;
  return 0;
}

inline hw_uint<16> stg13_rd120_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd120 read pattern: { stg13_update_0[d0, d1] -> stg12[29 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write29 = stg12.stg12_stg12_update_0_write29_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write29;
  return 0;
}

inline hw_uint<16> stg13_rd121_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd121 read pattern: { stg13_update_0[d0, d1] -> stg12[30 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write30 = stg12.stg12_stg12_update_0_write30_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write30;
  return 0;
}

inline hw_uint<16> stg13_rd122_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd122 read pattern: { stg13_update_0[d0, d1] -> stg12[30 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write30 = stg12.stg12_stg12_update_0_write30_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write30;
  return 0;
}

inline hw_uint<16> stg13_rd123_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd123 read pattern: { stg13_update_0[d0, d1] -> stg12[31 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write31 = stg12.stg12_stg12_update_0_write31_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write31;
  return 0;
}

inline hw_uint<16> stg13_rd124_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd124 read pattern: { stg13_update_0[d0, d1] -> stg12[30 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write30 = stg12.stg12_stg12_update_0_write30_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write30;
  return 0;
}

inline hw_uint<16> stg13_rd125_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd125 read pattern: { stg13_update_0[d0, d1] -> stg12[31 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write31 = stg12.stg12_stg12_update_0_write31_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write31;
  return 0;
}

inline hw_uint<16> stg13_rd126_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd126 read pattern: { stg13_update_0[d0, d1] -> stg12[31 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write31 = stg12.stg12_stg12_update_0_write31_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write31;
  return 0;
}

inline hw_uint<16> stg13_rd127_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd127 read pattern: { stg13_update_0[d0, d1] -> stg12[32 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write0 = stg12.stg12_stg12_update_0_write0_merged_banks_4.peek_74();
  return value_stg12_stg12_update_0_write0;
  return 0;
}

inline hw_uint<16> stg13_rd13_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd13 read pattern: { stg13_update_0[d0, d1] -> stg12[3 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write3 = stg12.stg12_stg12_update_0_write3_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write3;
  return 0;
}

inline hw_uint<16> stg13_rd14_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd14 read pattern: { stg13_update_0[d0, d1] -> stg12[3 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write3 = stg12.stg12_stg12_update_0_write3_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write3;
  return 0;
}

inline hw_uint<16> stg13_rd15_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd15 read pattern: { stg13_update_0[d0, d1] -> stg12[4 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write4 = stg12.stg12_stg12_update_0_write4_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write4;
  return 0;
}

inline hw_uint<16> stg13_rd16_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd16 read pattern: { stg13_update_0[d0, d1] -> stg12[3 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write3 = stg12.stg12_stg12_update_0_write3_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write3;
  return 0;
}

inline hw_uint<16> stg13_rd17_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd17 read pattern: { stg13_update_0[d0, d1] -> stg12[4 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write4 = stg12.stg12_stg12_update_0_write4_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write4;
  return 0;
}

inline hw_uint<16> stg13_rd18_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd18 read pattern: { stg13_update_0[d0, d1] -> stg12[4 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write4 = stg12.stg12_stg12_update_0_write4_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write4;
  return 0;
}

inline hw_uint<16> stg13_rd19_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd19 read pattern: { stg13_update_0[d0, d1] -> stg12[5 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write5 = stg12.stg12_stg12_update_0_write5_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write5;
  return 0;
}

inline hw_uint<16> stg13_rd2_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd2 read pattern: { stg13_update_0[d0, d1] -> stg12[32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write0 = stg12.stg12_stg12_update_0_write0_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write0;
  return 0;
}

inline hw_uint<16> stg13_rd20_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd20 read pattern: { stg13_update_0[d0, d1] -> stg12[4 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write4 = stg12.stg12_stg12_update_0_write4_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write4;
  return 0;
}

inline hw_uint<16> stg13_rd21_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd21 read pattern: { stg13_update_0[d0, d1] -> stg12[5 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write5 = stg12.stg12_stg12_update_0_write5_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write5;
  return 0;
}

inline hw_uint<16> stg13_rd22_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd22 read pattern: { stg13_update_0[d0, d1] -> stg12[5 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write5 = stg12.stg12_stg12_update_0_write5_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write5;
  return 0;
}

inline hw_uint<16> stg13_rd23_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd23 read pattern: { stg13_update_0[d0, d1] -> stg12[6 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write6 = stg12.stg12_stg12_update_0_write6_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write6;
  return 0;
}

inline hw_uint<16> stg13_rd24_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd24 read pattern: { stg13_update_0[d0, d1] -> stg12[5 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write5 = stg12.stg12_stg12_update_0_write5_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write5;
  return 0;
}

inline hw_uint<16> stg13_rd25_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd25 read pattern: { stg13_update_0[d0, d1] -> stg12[6 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write6 = stg12.stg12_stg12_update_0_write6_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write6;
  return 0;
}

inline hw_uint<16> stg13_rd26_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd26 read pattern: { stg13_update_0[d0, d1] -> stg12[6 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write6 = stg12.stg12_stg12_update_0_write6_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write6;
  return 0;
}

inline hw_uint<16> stg13_rd27_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd27 read pattern: { stg13_update_0[d0, d1] -> stg12[7 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write7 = stg12.stg12_stg12_update_0_write7_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write7;
  return 0;
}

inline hw_uint<16> stg13_rd28_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd28 read pattern: { stg13_update_0[d0, d1] -> stg12[6 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write6 = stg12.stg12_stg12_update_0_write6_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write6;
  return 0;
}

inline hw_uint<16> stg13_rd29_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd29 read pattern: { stg13_update_0[d0, d1] -> stg12[7 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write7 = stg12.stg12_stg12_update_0_write7_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write7;
  return 0;
}

inline hw_uint<16> stg13_rd3_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd3 read pattern: { stg13_update_0[d0, d1] -> stg12[1 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write1 = stg12.stg12_stg12_update_0_write1_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write1;
  return 0;
}

inline hw_uint<16> stg13_rd30_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd30 read pattern: { stg13_update_0[d0, d1] -> stg12[7 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write7 = stg12.stg12_stg12_update_0_write7_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write7;
  return 0;
}

inline hw_uint<16> stg13_rd31_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd31 read pattern: { stg13_update_0[d0, d1] -> stg12[8 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write8 = stg12.stg12_stg12_update_0_write8_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write8;
  return 0;
}

inline hw_uint<16> stg13_rd32_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd32 read pattern: { stg13_update_0[d0, d1] -> stg12[7 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write7 = stg12.stg12_stg12_update_0_write7_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write7;
  return 0;
}

inline hw_uint<16> stg13_rd33_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd33 read pattern: { stg13_update_0[d0, d1] -> stg12[8 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write8 = stg12.stg12_stg12_update_0_write8_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write8;
  return 0;
}

inline hw_uint<16> stg13_rd34_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd34 read pattern: { stg13_update_0[d0, d1] -> stg12[8 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write8 = stg12.stg12_stg12_update_0_write8_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write8;
  return 0;
}

inline hw_uint<16> stg13_rd35_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd35 read pattern: { stg13_update_0[d0, d1] -> stg12[9 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write9 = stg12.stg12_stg12_update_0_write9_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write9;
  return 0;
}

inline hw_uint<16> stg13_rd36_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd36 read pattern: { stg13_update_0[d0, d1] -> stg12[8 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write8 = stg12.stg12_stg12_update_0_write8_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write8;
  return 0;
}

inline hw_uint<16> stg13_rd37_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd37 read pattern: { stg13_update_0[d0, d1] -> stg12[9 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write9 = stg12.stg12_stg12_update_0_write9_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write9;
  return 0;
}

inline hw_uint<16> stg13_rd38_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd38 read pattern: { stg13_update_0[d0, d1] -> stg12[9 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write9 = stg12.stg12_stg12_update_0_write9_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write9;
  return 0;
}

inline hw_uint<16> stg13_rd39_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd39 read pattern: { stg13_update_0[d0, d1] -> stg12[10 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write10 = stg12.stg12_stg12_update_0_write10_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write10;
  return 0;
}

inline hw_uint<16> stg13_rd4_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd4 read pattern: { stg13_update_0[d0, d1] -> stg12[32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write0 = stg12.stg12_stg12_update_0_write0_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write0;
  return 0;
}

inline hw_uint<16> stg13_rd40_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd40 read pattern: { stg13_update_0[d0, d1] -> stg12[9 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write9 = stg12.stg12_stg12_update_0_write9_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write9;
  return 0;
}

inline hw_uint<16> stg13_rd41_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd41 read pattern: { stg13_update_0[d0, d1] -> stg12[10 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write10 = stg12.stg12_stg12_update_0_write10_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write10;
  return 0;
}

inline hw_uint<16> stg13_rd42_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd42 read pattern: { stg13_update_0[d0, d1] -> stg12[10 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write10 = stg12.stg12_stg12_update_0_write10_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write10;
  return 0;
}

inline hw_uint<16> stg13_rd43_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd43 read pattern: { stg13_update_0[d0, d1] -> stg12[11 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write11 = stg12.stg12_stg12_update_0_write11_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write11;
  return 0;
}

inline hw_uint<16> stg13_rd44_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd44 read pattern: { stg13_update_0[d0, d1] -> stg12[10 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write10 = stg12.stg12_stg12_update_0_write10_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write10;
  return 0;
}

inline hw_uint<16> stg13_rd45_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd45 read pattern: { stg13_update_0[d0, d1] -> stg12[11 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write11 = stg12.stg12_stg12_update_0_write11_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write11;
  return 0;
}

inline hw_uint<16> stg13_rd46_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd46 read pattern: { stg13_update_0[d0, d1] -> stg12[11 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write11 = stg12.stg12_stg12_update_0_write11_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write11;
  return 0;
}

inline hw_uint<16> stg13_rd47_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd47 read pattern: { stg13_update_0[d0, d1] -> stg12[12 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write12 = stg12.stg12_stg12_update_0_write12_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write12;
  return 0;
}

inline hw_uint<16> stg13_rd48_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd48 read pattern: { stg13_update_0[d0, d1] -> stg12[11 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write11 = stg12.stg12_stg12_update_0_write11_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write11;
  return 0;
}

inline hw_uint<16> stg13_rd49_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd49 read pattern: { stg13_update_0[d0, d1] -> stg12[12 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write12 = stg12.stg12_stg12_update_0_write12_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write12;
  return 0;
}

inline hw_uint<16> stg13_rd5_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd5 read pattern: { stg13_update_0[d0, d1] -> stg12[1 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write1 = stg12.stg12_stg12_update_0_write1_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write1;
  return 0;
}

inline hw_uint<16> stg13_rd50_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd50 read pattern: { stg13_update_0[d0, d1] -> stg12[12 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write12 = stg12.stg12_stg12_update_0_write12_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write12;
  return 0;
}

inline hw_uint<16> stg13_rd51_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd51 read pattern: { stg13_update_0[d0, d1] -> stg12[13 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write13 = stg12.stg12_stg12_update_0_write13_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write13;
  return 0;
}

inline hw_uint<16> stg13_rd52_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd52 read pattern: { stg13_update_0[d0, d1] -> stg12[12 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write12 = stg12.stg12_stg12_update_0_write12_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write12;
  return 0;
}

inline hw_uint<16> stg13_rd53_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd53 read pattern: { stg13_update_0[d0, d1] -> stg12[13 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write13 = stg12.stg12_stg12_update_0_write13_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write13;
  return 0;
}

inline hw_uint<16> stg13_rd54_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd54 read pattern: { stg13_update_0[d0, d1] -> stg12[13 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write13 = stg12.stg12_stg12_update_0_write13_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write13;
  return 0;
}

inline hw_uint<16> stg13_rd55_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd55 read pattern: { stg13_update_0[d0, d1] -> stg12[14 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write14 = stg12.stg12_stg12_update_0_write14_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write14;
  return 0;
}

inline hw_uint<16> stg13_rd56_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd56 read pattern: { stg13_update_0[d0, d1] -> stg12[13 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write13 = stg12.stg12_stg12_update_0_write13_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write13;
  return 0;
}

inline hw_uint<16> stg13_rd57_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd57 read pattern: { stg13_update_0[d0, d1] -> stg12[14 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write14 = stg12.stg12_stg12_update_0_write14_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write14;
  return 0;
}

inline hw_uint<16> stg13_rd58_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd58 read pattern: { stg13_update_0[d0, d1] -> stg12[14 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write14 = stg12.stg12_stg12_update_0_write14_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write14;
  return 0;
}

inline hw_uint<16> stg13_rd59_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd59 read pattern: { stg13_update_0[d0, d1] -> stg12[15 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write15 = stg12.stg12_stg12_update_0_write15_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write15;
  return 0;
}

inline hw_uint<16> stg13_rd6_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd6 read pattern: { stg13_update_0[d0, d1] -> stg12[1 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write1 = stg12.stg12_stg12_update_0_write1_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write1;
  return 0;
}

inline hw_uint<16> stg13_rd60_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd60 read pattern: { stg13_update_0[d0, d1] -> stg12[14 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write14 = stg12.stg12_stg12_update_0_write14_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write14;
  return 0;
}

inline hw_uint<16> stg13_rd61_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd61 read pattern: { stg13_update_0[d0, d1] -> stg12[15 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write15 = stg12.stg12_stg12_update_0_write15_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write15;
  return 0;
}

inline hw_uint<16> stg13_rd62_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd62 read pattern: { stg13_update_0[d0, d1] -> stg12[15 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write15 = stg12.stg12_stg12_update_0_write15_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write15;
  return 0;
}

inline hw_uint<16> stg13_rd63_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd63 read pattern: { stg13_update_0[d0, d1] -> stg12[16 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write16 = stg12.stg12_stg12_update_0_write16_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write16;
  return 0;
}

inline hw_uint<16> stg13_rd64_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd64 read pattern: { stg13_update_0[d0, d1] -> stg12[15 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write15 = stg12.stg12_stg12_update_0_write15_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write15;
  return 0;
}

inline hw_uint<16> stg13_rd65_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd65 read pattern: { stg13_update_0[d0, d1] -> stg12[16 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write16 = stg12.stg12_stg12_update_0_write16_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write16;
  return 0;
}

inline hw_uint<16> stg13_rd66_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd66 read pattern: { stg13_update_0[d0, d1] -> stg12[16 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write16 = stg12.stg12_stg12_update_0_write16_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write16;
  return 0;
}

inline hw_uint<16> stg13_rd67_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd67 read pattern: { stg13_update_0[d0, d1] -> stg12[17 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write17 = stg12.stg12_stg12_update_0_write17_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write17;
  return 0;
}

inline hw_uint<16> stg13_rd68_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd68 read pattern: { stg13_update_0[d0, d1] -> stg12[16 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write16 = stg12.stg12_stg12_update_0_write16_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write16;
  return 0;
}

inline hw_uint<16> stg13_rd69_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd69 read pattern: { stg13_update_0[d0, d1] -> stg12[17 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write17 = stg12.stg12_stg12_update_0_write17_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write17;
  return 0;
}

inline hw_uint<16> stg13_rd7_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd7 read pattern: { stg13_update_0[d0, d1] -> stg12[2 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write2 = stg12.stg12_stg12_update_0_write2_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write2;
  return 0;
}

inline hw_uint<16> stg13_rd70_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd70 read pattern: { stg13_update_0[d0, d1] -> stg12[17 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write17 = stg12.stg12_stg12_update_0_write17_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write17;
  return 0;
}

inline hw_uint<16> stg13_rd71_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd71 read pattern: { stg13_update_0[d0, d1] -> stg12[18 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write18 = stg12.stg12_stg12_update_0_write18_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write18;
  return 0;
}

inline hw_uint<16> stg13_rd72_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd72 read pattern: { stg13_update_0[d0, d1] -> stg12[17 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write17 = stg12.stg12_stg12_update_0_write17_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write17;
  return 0;
}

inline hw_uint<16> stg13_rd73_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd73 read pattern: { stg13_update_0[d0, d1] -> stg12[18 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write18 = stg12.stg12_stg12_update_0_write18_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write18;
  return 0;
}

inline hw_uint<16> stg13_rd74_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd74 read pattern: { stg13_update_0[d0, d1] -> stg12[18 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write18 = stg12.stg12_stg12_update_0_write18_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write18;
  return 0;
}

inline hw_uint<16> stg13_rd75_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd75 read pattern: { stg13_update_0[d0, d1] -> stg12[19 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write19 = stg12.stg12_stg12_update_0_write19_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write19;
  return 0;
}

inline hw_uint<16> stg13_rd76_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd76 read pattern: { stg13_update_0[d0, d1] -> stg12[18 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write18 = stg12.stg12_stg12_update_0_write18_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write18;
  return 0;
}

inline hw_uint<16> stg13_rd77_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd77 read pattern: { stg13_update_0[d0, d1] -> stg12[19 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write19 = stg12.stg12_stg12_update_0_write19_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write19;
  return 0;
}

inline hw_uint<16> stg13_rd78_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd78 read pattern: { stg13_update_0[d0, d1] -> stg12[19 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write19 = stg12.stg12_stg12_update_0_write19_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write19;
  return 0;
}

inline hw_uint<16> stg13_rd79_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd79 read pattern: { stg13_update_0[d0, d1] -> stg12[20 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write20 = stg12.stg12_stg12_update_0_write20_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write20;
  return 0;
}

inline hw_uint<16> stg13_rd8_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd8 read pattern: { stg13_update_0[d0, d1] -> stg12[1 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write1 = stg12.stg12_stg12_update_0_write1_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write1;
  return 0;
}

inline hw_uint<16> stg13_rd80_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd80 read pattern: { stg13_update_0[d0, d1] -> stg12[19 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write19 = stg12.stg12_stg12_update_0_write19_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write19;
  return 0;
}

inline hw_uint<16> stg13_rd81_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd81 read pattern: { stg13_update_0[d0, d1] -> stg12[20 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write20 = stg12.stg12_stg12_update_0_write20_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write20;
  return 0;
}

inline hw_uint<16> stg13_rd82_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd82 read pattern: { stg13_update_0[d0, d1] -> stg12[20 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write20 = stg12.stg12_stg12_update_0_write20_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write20;
  return 0;
}

inline hw_uint<16> stg13_rd83_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd83 read pattern: { stg13_update_0[d0, d1] -> stg12[21 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write21 = stg12.stg12_stg12_update_0_write21_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write21;
  return 0;
}

inline hw_uint<16> stg13_rd84_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd84 read pattern: { stg13_update_0[d0, d1] -> stg12[20 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write20 = stg12.stg12_stg12_update_0_write20_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write20;
  return 0;
}

inline hw_uint<16> stg13_rd85_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd85 read pattern: { stg13_update_0[d0, d1] -> stg12[21 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write21 = stg12.stg12_stg12_update_0_write21_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write21;
  return 0;
}

inline hw_uint<16> stg13_rd86_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd86 read pattern: { stg13_update_0[d0, d1] -> stg12[21 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write21 = stg12.stg12_stg12_update_0_write21_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write21;
  return 0;
}

inline hw_uint<16> stg13_rd87_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd87 read pattern: { stg13_update_0[d0, d1] -> stg12[22 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write22 = stg12.stg12_stg12_update_0_write22_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write22;
  return 0;
}

inline hw_uint<16> stg13_rd88_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd88 read pattern: { stg13_update_0[d0, d1] -> stg12[21 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write21 = stg12.stg12_stg12_update_0_write21_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write21;
  return 0;
}

inline hw_uint<16> stg13_rd89_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd89 read pattern: { stg13_update_0[d0, d1] -> stg12[22 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write22 = stg12.stg12_stg12_update_0_write22_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write22;
  return 0;
}

inline hw_uint<16> stg13_rd9_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd9 read pattern: { stg13_update_0[d0, d1] -> stg12[2 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write2 = stg12.stg12_stg12_update_0_write2_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write2;
  return 0;
}

inline hw_uint<16> stg13_rd90_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd90 read pattern: { stg13_update_0[d0, d1] -> stg12[22 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write22 = stg12.stg12_stg12_update_0_write22_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write22;
  return 0;
}

inline hw_uint<16> stg13_rd91_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd91 read pattern: { stg13_update_0[d0, d1] -> stg12[23 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write23 = stg12.stg12_stg12_update_0_write23_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write23;
  return 0;
}

inline hw_uint<16> stg13_rd92_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd92 read pattern: { stg13_update_0[d0, d1] -> stg12[22 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write22 = stg12.stg12_stg12_update_0_write22_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write22;
  return 0;
}

inline hw_uint<16> stg13_rd93_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd93 read pattern: { stg13_update_0[d0, d1] -> stg12[23 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write23 = stg12.stg12_stg12_update_0_write23_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write23;
  return 0;
}

inline hw_uint<16> stg13_rd94_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd94 read pattern: { stg13_update_0[d0, d1] -> stg12[23 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write23 = stg12.stg12_stg12_update_0_write23_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write23;
  return 0;
}

inline hw_uint<16> stg13_rd95_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd95 read pattern: { stg13_update_0[d0, d1] -> stg12[24 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write24 = stg12.stg12_stg12_update_0_write24_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write24;
  return 0;
}

inline hw_uint<16> stg13_rd96_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd96 read pattern: { stg13_update_0[d0, d1] -> stg12[23 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write23 = stg12.stg12_stg12_update_0_write23_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write23;
  return 0;
}

inline hw_uint<16> stg13_rd97_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd97 read pattern: { stg13_update_0[d0, d1] -> stg12[24 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write24 = stg12.stg12_stg12_update_0_write24_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write24;
  return 0;
}

inline hw_uint<16> stg13_rd98_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd98 read pattern: { stg13_update_0[d0, d1] -> stg12[24 + 32d0, 1 + d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write24 = stg12.stg12_stg12_update_0_write24_merged_banks_4.peek_1();
  return value_stg12_stg12_update_0_write24;
  return 0;
}

inline hw_uint<16> stg13_rd99_select(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_rd99 read pattern: { stg13_update_0[d0, d1] -> stg12[25 + 32d0, d1] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Read schedule : { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  // Write schedule: { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
  auto value_stg12_stg12_update_0_write25 = stg12.stg12_stg12_update_0_write25_merged_banks_4.peek_75();
  return value_stg12_stg12_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg12_update_0_write
//	stg12_stg12_update_0_write0
//	stg12_stg12_update_0_write1
//	stg12_stg12_update_0_write2
//	stg12_stg12_update_0_write3
//	stg12_stg12_update_0_write4
//	stg12_stg12_update_0_write5
//	stg12_stg12_update_0_write6
//	stg12_stg12_update_0_write7
//	stg12_stg12_update_0_write8
//	stg12_stg12_update_0_write9
//	stg12_stg12_update_0_write10
//	stg12_stg12_update_0_write11
//	stg12_stg12_update_0_write12
//	stg12_stg12_update_0_write13
//	stg12_stg12_update_0_write14
//	stg12_stg12_update_0_write15
//	stg12_stg12_update_0_write16
//	stg12_stg12_update_0_write17
//	stg12_stg12_update_0_write18
//	stg12_stg12_update_0_write19
//	stg12_stg12_update_0_write20
//	stg12_stg12_update_0_write21
//	stg12_stg12_update_0_write22
//	stg12_stg12_update_0_write23
//	stg12_stg12_update_0_write24
//	stg12_stg12_update_0_write25
//	stg12_stg12_update_0_write26
//	stg12_stg12_update_0_write27
//	stg12_stg12_update_0_write28
//	stg12_stg12_update_0_write29
//	stg12_stg12_update_0_write30
//	stg12_stg12_update_0_write31
inline void stg12_stg12_update_0_write_bundle_write(hw_uint<512>& stg12_update_0_write, stg12_cache& stg12, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg12_stg12_update_0_write0_res = stg12_update_0_write.extract<0, 15>();
	stg12_stg12_update_0_write0_write(stg12_stg12_update_0_write0_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write1_res = stg12_update_0_write.extract<16, 31>();
	stg12_stg12_update_0_write1_write(stg12_stg12_update_0_write1_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write2_res = stg12_update_0_write.extract<32, 47>();
	stg12_stg12_update_0_write2_write(stg12_stg12_update_0_write2_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write3_res = stg12_update_0_write.extract<48, 63>();
	stg12_stg12_update_0_write3_write(stg12_stg12_update_0_write3_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write4_res = stg12_update_0_write.extract<64, 79>();
	stg12_stg12_update_0_write4_write(stg12_stg12_update_0_write4_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write5_res = stg12_update_0_write.extract<80, 95>();
	stg12_stg12_update_0_write5_write(stg12_stg12_update_0_write5_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write6_res = stg12_update_0_write.extract<96, 111>();
	stg12_stg12_update_0_write6_write(stg12_stg12_update_0_write6_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write7_res = stg12_update_0_write.extract<112, 127>();
	stg12_stg12_update_0_write7_write(stg12_stg12_update_0_write7_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write8_res = stg12_update_0_write.extract<128, 143>();
	stg12_stg12_update_0_write8_write(stg12_stg12_update_0_write8_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write9_res = stg12_update_0_write.extract<144, 159>();
	stg12_stg12_update_0_write9_write(stg12_stg12_update_0_write9_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write10_res = stg12_update_0_write.extract<160, 175>();
	stg12_stg12_update_0_write10_write(stg12_stg12_update_0_write10_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write11_res = stg12_update_0_write.extract<176, 191>();
	stg12_stg12_update_0_write11_write(stg12_stg12_update_0_write11_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write12_res = stg12_update_0_write.extract<192, 207>();
	stg12_stg12_update_0_write12_write(stg12_stg12_update_0_write12_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write13_res = stg12_update_0_write.extract<208, 223>();
	stg12_stg12_update_0_write13_write(stg12_stg12_update_0_write13_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write14_res = stg12_update_0_write.extract<224, 239>();
	stg12_stg12_update_0_write14_write(stg12_stg12_update_0_write14_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write15_res = stg12_update_0_write.extract<240, 255>();
	stg12_stg12_update_0_write15_write(stg12_stg12_update_0_write15_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write16_res = stg12_update_0_write.extract<256, 271>();
	stg12_stg12_update_0_write16_write(stg12_stg12_update_0_write16_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write17_res = stg12_update_0_write.extract<272, 287>();
	stg12_stg12_update_0_write17_write(stg12_stg12_update_0_write17_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write18_res = stg12_update_0_write.extract<288, 303>();
	stg12_stg12_update_0_write18_write(stg12_stg12_update_0_write18_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write19_res = stg12_update_0_write.extract<304, 319>();
	stg12_stg12_update_0_write19_write(stg12_stg12_update_0_write19_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write20_res = stg12_update_0_write.extract<320, 335>();
	stg12_stg12_update_0_write20_write(stg12_stg12_update_0_write20_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write21_res = stg12_update_0_write.extract<336, 351>();
	stg12_stg12_update_0_write21_write(stg12_stg12_update_0_write21_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write22_res = stg12_update_0_write.extract<352, 367>();
	stg12_stg12_update_0_write22_write(stg12_stg12_update_0_write22_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write23_res = stg12_update_0_write.extract<368, 383>();
	stg12_stg12_update_0_write23_write(stg12_stg12_update_0_write23_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write24_res = stg12_update_0_write.extract<384, 399>();
	stg12_stg12_update_0_write24_write(stg12_stg12_update_0_write24_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write25_res = stg12_update_0_write.extract<400, 415>();
	stg12_stg12_update_0_write25_write(stg12_stg12_update_0_write25_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write26_res = stg12_update_0_write.extract<416, 431>();
	stg12_stg12_update_0_write26_write(stg12_stg12_update_0_write26_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write27_res = stg12_update_0_write.extract<432, 447>();
	stg12_stg12_update_0_write27_write(stg12_stg12_update_0_write27_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write28_res = stg12_update_0_write.extract<448, 463>();
	stg12_stg12_update_0_write28_write(stg12_stg12_update_0_write28_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write29_res = stg12_update_0_write.extract<464, 479>();
	stg12_stg12_update_0_write29_write(stg12_stg12_update_0_write29_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write30_res = stg12_update_0_write.extract<480, 495>();
	stg12_stg12_update_0_write30_write(stg12_stg12_update_0_write30_res, stg12, d0, d1, dynamic_address);
	hw_uint<16> stg12_stg12_update_0_write31_res = stg12_update_0_write.extract<496, 511>();
	stg12_stg12_update_0_write31_write(stg12_stg12_update_0_write31_res, stg12, d0, d1, dynamic_address);
}

// stg13_update_0_read
//	stg13_rd0
//	stg13_rd1
//	stg13_rd2
//	stg13_rd3
//	stg13_rd4
//	stg13_rd5
//	stg13_rd6
//	stg13_rd7
//	stg13_rd8
//	stg13_rd9
//	stg13_rd10
//	stg13_rd11
//	stg13_rd12
//	stg13_rd13
//	stg13_rd14
//	stg13_rd15
//	stg13_rd16
//	stg13_rd17
//	stg13_rd18
//	stg13_rd19
//	stg13_rd20
//	stg13_rd21
//	stg13_rd22
//	stg13_rd23
//	stg13_rd24
//	stg13_rd25
//	stg13_rd26
//	stg13_rd27
//	stg13_rd28
//	stg13_rd29
//	stg13_rd30
//	stg13_rd31
//	stg13_rd32
//	stg13_rd33
//	stg13_rd34
//	stg13_rd35
//	stg13_rd36
//	stg13_rd37
//	stg13_rd38
//	stg13_rd39
//	stg13_rd40
//	stg13_rd41
//	stg13_rd42
//	stg13_rd43
//	stg13_rd44
//	stg13_rd45
//	stg13_rd46
//	stg13_rd47
//	stg13_rd48
//	stg13_rd49
//	stg13_rd50
//	stg13_rd51
//	stg13_rd52
//	stg13_rd53
//	stg13_rd54
//	stg13_rd55
//	stg13_rd56
//	stg13_rd57
//	stg13_rd58
//	stg13_rd59
//	stg13_rd60
//	stg13_rd61
//	stg13_rd62
//	stg13_rd63
//	stg13_rd64
//	stg13_rd65
//	stg13_rd66
//	stg13_rd67
//	stg13_rd68
//	stg13_rd69
//	stg13_rd70
//	stg13_rd71
//	stg13_rd72
//	stg13_rd73
//	stg13_rd74
//	stg13_rd75
//	stg13_rd76
//	stg13_rd77
//	stg13_rd78
//	stg13_rd79
//	stg13_rd80
//	stg13_rd81
//	stg13_rd82
//	stg13_rd83
//	stg13_rd84
//	stg13_rd85
//	stg13_rd86
//	stg13_rd87
//	stg13_rd88
//	stg13_rd89
//	stg13_rd90
//	stg13_rd91
//	stg13_rd92
//	stg13_rd93
//	stg13_rd94
//	stg13_rd95
//	stg13_rd96
//	stg13_rd97
//	stg13_rd98
//	stg13_rd99
//	stg13_rd100
//	stg13_rd101
//	stg13_rd102
//	stg13_rd103
//	stg13_rd104
//	stg13_rd105
//	stg13_rd106
//	stg13_rd107
//	stg13_rd108
//	stg13_rd109
//	stg13_rd110
//	stg13_rd111
//	stg13_rd112
//	stg13_rd113
//	stg13_rd114
//	stg13_rd115
//	stg13_rd116
//	stg13_rd117
//	stg13_rd118
//	stg13_rd119
//	stg13_rd120
//	stg13_rd121
//	stg13_rd122
//	stg13_rd123
//	stg13_rd124
//	stg13_rd125
//	stg13_rd126
//	stg13_rd127
inline hw_uint<2048> stg12_stg13_update_0_read_bundle_read(stg12_cache& stg12, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg13_rd0
    // stg13_rd1
    // stg13_rd2
    // stg13_rd3
    // stg13_rd4
    // stg13_rd5
    // stg13_rd6
    // stg13_rd7
    // stg13_rd8
    // stg13_rd9
    // stg13_rd10
    // stg13_rd11
    // stg13_rd12
    // stg13_rd13
    // stg13_rd14
    // stg13_rd15
    // stg13_rd16
    // stg13_rd17
    // stg13_rd18
    // stg13_rd19
    // stg13_rd20
    // stg13_rd21
    // stg13_rd22
    // stg13_rd23
    // stg13_rd24
    // stg13_rd25
    // stg13_rd26
    // stg13_rd27
    // stg13_rd28
    // stg13_rd29
    // stg13_rd30
    // stg13_rd31
    // stg13_rd32
    // stg13_rd33
    // stg13_rd34
    // stg13_rd35
    // stg13_rd36
    // stg13_rd37
    // stg13_rd38
    // stg13_rd39
    // stg13_rd40
    // stg13_rd41
    // stg13_rd42
    // stg13_rd43
    // stg13_rd44
    // stg13_rd45
    // stg13_rd46
    // stg13_rd47
    // stg13_rd48
    // stg13_rd49
    // stg13_rd50
    // stg13_rd51
    // stg13_rd52
    // stg13_rd53
    // stg13_rd54
    // stg13_rd55
    // stg13_rd56
    // stg13_rd57
    // stg13_rd58
    // stg13_rd59
    // stg13_rd60
    // stg13_rd61
    // stg13_rd62
    // stg13_rd63
    // stg13_rd64
    // stg13_rd65
    // stg13_rd66
    // stg13_rd67
    // stg13_rd68
    // stg13_rd69
    // stg13_rd70
    // stg13_rd71
    // stg13_rd72
    // stg13_rd73
    // stg13_rd74
    // stg13_rd75
    // stg13_rd76
    // stg13_rd77
    // stg13_rd78
    // stg13_rd79
    // stg13_rd80
    // stg13_rd81
    // stg13_rd82
    // stg13_rd83
    // stg13_rd84
    // stg13_rd85
    // stg13_rd86
    // stg13_rd87
    // stg13_rd88
    // stg13_rd89
    // stg13_rd90
    // stg13_rd91
    // stg13_rd92
    // stg13_rd93
    // stg13_rd94
    // stg13_rd95
    // stg13_rd96
    // stg13_rd97
    // stg13_rd98
    // stg13_rd99
    // stg13_rd100
    // stg13_rd101
    // stg13_rd102
    // stg13_rd103
    // stg13_rd104
    // stg13_rd105
    // stg13_rd106
    // stg13_rd107
    // stg13_rd108
    // stg13_rd109
    // stg13_rd110
    // stg13_rd111
    // stg13_rd112
    // stg13_rd113
    // stg13_rd114
    // stg13_rd115
    // stg13_rd116
    // stg13_rd117
    // stg13_rd118
    // stg13_rd119
    // stg13_rd120
    // stg13_rd121
    // stg13_rd122
    // stg13_rd123
    // stg13_rd124
    // stg13_rd125
    // stg13_rd126
    // stg13_rd127

	hw_uint<2048> result;
	hw_uint<16> stg13_rd0_res = stg13_rd0_select(stg12, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg13_rd0_res);
	hw_uint<16> stg13_rd1_res = stg13_rd1_select(stg12, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg13_rd1_res);
	hw_uint<16> stg13_rd2_res = stg13_rd2_select(stg12, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg13_rd2_res);
	hw_uint<16> stg13_rd3_res = stg13_rd3_select(stg12, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg13_rd3_res);
	hw_uint<16> stg13_rd4_res = stg13_rd4_select(stg12, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg13_rd4_res);
	hw_uint<16> stg13_rd5_res = stg13_rd5_select(stg12, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg13_rd5_res);
	hw_uint<16> stg13_rd6_res = stg13_rd6_select(stg12, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg13_rd6_res);
	hw_uint<16> stg13_rd7_res = stg13_rd7_select(stg12, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg13_rd7_res);
	hw_uint<16> stg13_rd8_res = stg13_rd8_select(stg12, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg13_rd8_res);
	hw_uint<16> stg13_rd9_res = stg13_rd9_select(stg12, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg13_rd9_res);
	hw_uint<16> stg13_rd10_res = stg13_rd10_select(stg12, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg13_rd10_res);
	hw_uint<16> stg13_rd11_res = stg13_rd11_select(stg12, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg13_rd11_res);
	hw_uint<16> stg13_rd12_res = stg13_rd12_select(stg12, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg13_rd12_res);
	hw_uint<16> stg13_rd13_res = stg13_rd13_select(stg12, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg13_rd13_res);
	hw_uint<16> stg13_rd14_res = stg13_rd14_select(stg12, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg13_rd14_res);
	hw_uint<16> stg13_rd15_res = stg13_rd15_select(stg12, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg13_rd15_res);
	hw_uint<16> stg13_rd16_res = stg13_rd16_select(stg12, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg13_rd16_res);
	hw_uint<16> stg13_rd17_res = stg13_rd17_select(stg12, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg13_rd17_res);
	hw_uint<16> stg13_rd18_res = stg13_rd18_select(stg12, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg13_rd18_res);
	hw_uint<16> stg13_rd19_res = stg13_rd19_select(stg12, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg13_rd19_res);
	hw_uint<16> stg13_rd20_res = stg13_rd20_select(stg12, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg13_rd20_res);
	hw_uint<16> stg13_rd21_res = stg13_rd21_select(stg12, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg13_rd21_res);
	hw_uint<16> stg13_rd22_res = stg13_rd22_select(stg12, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg13_rd22_res);
	hw_uint<16> stg13_rd23_res = stg13_rd23_select(stg12, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg13_rd23_res);
	hw_uint<16> stg13_rd24_res = stg13_rd24_select(stg12, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg13_rd24_res);
	hw_uint<16> stg13_rd25_res = stg13_rd25_select(stg12, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg13_rd25_res);
	hw_uint<16> stg13_rd26_res = stg13_rd26_select(stg12, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg13_rd26_res);
	hw_uint<16> stg13_rd27_res = stg13_rd27_select(stg12, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg13_rd27_res);
	hw_uint<16> stg13_rd28_res = stg13_rd28_select(stg12, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg13_rd28_res);
	hw_uint<16> stg13_rd29_res = stg13_rd29_select(stg12, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg13_rd29_res);
	hw_uint<16> stg13_rd30_res = stg13_rd30_select(stg12, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg13_rd30_res);
	hw_uint<16> stg13_rd31_res = stg13_rd31_select(stg12, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg13_rd31_res);
	hw_uint<16> stg13_rd32_res = stg13_rd32_select(stg12, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg13_rd32_res);
	hw_uint<16> stg13_rd33_res = stg13_rd33_select(stg12, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg13_rd33_res);
	hw_uint<16> stg13_rd34_res = stg13_rd34_select(stg12, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg13_rd34_res);
	hw_uint<16> stg13_rd35_res = stg13_rd35_select(stg12, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg13_rd35_res);
	hw_uint<16> stg13_rd36_res = stg13_rd36_select(stg12, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg13_rd36_res);
	hw_uint<16> stg13_rd37_res = stg13_rd37_select(stg12, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg13_rd37_res);
	hw_uint<16> stg13_rd38_res = stg13_rd38_select(stg12, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg13_rd38_res);
	hw_uint<16> stg13_rd39_res = stg13_rd39_select(stg12, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg13_rd39_res);
	hw_uint<16> stg13_rd40_res = stg13_rd40_select(stg12, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg13_rd40_res);
	hw_uint<16> stg13_rd41_res = stg13_rd41_select(stg12, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg13_rd41_res);
	hw_uint<16> stg13_rd42_res = stg13_rd42_select(stg12, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg13_rd42_res);
	hw_uint<16> stg13_rd43_res = stg13_rd43_select(stg12, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg13_rd43_res);
	hw_uint<16> stg13_rd44_res = stg13_rd44_select(stg12, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg13_rd44_res);
	hw_uint<16> stg13_rd45_res = stg13_rd45_select(stg12, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg13_rd45_res);
	hw_uint<16> stg13_rd46_res = stg13_rd46_select(stg12, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg13_rd46_res);
	hw_uint<16> stg13_rd47_res = stg13_rd47_select(stg12, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg13_rd47_res);
	hw_uint<16> stg13_rd48_res = stg13_rd48_select(stg12, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg13_rd48_res);
	hw_uint<16> stg13_rd49_res = stg13_rd49_select(stg12, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg13_rd49_res);
	hw_uint<16> stg13_rd50_res = stg13_rd50_select(stg12, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg13_rd50_res);
	hw_uint<16> stg13_rd51_res = stg13_rd51_select(stg12, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg13_rd51_res);
	hw_uint<16> stg13_rd52_res = stg13_rd52_select(stg12, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg13_rd52_res);
	hw_uint<16> stg13_rd53_res = stg13_rd53_select(stg12, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg13_rd53_res);
	hw_uint<16> stg13_rd54_res = stg13_rd54_select(stg12, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg13_rd54_res);
	hw_uint<16> stg13_rd55_res = stg13_rd55_select(stg12, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg13_rd55_res);
	hw_uint<16> stg13_rd56_res = stg13_rd56_select(stg12, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg13_rd56_res);
	hw_uint<16> stg13_rd57_res = stg13_rd57_select(stg12, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg13_rd57_res);
	hw_uint<16> stg13_rd58_res = stg13_rd58_select(stg12, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg13_rd58_res);
	hw_uint<16> stg13_rd59_res = stg13_rd59_select(stg12, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg13_rd59_res);
	hw_uint<16> stg13_rd60_res = stg13_rd60_select(stg12, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg13_rd60_res);
	hw_uint<16> stg13_rd61_res = stg13_rd61_select(stg12, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg13_rd61_res);
	hw_uint<16> stg13_rd62_res = stg13_rd62_select(stg12, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg13_rd62_res);
	hw_uint<16> stg13_rd63_res = stg13_rd63_select(stg12, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg13_rd63_res);
	hw_uint<16> stg13_rd64_res = stg13_rd64_select(stg12, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg13_rd64_res);
	hw_uint<16> stg13_rd65_res = stg13_rd65_select(stg12, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg13_rd65_res);
	hw_uint<16> stg13_rd66_res = stg13_rd66_select(stg12, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg13_rd66_res);
	hw_uint<16> stg13_rd67_res = stg13_rd67_select(stg12, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg13_rd67_res);
	hw_uint<16> stg13_rd68_res = stg13_rd68_select(stg12, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg13_rd68_res);
	hw_uint<16> stg13_rd69_res = stg13_rd69_select(stg12, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg13_rd69_res);
	hw_uint<16> stg13_rd70_res = stg13_rd70_select(stg12, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg13_rd70_res);
	hw_uint<16> stg13_rd71_res = stg13_rd71_select(stg12, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg13_rd71_res);
	hw_uint<16> stg13_rd72_res = stg13_rd72_select(stg12, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg13_rd72_res);
	hw_uint<16> stg13_rd73_res = stg13_rd73_select(stg12, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg13_rd73_res);
	hw_uint<16> stg13_rd74_res = stg13_rd74_select(stg12, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg13_rd74_res);
	hw_uint<16> stg13_rd75_res = stg13_rd75_select(stg12, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg13_rd75_res);
	hw_uint<16> stg13_rd76_res = stg13_rd76_select(stg12, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg13_rd76_res);
	hw_uint<16> stg13_rd77_res = stg13_rd77_select(stg12, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg13_rd77_res);
	hw_uint<16> stg13_rd78_res = stg13_rd78_select(stg12, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg13_rd78_res);
	hw_uint<16> stg13_rd79_res = stg13_rd79_select(stg12, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg13_rd79_res);
	hw_uint<16> stg13_rd80_res = stg13_rd80_select(stg12, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg13_rd80_res);
	hw_uint<16> stg13_rd81_res = stg13_rd81_select(stg12, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg13_rd81_res);
	hw_uint<16> stg13_rd82_res = stg13_rd82_select(stg12, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg13_rd82_res);
	hw_uint<16> stg13_rd83_res = stg13_rd83_select(stg12, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg13_rd83_res);
	hw_uint<16> stg13_rd84_res = stg13_rd84_select(stg12, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg13_rd84_res);
	hw_uint<16> stg13_rd85_res = stg13_rd85_select(stg12, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg13_rd85_res);
	hw_uint<16> stg13_rd86_res = stg13_rd86_select(stg12, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg13_rd86_res);
	hw_uint<16> stg13_rd87_res = stg13_rd87_select(stg12, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg13_rd87_res);
	hw_uint<16> stg13_rd88_res = stg13_rd88_select(stg12, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg13_rd88_res);
	hw_uint<16> stg13_rd89_res = stg13_rd89_select(stg12, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg13_rd89_res);
	hw_uint<16> stg13_rd90_res = stg13_rd90_select(stg12, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg13_rd90_res);
	hw_uint<16> stg13_rd91_res = stg13_rd91_select(stg12, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg13_rd91_res);
	hw_uint<16> stg13_rd92_res = stg13_rd92_select(stg12, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg13_rd92_res);
	hw_uint<16> stg13_rd93_res = stg13_rd93_select(stg12, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg13_rd93_res);
	hw_uint<16> stg13_rd94_res = stg13_rd94_select(stg12, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg13_rd94_res);
	hw_uint<16> stg13_rd95_res = stg13_rd95_select(stg12, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg13_rd95_res);
	hw_uint<16> stg13_rd96_res = stg13_rd96_select(stg12, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg13_rd96_res);
	hw_uint<16> stg13_rd97_res = stg13_rd97_select(stg12, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg13_rd97_res);
	hw_uint<16> stg13_rd98_res = stg13_rd98_select(stg12, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg13_rd98_res);
	hw_uint<16> stg13_rd99_res = stg13_rd99_select(stg12, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg13_rd99_res);
	hw_uint<16> stg13_rd100_res = stg13_rd100_select(stg12, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg13_rd100_res);
	hw_uint<16> stg13_rd101_res = stg13_rd101_select(stg12, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg13_rd101_res);
	hw_uint<16> stg13_rd102_res = stg13_rd102_select(stg12, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg13_rd102_res);
	hw_uint<16> stg13_rd103_res = stg13_rd103_select(stg12, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg13_rd103_res);
	hw_uint<16> stg13_rd104_res = stg13_rd104_select(stg12, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg13_rd104_res);
	hw_uint<16> stg13_rd105_res = stg13_rd105_select(stg12, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg13_rd105_res);
	hw_uint<16> stg13_rd106_res = stg13_rd106_select(stg12, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg13_rd106_res);
	hw_uint<16> stg13_rd107_res = stg13_rd107_select(stg12, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg13_rd107_res);
	hw_uint<16> stg13_rd108_res = stg13_rd108_select(stg12, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg13_rd108_res);
	hw_uint<16> stg13_rd109_res = stg13_rd109_select(stg12, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg13_rd109_res);
	hw_uint<16> stg13_rd110_res = stg13_rd110_select(stg12, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg13_rd110_res);
	hw_uint<16> stg13_rd111_res = stg13_rd111_select(stg12, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg13_rd111_res);
	hw_uint<16> stg13_rd112_res = stg13_rd112_select(stg12, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg13_rd112_res);
	hw_uint<16> stg13_rd113_res = stg13_rd113_select(stg12, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg13_rd113_res);
	hw_uint<16> stg13_rd114_res = stg13_rd114_select(stg12, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg13_rd114_res);
	hw_uint<16> stg13_rd115_res = stg13_rd115_select(stg12, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg13_rd115_res);
	hw_uint<16> stg13_rd116_res = stg13_rd116_select(stg12, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg13_rd116_res);
	hw_uint<16> stg13_rd117_res = stg13_rd117_select(stg12, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg13_rd117_res);
	hw_uint<16> stg13_rd118_res = stg13_rd118_select(stg12, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg13_rd118_res);
	hw_uint<16> stg13_rd119_res = stg13_rd119_select(stg12, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg13_rd119_res);
	hw_uint<16> stg13_rd120_res = stg13_rd120_select(stg12, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg13_rd120_res);
	hw_uint<16> stg13_rd121_res = stg13_rd121_select(stg12, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg13_rd121_res);
	hw_uint<16> stg13_rd122_res = stg13_rd122_select(stg12, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg13_rd122_res);
	hw_uint<16> stg13_rd123_res = stg13_rd123_select(stg12, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg13_rd123_res);
	hw_uint<16> stg13_rd124_res = stg13_rd124_select(stg12, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg13_rd124_res);
	hw_uint<16> stg13_rd125_res = stg13_rd125_select(stg12, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg13_rd125_res);
	hw_uint<16> stg13_rd126_res = stg13_rd126_select(stg12, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg13_rd126_res);
	hw_uint<16> stg13_rd127_res = stg13_rd127_select(stg12, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg13_rd127_res);
	return result;
}

struct stg13_stg13_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-160, 2080], [0, 1084]}
	// Capacity: 74
	// # of read delays: 4
  // 0, 1, 72, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 70> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_71() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_72() {
		return f4;
	}

	inline hw_uint<16> peek_73() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 70
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 70 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-159, 2049], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-150, 2058], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-149, 2059], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-148, 2060], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-147, 2061], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-146, 2062], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-145, 2063], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-144, 2064], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-143, 2065], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-142, 2066], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-141, 2067], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-158, 2050], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-140, 2068], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-139, 2069], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-138, 2070], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-137, 2071], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-136, 2072], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-135, 2073], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-134, 2074], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-133, 2075], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-132, 2076], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-131, 2077], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-157, 2051], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-130, 2078], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-161, 2079], [0, 1085]}
	// Capacity: 75
	// # of read delays: 4
  // 0, 1, 73, 74
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}

	inline hw_uint<16> peek_74() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-156, 2052], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-155, 2053], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-154, 2054], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-153, 2055], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-152, 2056], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-151, 2057], [0, 1085]}
	// Capacity: 74
	// # of read delays: 3
  // 0, 1, 73
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 71> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_72() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_73() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 71
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 71 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_cache {
  // # of banks: 32
  stg13_stg13_update_0_write0_merged_banks_4_cache stg13_stg13_update_0_write0_merged_banks_4;
  stg13_stg13_update_0_write1_merged_banks_4_cache stg13_stg13_update_0_write1_merged_banks_4;
  stg13_stg13_update_0_write10_merged_banks_4_cache stg13_stg13_update_0_write10_merged_banks_4;
  stg13_stg13_update_0_write11_merged_banks_4_cache stg13_stg13_update_0_write11_merged_banks_4;
  stg13_stg13_update_0_write12_merged_banks_4_cache stg13_stg13_update_0_write12_merged_banks_4;
  stg13_stg13_update_0_write13_merged_banks_4_cache stg13_stg13_update_0_write13_merged_banks_4;
  stg13_stg13_update_0_write14_merged_banks_4_cache stg13_stg13_update_0_write14_merged_banks_4;
  stg13_stg13_update_0_write15_merged_banks_4_cache stg13_stg13_update_0_write15_merged_banks_4;
  stg13_stg13_update_0_write16_merged_banks_4_cache stg13_stg13_update_0_write16_merged_banks_4;
  stg13_stg13_update_0_write17_merged_banks_4_cache stg13_stg13_update_0_write17_merged_banks_4;
  stg13_stg13_update_0_write18_merged_banks_4_cache stg13_stg13_update_0_write18_merged_banks_4;
  stg13_stg13_update_0_write19_merged_banks_4_cache stg13_stg13_update_0_write19_merged_banks_4;
  stg13_stg13_update_0_write2_merged_banks_4_cache stg13_stg13_update_0_write2_merged_banks_4;
  stg13_stg13_update_0_write20_merged_banks_4_cache stg13_stg13_update_0_write20_merged_banks_4;
  stg13_stg13_update_0_write21_merged_banks_4_cache stg13_stg13_update_0_write21_merged_banks_4;
  stg13_stg13_update_0_write22_merged_banks_4_cache stg13_stg13_update_0_write22_merged_banks_4;
  stg13_stg13_update_0_write23_merged_banks_4_cache stg13_stg13_update_0_write23_merged_banks_4;
  stg13_stg13_update_0_write24_merged_banks_4_cache stg13_stg13_update_0_write24_merged_banks_4;
  stg13_stg13_update_0_write25_merged_banks_4_cache stg13_stg13_update_0_write25_merged_banks_4;
  stg13_stg13_update_0_write26_merged_banks_4_cache stg13_stg13_update_0_write26_merged_banks_4;
  stg13_stg13_update_0_write27_merged_banks_4_cache stg13_stg13_update_0_write27_merged_banks_4;
  stg13_stg13_update_0_write28_merged_banks_4_cache stg13_stg13_update_0_write28_merged_banks_4;
  stg13_stg13_update_0_write29_merged_banks_4_cache stg13_stg13_update_0_write29_merged_banks_4;
  stg13_stg13_update_0_write3_merged_banks_4_cache stg13_stg13_update_0_write3_merged_banks_4;
  stg13_stg13_update_0_write30_merged_banks_4_cache stg13_stg13_update_0_write30_merged_banks_4;
  stg13_stg13_update_0_write31_merged_banks_4_cache stg13_stg13_update_0_write31_merged_banks_4;
  stg13_stg13_update_0_write4_merged_banks_4_cache stg13_stg13_update_0_write4_merged_banks_4;
  stg13_stg13_update_0_write5_merged_banks_4_cache stg13_stg13_update_0_write5_merged_banks_4;
  stg13_stg13_update_0_write6_merged_banks_4_cache stg13_stg13_update_0_write6_merged_banks_4;
  stg13_stg13_update_0_write7_merged_banks_4_cache stg13_stg13_update_0_write7_merged_banks_4;
  stg13_stg13_update_0_write8_merged_banks_4_cache stg13_stg13_update_0_write8_merged_banks_4;
  stg13_stg13_update_0_write9_merged_banks_4_cache stg13_stg13_update_0_write9_merged_banks_4;
};



inline void stg13_stg13_update_0_write0_write(hw_uint<16>& stg13_stg13_update_0_write0, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write0_merged_banks_4.push(stg13_stg13_update_0_write0);
}

inline void stg13_stg13_update_0_write1_write(hw_uint<16>& stg13_stg13_update_0_write1, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write1_merged_banks_4.push(stg13_stg13_update_0_write1);
}

inline void stg13_stg13_update_0_write10_write(hw_uint<16>& stg13_stg13_update_0_write10, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write10_merged_banks_4.push(stg13_stg13_update_0_write10);
}

inline void stg13_stg13_update_0_write11_write(hw_uint<16>& stg13_stg13_update_0_write11, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write11_merged_banks_4.push(stg13_stg13_update_0_write11);
}

inline void stg13_stg13_update_0_write12_write(hw_uint<16>& stg13_stg13_update_0_write12, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write12_merged_banks_4.push(stg13_stg13_update_0_write12);
}

inline void stg13_stg13_update_0_write13_write(hw_uint<16>& stg13_stg13_update_0_write13, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write13_merged_banks_4.push(stg13_stg13_update_0_write13);
}

inline void stg13_stg13_update_0_write14_write(hw_uint<16>& stg13_stg13_update_0_write14, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write14_merged_banks_4.push(stg13_stg13_update_0_write14);
}

inline void stg13_stg13_update_0_write15_write(hw_uint<16>& stg13_stg13_update_0_write15, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write15_merged_banks_4.push(stg13_stg13_update_0_write15);
}

inline void stg13_stg13_update_0_write16_write(hw_uint<16>& stg13_stg13_update_0_write16, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write16_merged_banks_4.push(stg13_stg13_update_0_write16);
}

inline void stg13_stg13_update_0_write17_write(hw_uint<16>& stg13_stg13_update_0_write17, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write17_merged_banks_4.push(stg13_stg13_update_0_write17);
}

inline void stg13_stg13_update_0_write18_write(hw_uint<16>& stg13_stg13_update_0_write18, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write18_merged_banks_4.push(stg13_stg13_update_0_write18);
}

inline void stg13_stg13_update_0_write19_write(hw_uint<16>& stg13_stg13_update_0_write19, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write19_merged_banks_4.push(stg13_stg13_update_0_write19);
}

inline void stg13_stg13_update_0_write2_write(hw_uint<16>& stg13_stg13_update_0_write2, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write2_merged_banks_4.push(stg13_stg13_update_0_write2);
}

inline void stg13_stg13_update_0_write20_write(hw_uint<16>& stg13_stg13_update_0_write20, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write20_merged_banks_4.push(stg13_stg13_update_0_write20);
}

inline void stg13_stg13_update_0_write21_write(hw_uint<16>& stg13_stg13_update_0_write21, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write21_merged_banks_4.push(stg13_stg13_update_0_write21);
}

inline void stg13_stg13_update_0_write22_write(hw_uint<16>& stg13_stg13_update_0_write22, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write22_merged_banks_4.push(stg13_stg13_update_0_write22);
}

inline void stg13_stg13_update_0_write23_write(hw_uint<16>& stg13_stg13_update_0_write23, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write23_merged_banks_4.push(stg13_stg13_update_0_write23);
}

inline void stg13_stg13_update_0_write24_write(hw_uint<16>& stg13_stg13_update_0_write24, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write24_merged_banks_4.push(stg13_stg13_update_0_write24);
}

inline void stg13_stg13_update_0_write25_write(hw_uint<16>& stg13_stg13_update_0_write25, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write25_merged_banks_4.push(stg13_stg13_update_0_write25);
}

inline void stg13_stg13_update_0_write26_write(hw_uint<16>& stg13_stg13_update_0_write26, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write26_merged_banks_4.push(stg13_stg13_update_0_write26);
}

inline void stg13_stg13_update_0_write27_write(hw_uint<16>& stg13_stg13_update_0_write27, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write27_merged_banks_4.push(stg13_stg13_update_0_write27);
}

inline void stg13_stg13_update_0_write28_write(hw_uint<16>& stg13_stg13_update_0_write28, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write28_merged_banks_4.push(stg13_stg13_update_0_write28);
}

inline void stg13_stg13_update_0_write29_write(hw_uint<16>& stg13_stg13_update_0_write29, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write29_merged_banks_4.push(stg13_stg13_update_0_write29);
}

inline void stg13_stg13_update_0_write3_write(hw_uint<16>& stg13_stg13_update_0_write3, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write3_merged_banks_4.push(stg13_stg13_update_0_write3);
}

inline void stg13_stg13_update_0_write30_write(hw_uint<16>& stg13_stg13_update_0_write30, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write30_merged_banks_4.push(stg13_stg13_update_0_write30);
}

inline void stg13_stg13_update_0_write31_write(hw_uint<16>& stg13_stg13_update_0_write31, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write31_merged_banks_4.push(stg13_stg13_update_0_write31);
}

inline void stg13_stg13_update_0_write4_write(hw_uint<16>& stg13_stg13_update_0_write4, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write4_merged_banks_4.push(stg13_stg13_update_0_write4);
}

inline void stg13_stg13_update_0_write5_write(hw_uint<16>& stg13_stg13_update_0_write5, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write5_merged_banks_4.push(stg13_stg13_update_0_write5);
}

inline void stg13_stg13_update_0_write6_write(hw_uint<16>& stg13_stg13_update_0_write6, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write6_merged_banks_4.push(stg13_stg13_update_0_write6);
}

inline void stg13_stg13_update_0_write7_write(hw_uint<16>& stg13_stg13_update_0_write7, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write7_merged_banks_4.push(stg13_stg13_update_0_write7);
}

inline void stg13_stg13_update_0_write8_write(hw_uint<16>& stg13_stg13_update_0_write8, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write8_merged_banks_4.push(stg13_stg13_update_0_write8);
}

inline void stg13_stg13_update_0_write9_write(hw_uint<16>& stg13_stg13_update_0_write9, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  stg13.stg13_stg13_update_0_write9_merged_banks_4.push(stg13_stg13_update_0_write9);
}

inline hw_uint<16> stg14_rd0_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd0 read pattern: { stg14_update_0[d0, d1] -> stg13[-1 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write31 = stg13.stg13_stg13_update_0_write31_merged_banks_4.peek_74();
  return value_stg13_stg13_update_0_write31;
  return 0;
}

inline hw_uint<16> stg14_rd1_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd1 read pattern: { stg14_update_0[d0, d1] -> stg13[32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write0 = stg13.stg13_stg13_update_0_write0_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write0;
  return 0;
}

inline hw_uint<16> stg14_rd10_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd10 read pattern: { stg14_update_0[d0, d1] -> stg13[2 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write2 = stg13.stg13_stg13_update_0_write2_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write2;
  return 0;
}

inline hw_uint<16> stg14_rd100_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd100 read pattern: { stg14_update_0[d0, d1] -> stg13[24 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write24 = stg13.stg13_stg13_update_0_write24_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write24;
  return 0;
}

inline hw_uint<16> stg14_rd101_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd101 read pattern: { stg14_update_0[d0, d1] -> stg13[25 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write25 = stg13.stg13_stg13_update_0_write25_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write25;
  return 0;
}

inline hw_uint<16> stg14_rd102_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd102 read pattern: { stg14_update_0[d0, d1] -> stg13[25 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write25 = stg13.stg13_stg13_update_0_write25_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write25;
  return 0;
}

inline hw_uint<16> stg14_rd103_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd103 read pattern: { stg14_update_0[d0, d1] -> stg13[26 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write26 = stg13.stg13_stg13_update_0_write26_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write26;
  return 0;
}

inline hw_uint<16> stg14_rd104_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd104 read pattern: { stg14_update_0[d0, d1] -> stg13[25 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write25 = stg13.stg13_stg13_update_0_write25_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write25;
  return 0;
}

inline hw_uint<16> stg14_rd105_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd105 read pattern: { stg14_update_0[d0, d1] -> stg13[26 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write26 = stg13.stg13_stg13_update_0_write26_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write26;
  return 0;
}

inline hw_uint<16> stg14_rd106_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd106 read pattern: { stg14_update_0[d0, d1] -> stg13[26 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write26 = stg13.stg13_stg13_update_0_write26_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write26;
  return 0;
}

inline hw_uint<16> stg14_rd107_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd107 read pattern: { stg14_update_0[d0, d1] -> stg13[27 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write27 = stg13.stg13_stg13_update_0_write27_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write27;
  return 0;
}

inline hw_uint<16> stg14_rd108_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd108 read pattern: { stg14_update_0[d0, d1] -> stg13[26 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write26 = stg13.stg13_stg13_update_0_write26_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write26;
  return 0;
}

inline hw_uint<16> stg14_rd109_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd109 read pattern: { stg14_update_0[d0, d1] -> stg13[27 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write27 = stg13.stg13_stg13_update_0_write27_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write27;
  return 0;
}

inline hw_uint<16> stg14_rd11_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd11 read pattern: { stg14_update_0[d0, d1] -> stg13[3 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write3 = stg13.stg13_stg13_update_0_write3_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write3;
  return 0;
}

inline hw_uint<16> stg14_rd110_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd110 read pattern: { stg14_update_0[d0, d1] -> stg13[27 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write27 = stg13.stg13_stg13_update_0_write27_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write27;
  return 0;
}

inline hw_uint<16> stg14_rd111_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd111 read pattern: { stg14_update_0[d0, d1] -> stg13[28 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write28 = stg13.stg13_stg13_update_0_write28_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write28;
  return 0;
}

inline hw_uint<16> stg14_rd112_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd112 read pattern: { stg14_update_0[d0, d1] -> stg13[27 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write27 = stg13.stg13_stg13_update_0_write27_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write27;
  return 0;
}

inline hw_uint<16> stg14_rd113_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd113 read pattern: { stg14_update_0[d0, d1] -> stg13[28 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write28 = stg13.stg13_stg13_update_0_write28_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write28;
  return 0;
}

inline hw_uint<16> stg14_rd114_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd114 read pattern: { stg14_update_0[d0, d1] -> stg13[28 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write28 = stg13.stg13_stg13_update_0_write28_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write28;
  return 0;
}

inline hw_uint<16> stg14_rd115_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd115 read pattern: { stg14_update_0[d0, d1] -> stg13[29 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write29 = stg13.stg13_stg13_update_0_write29_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write29;
  return 0;
}

inline hw_uint<16> stg14_rd116_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd116 read pattern: { stg14_update_0[d0, d1] -> stg13[28 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write28 = stg13.stg13_stg13_update_0_write28_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write28;
  return 0;
}

inline hw_uint<16> stg14_rd117_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd117 read pattern: { stg14_update_0[d0, d1] -> stg13[29 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write29 = stg13.stg13_stg13_update_0_write29_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write29;
  return 0;
}

inline hw_uint<16> stg14_rd118_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd118 read pattern: { stg14_update_0[d0, d1] -> stg13[29 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write29 = stg13.stg13_stg13_update_0_write29_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write29;
  return 0;
}

inline hw_uint<16> stg14_rd119_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd119 read pattern: { stg14_update_0[d0, d1] -> stg13[30 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write30 = stg13.stg13_stg13_update_0_write30_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write30;
  return 0;
}

inline hw_uint<16> stg14_rd12_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd12 read pattern: { stg14_update_0[d0, d1] -> stg13[2 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write2 = stg13.stg13_stg13_update_0_write2_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write2;
  return 0;
}

inline hw_uint<16> stg14_rd120_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd120 read pattern: { stg14_update_0[d0, d1] -> stg13[29 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write29 = stg13.stg13_stg13_update_0_write29_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write29;
  return 0;
}

inline hw_uint<16> stg14_rd121_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd121 read pattern: { stg14_update_0[d0, d1] -> stg13[30 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write30 = stg13.stg13_stg13_update_0_write30_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write30;
  return 0;
}

inline hw_uint<16> stg14_rd122_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd122 read pattern: { stg14_update_0[d0, d1] -> stg13[30 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write30 = stg13.stg13_stg13_update_0_write30_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write30;
  return 0;
}

inline hw_uint<16> stg14_rd123_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd123 read pattern: { stg14_update_0[d0, d1] -> stg13[31 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write31 = stg13.stg13_stg13_update_0_write31_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write31;
  return 0;
}

inline hw_uint<16> stg14_rd124_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd124 read pattern: { stg14_update_0[d0, d1] -> stg13[30 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write30 = stg13.stg13_stg13_update_0_write30_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write30;
  return 0;
}

inline hw_uint<16> stg14_rd125_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd125 read pattern: { stg14_update_0[d0, d1] -> stg13[31 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write31 = stg13.stg13_stg13_update_0_write31_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write31;
  return 0;
}

inline hw_uint<16> stg14_rd126_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd126 read pattern: { stg14_update_0[d0, d1] -> stg13[31 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write31 = stg13.stg13_stg13_update_0_write31_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write31;
  return 0;
}

inline hw_uint<16> stg14_rd127_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd127 read pattern: { stg14_update_0[d0, d1] -> stg13[32 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write0 = stg13.stg13_stg13_update_0_write0_merged_banks_4.peek_72();
  return value_stg13_stg13_update_0_write0;
  return 0;
}

inline hw_uint<16> stg14_rd13_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd13 read pattern: { stg14_update_0[d0, d1] -> stg13[3 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write3 = stg13.stg13_stg13_update_0_write3_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write3;
  return 0;
}

inline hw_uint<16> stg14_rd14_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd14 read pattern: { stg14_update_0[d0, d1] -> stg13[3 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write3 = stg13.stg13_stg13_update_0_write3_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write3;
  return 0;
}

inline hw_uint<16> stg14_rd15_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd15 read pattern: { stg14_update_0[d0, d1] -> stg13[4 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write4 = stg13.stg13_stg13_update_0_write4_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write4;
  return 0;
}

inline hw_uint<16> stg14_rd16_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd16 read pattern: { stg14_update_0[d0, d1] -> stg13[3 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write3 = stg13.stg13_stg13_update_0_write3_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write3;
  return 0;
}

inline hw_uint<16> stg14_rd17_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd17 read pattern: { stg14_update_0[d0, d1] -> stg13[4 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write4 = stg13.stg13_stg13_update_0_write4_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write4;
  return 0;
}

inline hw_uint<16> stg14_rd18_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd18 read pattern: { stg14_update_0[d0, d1] -> stg13[4 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write4 = stg13.stg13_stg13_update_0_write4_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write4;
  return 0;
}

inline hw_uint<16> stg14_rd19_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd19 read pattern: { stg14_update_0[d0, d1] -> stg13[5 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write5 = stg13.stg13_stg13_update_0_write5_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write5;
  return 0;
}

inline hw_uint<16> stg14_rd2_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd2 read pattern: { stg14_update_0[d0, d1] -> stg13[32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write0 = stg13.stg13_stg13_update_0_write0_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write0;
  return 0;
}

inline hw_uint<16> stg14_rd20_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd20 read pattern: { stg14_update_0[d0, d1] -> stg13[4 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write4 = stg13.stg13_stg13_update_0_write4_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write4;
  return 0;
}

inline hw_uint<16> stg14_rd21_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd21 read pattern: { stg14_update_0[d0, d1] -> stg13[5 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write5 = stg13.stg13_stg13_update_0_write5_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write5;
  return 0;
}

inline hw_uint<16> stg14_rd22_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd22 read pattern: { stg14_update_0[d0, d1] -> stg13[5 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write5 = stg13.stg13_stg13_update_0_write5_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write5;
  return 0;
}

inline hw_uint<16> stg14_rd23_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd23 read pattern: { stg14_update_0[d0, d1] -> stg13[6 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write6 = stg13.stg13_stg13_update_0_write6_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write6;
  return 0;
}

inline hw_uint<16> stg14_rd24_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd24 read pattern: { stg14_update_0[d0, d1] -> stg13[5 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write5 = stg13.stg13_stg13_update_0_write5_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write5;
  return 0;
}

inline hw_uint<16> stg14_rd25_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd25 read pattern: { stg14_update_0[d0, d1] -> stg13[6 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write6 = stg13.stg13_stg13_update_0_write6_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write6;
  return 0;
}

inline hw_uint<16> stg14_rd26_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd26 read pattern: { stg14_update_0[d0, d1] -> stg13[6 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write6 = stg13.stg13_stg13_update_0_write6_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write6;
  return 0;
}

inline hw_uint<16> stg14_rd27_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd27 read pattern: { stg14_update_0[d0, d1] -> stg13[7 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write7 = stg13.stg13_stg13_update_0_write7_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write7;
  return 0;
}

inline hw_uint<16> stg14_rd28_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd28 read pattern: { stg14_update_0[d0, d1] -> stg13[6 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write6 = stg13.stg13_stg13_update_0_write6_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write6;
  return 0;
}

inline hw_uint<16> stg14_rd29_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd29 read pattern: { stg14_update_0[d0, d1] -> stg13[7 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write7 = stg13.stg13_stg13_update_0_write7_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write7;
  return 0;
}

inline hw_uint<16> stg14_rd3_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd3 read pattern: { stg14_update_0[d0, d1] -> stg13[1 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write1 = stg13.stg13_stg13_update_0_write1_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write1;
  return 0;
}

inline hw_uint<16> stg14_rd30_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd30 read pattern: { stg14_update_0[d0, d1] -> stg13[7 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write7 = stg13.stg13_stg13_update_0_write7_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write7;
  return 0;
}

inline hw_uint<16> stg14_rd31_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd31 read pattern: { stg14_update_0[d0, d1] -> stg13[8 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write8 = stg13.stg13_stg13_update_0_write8_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write8;
  return 0;
}

inline hw_uint<16> stg14_rd32_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd32 read pattern: { stg14_update_0[d0, d1] -> stg13[7 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write7 = stg13.stg13_stg13_update_0_write7_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write7;
  return 0;
}

inline hw_uint<16> stg14_rd33_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd33 read pattern: { stg14_update_0[d0, d1] -> stg13[8 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write8 = stg13.stg13_stg13_update_0_write8_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write8;
  return 0;
}

inline hw_uint<16> stg14_rd34_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd34 read pattern: { stg14_update_0[d0, d1] -> stg13[8 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write8 = stg13.stg13_stg13_update_0_write8_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write8;
  return 0;
}

inline hw_uint<16> stg14_rd35_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd35 read pattern: { stg14_update_0[d0, d1] -> stg13[9 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write9 = stg13.stg13_stg13_update_0_write9_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write9;
  return 0;
}

inline hw_uint<16> stg14_rd36_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd36 read pattern: { stg14_update_0[d0, d1] -> stg13[8 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write8 = stg13.stg13_stg13_update_0_write8_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write8;
  return 0;
}

inline hw_uint<16> stg14_rd37_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd37 read pattern: { stg14_update_0[d0, d1] -> stg13[9 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write9 = stg13.stg13_stg13_update_0_write9_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write9;
  return 0;
}

inline hw_uint<16> stg14_rd38_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd38 read pattern: { stg14_update_0[d0, d1] -> stg13[9 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write9 = stg13.stg13_stg13_update_0_write9_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write9;
  return 0;
}

inline hw_uint<16> stg14_rd39_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd39 read pattern: { stg14_update_0[d0, d1] -> stg13[10 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write10 = stg13.stg13_stg13_update_0_write10_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write10;
  return 0;
}

inline hw_uint<16> stg14_rd4_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd4 read pattern: { stg14_update_0[d0, d1] -> stg13[32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write0 = stg13.stg13_stg13_update_0_write0_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write0;
  return 0;
}

inline hw_uint<16> stg14_rd40_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd40 read pattern: { stg14_update_0[d0, d1] -> stg13[9 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write9 = stg13.stg13_stg13_update_0_write9_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write9;
  return 0;
}

inline hw_uint<16> stg14_rd41_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd41 read pattern: { stg14_update_0[d0, d1] -> stg13[10 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write10 = stg13.stg13_stg13_update_0_write10_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write10;
  return 0;
}

inline hw_uint<16> stg14_rd42_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd42 read pattern: { stg14_update_0[d0, d1] -> stg13[10 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write10 = stg13.stg13_stg13_update_0_write10_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write10;
  return 0;
}

inline hw_uint<16> stg14_rd43_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd43 read pattern: { stg14_update_0[d0, d1] -> stg13[11 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write11 = stg13.stg13_stg13_update_0_write11_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write11;
  return 0;
}

inline hw_uint<16> stg14_rd44_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd44 read pattern: { stg14_update_0[d0, d1] -> stg13[10 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write10 = stg13.stg13_stg13_update_0_write10_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write10;
  return 0;
}

inline hw_uint<16> stg14_rd45_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd45 read pattern: { stg14_update_0[d0, d1] -> stg13[11 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write11 = stg13.stg13_stg13_update_0_write11_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write11;
  return 0;
}

inline hw_uint<16> stg14_rd46_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd46 read pattern: { stg14_update_0[d0, d1] -> stg13[11 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write11 = stg13.stg13_stg13_update_0_write11_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write11;
  return 0;
}

inline hw_uint<16> stg14_rd47_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd47 read pattern: { stg14_update_0[d0, d1] -> stg13[12 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write12 = stg13.stg13_stg13_update_0_write12_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write12;
  return 0;
}

inline hw_uint<16> stg14_rd48_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd48 read pattern: { stg14_update_0[d0, d1] -> stg13[11 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write11 = stg13.stg13_stg13_update_0_write11_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write11;
  return 0;
}

inline hw_uint<16> stg14_rd49_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd49 read pattern: { stg14_update_0[d0, d1] -> stg13[12 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write12 = stg13.stg13_stg13_update_0_write12_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write12;
  return 0;
}

inline hw_uint<16> stg14_rd5_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd5 read pattern: { stg14_update_0[d0, d1] -> stg13[1 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write1 = stg13.stg13_stg13_update_0_write1_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write1;
  return 0;
}

inline hw_uint<16> stg14_rd50_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd50 read pattern: { stg14_update_0[d0, d1] -> stg13[12 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write12 = stg13.stg13_stg13_update_0_write12_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write12;
  return 0;
}

inline hw_uint<16> stg14_rd51_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd51 read pattern: { stg14_update_0[d0, d1] -> stg13[13 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write13 = stg13.stg13_stg13_update_0_write13_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write13;
  return 0;
}

inline hw_uint<16> stg14_rd52_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd52 read pattern: { stg14_update_0[d0, d1] -> stg13[12 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write12 = stg13.stg13_stg13_update_0_write12_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write12;
  return 0;
}

inline hw_uint<16> stg14_rd53_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd53 read pattern: { stg14_update_0[d0, d1] -> stg13[13 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write13 = stg13.stg13_stg13_update_0_write13_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write13;
  return 0;
}

inline hw_uint<16> stg14_rd54_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd54 read pattern: { stg14_update_0[d0, d1] -> stg13[13 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write13 = stg13.stg13_stg13_update_0_write13_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write13;
  return 0;
}

inline hw_uint<16> stg14_rd55_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd55 read pattern: { stg14_update_0[d0, d1] -> stg13[14 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write14 = stg13.stg13_stg13_update_0_write14_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write14;
  return 0;
}

inline hw_uint<16> stg14_rd56_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd56 read pattern: { stg14_update_0[d0, d1] -> stg13[13 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write13 = stg13.stg13_stg13_update_0_write13_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write13;
  return 0;
}

inline hw_uint<16> stg14_rd57_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd57 read pattern: { stg14_update_0[d0, d1] -> stg13[14 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write14 = stg13.stg13_stg13_update_0_write14_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write14;
  return 0;
}

inline hw_uint<16> stg14_rd58_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd58 read pattern: { stg14_update_0[d0, d1] -> stg13[14 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write14 = stg13.stg13_stg13_update_0_write14_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write14;
  return 0;
}

inline hw_uint<16> stg14_rd59_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd59 read pattern: { stg14_update_0[d0, d1] -> stg13[15 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write15 = stg13.stg13_stg13_update_0_write15_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write15;
  return 0;
}

inline hw_uint<16> stg14_rd6_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd6 read pattern: { stg14_update_0[d0, d1] -> stg13[1 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write1 = stg13.stg13_stg13_update_0_write1_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write1;
  return 0;
}

inline hw_uint<16> stg14_rd60_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd60 read pattern: { stg14_update_0[d0, d1] -> stg13[14 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write14 = stg13.stg13_stg13_update_0_write14_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write14;
  return 0;
}

inline hw_uint<16> stg14_rd61_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd61 read pattern: { stg14_update_0[d0, d1] -> stg13[15 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write15 = stg13.stg13_stg13_update_0_write15_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write15;
  return 0;
}

inline hw_uint<16> stg14_rd62_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd62 read pattern: { stg14_update_0[d0, d1] -> stg13[15 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write15 = stg13.stg13_stg13_update_0_write15_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write15;
  return 0;
}

inline hw_uint<16> stg14_rd63_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd63 read pattern: { stg14_update_0[d0, d1] -> stg13[16 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write16 = stg13.stg13_stg13_update_0_write16_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write16;
  return 0;
}

inline hw_uint<16> stg14_rd64_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd64 read pattern: { stg14_update_0[d0, d1] -> stg13[15 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write15 = stg13.stg13_stg13_update_0_write15_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write15;
  return 0;
}

inline hw_uint<16> stg14_rd65_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd65 read pattern: { stg14_update_0[d0, d1] -> stg13[16 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write16 = stg13.stg13_stg13_update_0_write16_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write16;
  return 0;
}

inline hw_uint<16> stg14_rd66_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd66 read pattern: { stg14_update_0[d0, d1] -> stg13[16 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write16 = stg13.stg13_stg13_update_0_write16_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write16;
  return 0;
}

inline hw_uint<16> stg14_rd67_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd67 read pattern: { stg14_update_0[d0, d1] -> stg13[17 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write17 = stg13.stg13_stg13_update_0_write17_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write17;
  return 0;
}

inline hw_uint<16> stg14_rd68_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd68 read pattern: { stg14_update_0[d0, d1] -> stg13[16 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write16 = stg13.stg13_stg13_update_0_write16_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write16;
  return 0;
}

inline hw_uint<16> stg14_rd69_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd69 read pattern: { stg14_update_0[d0, d1] -> stg13[17 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write17 = stg13.stg13_stg13_update_0_write17_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write17;
  return 0;
}

inline hw_uint<16> stg14_rd7_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd7 read pattern: { stg14_update_0[d0, d1] -> stg13[2 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write2 = stg13.stg13_stg13_update_0_write2_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write2;
  return 0;
}

inline hw_uint<16> stg14_rd70_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd70 read pattern: { stg14_update_0[d0, d1] -> stg13[17 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write17 = stg13.stg13_stg13_update_0_write17_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write17;
  return 0;
}

inline hw_uint<16> stg14_rd71_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd71 read pattern: { stg14_update_0[d0, d1] -> stg13[18 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write18 = stg13.stg13_stg13_update_0_write18_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write18;
  return 0;
}

inline hw_uint<16> stg14_rd72_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd72 read pattern: { stg14_update_0[d0, d1] -> stg13[17 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write17 = stg13.stg13_stg13_update_0_write17_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write17;
  return 0;
}

inline hw_uint<16> stg14_rd73_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd73 read pattern: { stg14_update_0[d0, d1] -> stg13[18 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write18 = stg13.stg13_stg13_update_0_write18_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write18;
  return 0;
}

inline hw_uint<16> stg14_rd74_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd74 read pattern: { stg14_update_0[d0, d1] -> stg13[18 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write18 = stg13.stg13_stg13_update_0_write18_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write18;
  return 0;
}

inline hw_uint<16> stg14_rd75_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd75 read pattern: { stg14_update_0[d0, d1] -> stg13[19 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write19 = stg13.stg13_stg13_update_0_write19_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write19;
  return 0;
}

inline hw_uint<16> stg14_rd76_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd76 read pattern: { stg14_update_0[d0, d1] -> stg13[18 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write18 = stg13.stg13_stg13_update_0_write18_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write18;
  return 0;
}

inline hw_uint<16> stg14_rd77_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd77 read pattern: { stg14_update_0[d0, d1] -> stg13[19 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write19 = stg13.stg13_stg13_update_0_write19_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write19;
  return 0;
}

inline hw_uint<16> stg14_rd78_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd78 read pattern: { stg14_update_0[d0, d1] -> stg13[19 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write19 = stg13.stg13_stg13_update_0_write19_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write19;
  return 0;
}

inline hw_uint<16> stg14_rd79_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd79 read pattern: { stg14_update_0[d0, d1] -> stg13[20 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write20 = stg13.stg13_stg13_update_0_write20_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write20;
  return 0;
}

inline hw_uint<16> stg14_rd8_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd8 read pattern: { stg14_update_0[d0, d1] -> stg13[1 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write1 = stg13.stg13_stg13_update_0_write1_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write1;
  return 0;
}

inline hw_uint<16> stg14_rd80_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd80 read pattern: { stg14_update_0[d0, d1] -> stg13[19 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write19 = stg13.stg13_stg13_update_0_write19_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write19;
  return 0;
}

inline hw_uint<16> stg14_rd81_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd81 read pattern: { stg14_update_0[d0, d1] -> stg13[20 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write20 = stg13.stg13_stg13_update_0_write20_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write20;
  return 0;
}

inline hw_uint<16> stg14_rd82_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd82 read pattern: { stg14_update_0[d0, d1] -> stg13[20 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write20 = stg13.stg13_stg13_update_0_write20_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write20;
  return 0;
}

inline hw_uint<16> stg14_rd83_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd83 read pattern: { stg14_update_0[d0, d1] -> stg13[21 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write21 = stg13.stg13_stg13_update_0_write21_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write21;
  return 0;
}

inline hw_uint<16> stg14_rd84_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd84 read pattern: { stg14_update_0[d0, d1] -> stg13[20 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write20 = stg13.stg13_stg13_update_0_write20_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write20;
  return 0;
}

inline hw_uint<16> stg14_rd85_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd85 read pattern: { stg14_update_0[d0, d1] -> stg13[21 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write21 = stg13.stg13_stg13_update_0_write21_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write21;
  return 0;
}

inline hw_uint<16> stg14_rd86_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd86 read pattern: { stg14_update_0[d0, d1] -> stg13[21 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write21 = stg13.stg13_stg13_update_0_write21_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write21;
  return 0;
}

inline hw_uint<16> stg14_rd87_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd87 read pattern: { stg14_update_0[d0, d1] -> stg13[22 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write22 = stg13.stg13_stg13_update_0_write22_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write22;
  return 0;
}

inline hw_uint<16> stg14_rd88_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd88 read pattern: { stg14_update_0[d0, d1] -> stg13[21 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write21 = stg13.stg13_stg13_update_0_write21_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write21;
  return 0;
}

inline hw_uint<16> stg14_rd89_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd89 read pattern: { stg14_update_0[d0, d1] -> stg13[22 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write22 = stg13.stg13_stg13_update_0_write22_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write22;
  return 0;
}

inline hw_uint<16> stg14_rd9_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd9 read pattern: { stg14_update_0[d0, d1] -> stg13[2 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write2 = stg13.stg13_stg13_update_0_write2_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write2;
  return 0;
}

inline hw_uint<16> stg14_rd90_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd90 read pattern: { stg14_update_0[d0, d1] -> stg13[22 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write22 = stg13.stg13_stg13_update_0_write22_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write22;
  return 0;
}

inline hw_uint<16> stg14_rd91_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd91 read pattern: { stg14_update_0[d0, d1] -> stg13[23 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write23 = stg13.stg13_stg13_update_0_write23_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write23;
  return 0;
}

inline hw_uint<16> stg14_rd92_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd92 read pattern: { stg14_update_0[d0, d1] -> stg13[22 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write22 = stg13.stg13_stg13_update_0_write22_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write22;
  return 0;
}

inline hw_uint<16> stg14_rd93_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd93 read pattern: { stg14_update_0[d0, d1] -> stg13[23 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write23 = stg13.stg13_stg13_update_0_write23_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write23;
  return 0;
}

inline hw_uint<16> stg14_rd94_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd94 read pattern: { stg14_update_0[d0, d1] -> stg13[23 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write23 = stg13.stg13_stg13_update_0_write23_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write23;
  return 0;
}

inline hw_uint<16> stg14_rd95_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd95 read pattern: { stg14_update_0[d0, d1] -> stg13[24 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write24 = stg13.stg13_stg13_update_0_write24_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write24;
  return 0;
}

inline hw_uint<16> stg14_rd96_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd96 read pattern: { stg14_update_0[d0, d1] -> stg13[23 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write23 = stg13.stg13_stg13_update_0_write23_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write23;
  return 0;
}

inline hw_uint<16> stg14_rd97_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd97 read pattern: { stg14_update_0[d0, d1] -> stg13[24 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write24 = stg13.stg13_stg13_update_0_write24_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write24;
  return 0;
}

inline hw_uint<16> stg14_rd98_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd98 read pattern: { stg14_update_0[d0, d1] -> stg13[24 + 32d0, 1 + d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write24 = stg13.stg13_stg13_update_0_write24_merged_banks_4.peek_1();
  return value_stg13_stg13_update_0_write24;
  return 0;
}

inline hw_uint<16> stg14_rd99_select(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_rd99 read pattern: { stg14_update_0[d0, d1] -> stg13[25 + 32d0, d1] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Read schedule : { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  // Write schedule: { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
  auto value_stg13_stg13_update_0_write25 = stg13.stg13_stg13_update_0_write25_merged_banks_4.peek_73();
  return value_stg13_stg13_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg13_update_0_write
//	stg13_stg13_update_0_write0
//	stg13_stg13_update_0_write1
//	stg13_stg13_update_0_write2
//	stg13_stg13_update_0_write3
//	stg13_stg13_update_0_write4
//	stg13_stg13_update_0_write5
//	stg13_stg13_update_0_write6
//	stg13_stg13_update_0_write7
//	stg13_stg13_update_0_write8
//	stg13_stg13_update_0_write9
//	stg13_stg13_update_0_write10
//	stg13_stg13_update_0_write11
//	stg13_stg13_update_0_write12
//	stg13_stg13_update_0_write13
//	stg13_stg13_update_0_write14
//	stg13_stg13_update_0_write15
//	stg13_stg13_update_0_write16
//	stg13_stg13_update_0_write17
//	stg13_stg13_update_0_write18
//	stg13_stg13_update_0_write19
//	stg13_stg13_update_0_write20
//	stg13_stg13_update_0_write21
//	stg13_stg13_update_0_write22
//	stg13_stg13_update_0_write23
//	stg13_stg13_update_0_write24
//	stg13_stg13_update_0_write25
//	stg13_stg13_update_0_write26
//	stg13_stg13_update_0_write27
//	stg13_stg13_update_0_write28
//	stg13_stg13_update_0_write29
//	stg13_stg13_update_0_write30
//	stg13_stg13_update_0_write31
inline void stg13_stg13_update_0_write_bundle_write(hw_uint<512>& stg13_update_0_write, stg13_cache& stg13, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg13_stg13_update_0_write0_res = stg13_update_0_write.extract<0, 15>();
	stg13_stg13_update_0_write0_write(stg13_stg13_update_0_write0_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write1_res = stg13_update_0_write.extract<16, 31>();
	stg13_stg13_update_0_write1_write(stg13_stg13_update_0_write1_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write2_res = stg13_update_0_write.extract<32, 47>();
	stg13_stg13_update_0_write2_write(stg13_stg13_update_0_write2_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write3_res = stg13_update_0_write.extract<48, 63>();
	stg13_stg13_update_0_write3_write(stg13_stg13_update_0_write3_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write4_res = stg13_update_0_write.extract<64, 79>();
	stg13_stg13_update_0_write4_write(stg13_stg13_update_0_write4_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write5_res = stg13_update_0_write.extract<80, 95>();
	stg13_stg13_update_0_write5_write(stg13_stg13_update_0_write5_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write6_res = stg13_update_0_write.extract<96, 111>();
	stg13_stg13_update_0_write6_write(stg13_stg13_update_0_write6_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write7_res = stg13_update_0_write.extract<112, 127>();
	stg13_stg13_update_0_write7_write(stg13_stg13_update_0_write7_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write8_res = stg13_update_0_write.extract<128, 143>();
	stg13_stg13_update_0_write8_write(stg13_stg13_update_0_write8_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write9_res = stg13_update_0_write.extract<144, 159>();
	stg13_stg13_update_0_write9_write(stg13_stg13_update_0_write9_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write10_res = stg13_update_0_write.extract<160, 175>();
	stg13_stg13_update_0_write10_write(stg13_stg13_update_0_write10_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write11_res = stg13_update_0_write.extract<176, 191>();
	stg13_stg13_update_0_write11_write(stg13_stg13_update_0_write11_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write12_res = stg13_update_0_write.extract<192, 207>();
	stg13_stg13_update_0_write12_write(stg13_stg13_update_0_write12_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write13_res = stg13_update_0_write.extract<208, 223>();
	stg13_stg13_update_0_write13_write(stg13_stg13_update_0_write13_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write14_res = stg13_update_0_write.extract<224, 239>();
	stg13_stg13_update_0_write14_write(stg13_stg13_update_0_write14_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write15_res = stg13_update_0_write.extract<240, 255>();
	stg13_stg13_update_0_write15_write(stg13_stg13_update_0_write15_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write16_res = stg13_update_0_write.extract<256, 271>();
	stg13_stg13_update_0_write16_write(stg13_stg13_update_0_write16_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write17_res = stg13_update_0_write.extract<272, 287>();
	stg13_stg13_update_0_write17_write(stg13_stg13_update_0_write17_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write18_res = stg13_update_0_write.extract<288, 303>();
	stg13_stg13_update_0_write18_write(stg13_stg13_update_0_write18_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write19_res = stg13_update_0_write.extract<304, 319>();
	stg13_stg13_update_0_write19_write(stg13_stg13_update_0_write19_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write20_res = stg13_update_0_write.extract<320, 335>();
	stg13_stg13_update_0_write20_write(stg13_stg13_update_0_write20_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write21_res = stg13_update_0_write.extract<336, 351>();
	stg13_stg13_update_0_write21_write(stg13_stg13_update_0_write21_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write22_res = stg13_update_0_write.extract<352, 367>();
	stg13_stg13_update_0_write22_write(stg13_stg13_update_0_write22_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write23_res = stg13_update_0_write.extract<368, 383>();
	stg13_stg13_update_0_write23_write(stg13_stg13_update_0_write23_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write24_res = stg13_update_0_write.extract<384, 399>();
	stg13_stg13_update_0_write24_write(stg13_stg13_update_0_write24_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write25_res = stg13_update_0_write.extract<400, 415>();
	stg13_stg13_update_0_write25_write(stg13_stg13_update_0_write25_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write26_res = stg13_update_0_write.extract<416, 431>();
	stg13_stg13_update_0_write26_write(stg13_stg13_update_0_write26_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write27_res = stg13_update_0_write.extract<432, 447>();
	stg13_stg13_update_0_write27_write(stg13_stg13_update_0_write27_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write28_res = stg13_update_0_write.extract<448, 463>();
	stg13_stg13_update_0_write28_write(stg13_stg13_update_0_write28_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write29_res = stg13_update_0_write.extract<464, 479>();
	stg13_stg13_update_0_write29_write(stg13_stg13_update_0_write29_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write30_res = stg13_update_0_write.extract<480, 495>();
	stg13_stg13_update_0_write30_write(stg13_stg13_update_0_write30_res, stg13, d0, d1, dynamic_address);
	hw_uint<16> stg13_stg13_update_0_write31_res = stg13_update_0_write.extract<496, 511>();
	stg13_stg13_update_0_write31_write(stg13_stg13_update_0_write31_res, stg13, d0, d1, dynamic_address);
}

// stg14_update_0_read
//	stg14_rd0
//	stg14_rd1
//	stg14_rd2
//	stg14_rd3
//	stg14_rd4
//	stg14_rd5
//	stg14_rd6
//	stg14_rd7
//	stg14_rd8
//	stg14_rd9
//	stg14_rd10
//	stg14_rd11
//	stg14_rd12
//	stg14_rd13
//	stg14_rd14
//	stg14_rd15
//	stg14_rd16
//	stg14_rd17
//	stg14_rd18
//	stg14_rd19
//	stg14_rd20
//	stg14_rd21
//	stg14_rd22
//	stg14_rd23
//	stg14_rd24
//	stg14_rd25
//	stg14_rd26
//	stg14_rd27
//	stg14_rd28
//	stg14_rd29
//	stg14_rd30
//	stg14_rd31
//	stg14_rd32
//	stg14_rd33
//	stg14_rd34
//	stg14_rd35
//	stg14_rd36
//	stg14_rd37
//	stg14_rd38
//	stg14_rd39
//	stg14_rd40
//	stg14_rd41
//	stg14_rd42
//	stg14_rd43
//	stg14_rd44
//	stg14_rd45
//	stg14_rd46
//	stg14_rd47
//	stg14_rd48
//	stg14_rd49
//	stg14_rd50
//	stg14_rd51
//	stg14_rd52
//	stg14_rd53
//	stg14_rd54
//	stg14_rd55
//	stg14_rd56
//	stg14_rd57
//	stg14_rd58
//	stg14_rd59
//	stg14_rd60
//	stg14_rd61
//	stg14_rd62
//	stg14_rd63
//	stg14_rd64
//	stg14_rd65
//	stg14_rd66
//	stg14_rd67
//	stg14_rd68
//	stg14_rd69
//	stg14_rd70
//	stg14_rd71
//	stg14_rd72
//	stg14_rd73
//	stg14_rd74
//	stg14_rd75
//	stg14_rd76
//	stg14_rd77
//	stg14_rd78
//	stg14_rd79
//	stg14_rd80
//	stg14_rd81
//	stg14_rd82
//	stg14_rd83
//	stg14_rd84
//	stg14_rd85
//	stg14_rd86
//	stg14_rd87
//	stg14_rd88
//	stg14_rd89
//	stg14_rd90
//	stg14_rd91
//	stg14_rd92
//	stg14_rd93
//	stg14_rd94
//	stg14_rd95
//	stg14_rd96
//	stg14_rd97
//	stg14_rd98
//	stg14_rd99
//	stg14_rd100
//	stg14_rd101
//	stg14_rd102
//	stg14_rd103
//	stg14_rd104
//	stg14_rd105
//	stg14_rd106
//	stg14_rd107
//	stg14_rd108
//	stg14_rd109
//	stg14_rd110
//	stg14_rd111
//	stg14_rd112
//	stg14_rd113
//	stg14_rd114
//	stg14_rd115
//	stg14_rd116
//	stg14_rd117
//	stg14_rd118
//	stg14_rd119
//	stg14_rd120
//	stg14_rd121
//	stg14_rd122
//	stg14_rd123
//	stg14_rd124
//	stg14_rd125
//	stg14_rd126
//	stg14_rd127
inline hw_uint<2048> stg13_stg14_update_0_read_bundle_read(stg13_cache& stg13, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg14_rd0
    // stg14_rd1
    // stg14_rd2
    // stg14_rd3
    // stg14_rd4
    // stg14_rd5
    // stg14_rd6
    // stg14_rd7
    // stg14_rd8
    // stg14_rd9
    // stg14_rd10
    // stg14_rd11
    // stg14_rd12
    // stg14_rd13
    // stg14_rd14
    // stg14_rd15
    // stg14_rd16
    // stg14_rd17
    // stg14_rd18
    // stg14_rd19
    // stg14_rd20
    // stg14_rd21
    // stg14_rd22
    // stg14_rd23
    // stg14_rd24
    // stg14_rd25
    // stg14_rd26
    // stg14_rd27
    // stg14_rd28
    // stg14_rd29
    // stg14_rd30
    // stg14_rd31
    // stg14_rd32
    // stg14_rd33
    // stg14_rd34
    // stg14_rd35
    // stg14_rd36
    // stg14_rd37
    // stg14_rd38
    // stg14_rd39
    // stg14_rd40
    // stg14_rd41
    // stg14_rd42
    // stg14_rd43
    // stg14_rd44
    // stg14_rd45
    // stg14_rd46
    // stg14_rd47
    // stg14_rd48
    // stg14_rd49
    // stg14_rd50
    // stg14_rd51
    // stg14_rd52
    // stg14_rd53
    // stg14_rd54
    // stg14_rd55
    // stg14_rd56
    // stg14_rd57
    // stg14_rd58
    // stg14_rd59
    // stg14_rd60
    // stg14_rd61
    // stg14_rd62
    // stg14_rd63
    // stg14_rd64
    // stg14_rd65
    // stg14_rd66
    // stg14_rd67
    // stg14_rd68
    // stg14_rd69
    // stg14_rd70
    // stg14_rd71
    // stg14_rd72
    // stg14_rd73
    // stg14_rd74
    // stg14_rd75
    // stg14_rd76
    // stg14_rd77
    // stg14_rd78
    // stg14_rd79
    // stg14_rd80
    // stg14_rd81
    // stg14_rd82
    // stg14_rd83
    // stg14_rd84
    // stg14_rd85
    // stg14_rd86
    // stg14_rd87
    // stg14_rd88
    // stg14_rd89
    // stg14_rd90
    // stg14_rd91
    // stg14_rd92
    // stg14_rd93
    // stg14_rd94
    // stg14_rd95
    // stg14_rd96
    // stg14_rd97
    // stg14_rd98
    // stg14_rd99
    // stg14_rd100
    // stg14_rd101
    // stg14_rd102
    // stg14_rd103
    // stg14_rd104
    // stg14_rd105
    // stg14_rd106
    // stg14_rd107
    // stg14_rd108
    // stg14_rd109
    // stg14_rd110
    // stg14_rd111
    // stg14_rd112
    // stg14_rd113
    // stg14_rd114
    // stg14_rd115
    // stg14_rd116
    // stg14_rd117
    // stg14_rd118
    // stg14_rd119
    // stg14_rd120
    // stg14_rd121
    // stg14_rd122
    // stg14_rd123
    // stg14_rd124
    // stg14_rd125
    // stg14_rd126
    // stg14_rd127

	hw_uint<2048> result;
	hw_uint<16> stg14_rd0_res = stg14_rd0_select(stg13, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg14_rd0_res);
	hw_uint<16> stg14_rd1_res = stg14_rd1_select(stg13, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg14_rd1_res);
	hw_uint<16> stg14_rd2_res = stg14_rd2_select(stg13, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg14_rd2_res);
	hw_uint<16> stg14_rd3_res = stg14_rd3_select(stg13, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg14_rd3_res);
	hw_uint<16> stg14_rd4_res = stg14_rd4_select(stg13, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg14_rd4_res);
	hw_uint<16> stg14_rd5_res = stg14_rd5_select(stg13, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg14_rd5_res);
	hw_uint<16> stg14_rd6_res = stg14_rd6_select(stg13, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg14_rd6_res);
	hw_uint<16> stg14_rd7_res = stg14_rd7_select(stg13, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg14_rd7_res);
	hw_uint<16> stg14_rd8_res = stg14_rd8_select(stg13, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg14_rd8_res);
	hw_uint<16> stg14_rd9_res = stg14_rd9_select(stg13, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg14_rd9_res);
	hw_uint<16> stg14_rd10_res = stg14_rd10_select(stg13, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg14_rd10_res);
	hw_uint<16> stg14_rd11_res = stg14_rd11_select(stg13, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg14_rd11_res);
	hw_uint<16> stg14_rd12_res = stg14_rd12_select(stg13, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg14_rd12_res);
	hw_uint<16> stg14_rd13_res = stg14_rd13_select(stg13, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg14_rd13_res);
	hw_uint<16> stg14_rd14_res = stg14_rd14_select(stg13, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg14_rd14_res);
	hw_uint<16> stg14_rd15_res = stg14_rd15_select(stg13, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg14_rd15_res);
	hw_uint<16> stg14_rd16_res = stg14_rd16_select(stg13, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg14_rd16_res);
	hw_uint<16> stg14_rd17_res = stg14_rd17_select(stg13, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg14_rd17_res);
	hw_uint<16> stg14_rd18_res = stg14_rd18_select(stg13, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg14_rd18_res);
	hw_uint<16> stg14_rd19_res = stg14_rd19_select(stg13, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg14_rd19_res);
	hw_uint<16> stg14_rd20_res = stg14_rd20_select(stg13, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg14_rd20_res);
	hw_uint<16> stg14_rd21_res = stg14_rd21_select(stg13, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg14_rd21_res);
	hw_uint<16> stg14_rd22_res = stg14_rd22_select(stg13, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg14_rd22_res);
	hw_uint<16> stg14_rd23_res = stg14_rd23_select(stg13, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg14_rd23_res);
	hw_uint<16> stg14_rd24_res = stg14_rd24_select(stg13, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg14_rd24_res);
	hw_uint<16> stg14_rd25_res = stg14_rd25_select(stg13, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg14_rd25_res);
	hw_uint<16> stg14_rd26_res = stg14_rd26_select(stg13, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg14_rd26_res);
	hw_uint<16> stg14_rd27_res = stg14_rd27_select(stg13, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg14_rd27_res);
	hw_uint<16> stg14_rd28_res = stg14_rd28_select(stg13, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg14_rd28_res);
	hw_uint<16> stg14_rd29_res = stg14_rd29_select(stg13, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg14_rd29_res);
	hw_uint<16> stg14_rd30_res = stg14_rd30_select(stg13, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg14_rd30_res);
	hw_uint<16> stg14_rd31_res = stg14_rd31_select(stg13, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg14_rd31_res);
	hw_uint<16> stg14_rd32_res = stg14_rd32_select(stg13, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg14_rd32_res);
	hw_uint<16> stg14_rd33_res = stg14_rd33_select(stg13, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg14_rd33_res);
	hw_uint<16> stg14_rd34_res = stg14_rd34_select(stg13, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg14_rd34_res);
	hw_uint<16> stg14_rd35_res = stg14_rd35_select(stg13, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg14_rd35_res);
	hw_uint<16> stg14_rd36_res = stg14_rd36_select(stg13, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg14_rd36_res);
	hw_uint<16> stg14_rd37_res = stg14_rd37_select(stg13, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg14_rd37_res);
	hw_uint<16> stg14_rd38_res = stg14_rd38_select(stg13, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg14_rd38_res);
	hw_uint<16> stg14_rd39_res = stg14_rd39_select(stg13, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg14_rd39_res);
	hw_uint<16> stg14_rd40_res = stg14_rd40_select(stg13, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg14_rd40_res);
	hw_uint<16> stg14_rd41_res = stg14_rd41_select(stg13, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg14_rd41_res);
	hw_uint<16> stg14_rd42_res = stg14_rd42_select(stg13, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg14_rd42_res);
	hw_uint<16> stg14_rd43_res = stg14_rd43_select(stg13, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg14_rd43_res);
	hw_uint<16> stg14_rd44_res = stg14_rd44_select(stg13, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg14_rd44_res);
	hw_uint<16> stg14_rd45_res = stg14_rd45_select(stg13, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg14_rd45_res);
	hw_uint<16> stg14_rd46_res = stg14_rd46_select(stg13, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg14_rd46_res);
	hw_uint<16> stg14_rd47_res = stg14_rd47_select(stg13, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg14_rd47_res);
	hw_uint<16> stg14_rd48_res = stg14_rd48_select(stg13, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg14_rd48_res);
	hw_uint<16> stg14_rd49_res = stg14_rd49_select(stg13, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg14_rd49_res);
	hw_uint<16> stg14_rd50_res = stg14_rd50_select(stg13, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg14_rd50_res);
	hw_uint<16> stg14_rd51_res = stg14_rd51_select(stg13, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg14_rd51_res);
	hw_uint<16> stg14_rd52_res = stg14_rd52_select(stg13, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg14_rd52_res);
	hw_uint<16> stg14_rd53_res = stg14_rd53_select(stg13, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg14_rd53_res);
	hw_uint<16> stg14_rd54_res = stg14_rd54_select(stg13, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg14_rd54_res);
	hw_uint<16> stg14_rd55_res = stg14_rd55_select(stg13, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg14_rd55_res);
	hw_uint<16> stg14_rd56_res = stg14_rd56_select(stg13, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg14_rd56_res);
	hw_uint<16> stg14_rd57_res = stg14_rd57_select(stg13, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg14_rd57_res);
	hw_uint<16> stg14_rd58_res = stg14_rd58_select(stg13, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg14_rd58_res);
	hw_uint<16> stg14_rd59_res = stg14_rd59_select(stg13, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg14_rd59_res);
	hw_uint<16> stg14_rd60_res = stg14_rd60_select(stg13, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg14_rd60_res);
	hw_uint<16> stg14_rd61_res = stg14_rd61_select(stg13, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg14_rd61_res);
	hw_uint<16> stg14_rd62_res = stg14_rd62_select(stg13, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg14_rd62_res);
	hw_uint<16> stg14_rd63_res = stg14_rd63_select(stg13, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg14_rd63_res);
	hw_uint<16> stg14_rd64_res = stg14_rd64_select(stg13, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg14_rd64_res);
	hw_uint<16> stg14_rd65_res = stg14_rd65_select(stg13, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg14_rd65_res);
	hw_uint<16> stg14_rd66_res = stg14_rd66_select(stg13, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg14_rd66_res);
	hw_uint<16> stg14_rd67_res = stg14_rd67_select(stg13, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg14_rd67_res);
	hw_uint<16> stg14_rd68_res = stg14_rd68_select(stg13, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg14_rd68_res);
	hw_uint<16> stg14_rd69_res = stg14_rd69_select(stg13, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg14_rd69_res);
	hw_uint<16> stg14_rd70_res = stg14_rd70_select(stg13, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg14_rd70_res);
	hw_uint<16> stg14_rd71_res = stg14_rd71_select(stg13, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg14_rd71_res);
	hw_uint<16> stg14_rd72_res = stg14_rd72_select(stg13, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg14_rd72_res);
	hw_uint<16> stg14_rd73_res = stg14_rd73_select(stg13, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg14_rd73_res);
	hw_uint<16> stg14_rd74_res = stg14_rd74_select(stg13, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg14_rd74_res);
	hw_uint<16> stg14_rd75_res = stg14_rd75_select(stg13, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg14_rd75_res);
	hw_uint<16> stg14_rd76_res = stg14_rd76_select(stg13, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg14_rd76_res);
	hw_uint<16> stg14_rd77_res = stg14_rd77_select(stg13, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg14_rd77_res);
	hw_uint<16> stg14_rd78_res = stg14_rd78_select(stg13, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg14_rd78_res);
	hw_uint<16> stg14_rd79_res = stg14_rd79_select(stg13, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg14_rd79_res);
	hw_uint<16> stg14_rd80_res = stg14_rd80_select(stg13, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg14_rd80_res);
	hw_uint<16> stg14_rd81_res = stg14_rd81_select(stg13, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg14_rd81_res);
	hw_uint<16> stg14_rd82_res = stg14_rd82_select(stg13, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg14_rd82_res);
	hw_uint<16> stg14_rd83_res = stg14_rd83_select(stg13, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg14_rd83_res);
	hw_uint<16> stg14_rd84_res = stg14_rd84_select(stg13, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg14_rd84_res);
	hw_uint<16> stg14_rd85_res = stg14_rd85_select(stg13, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg14_rd85_res);
	hw_uint<16> stg14_rd86_res = stg14_rd86_select(stg13, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg14_rd86_res);
	hw_uint<16> stg14_rd87_res = stg14_rd87_select(stg13, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg14_rd87_res);
	hw_uint<16> stg14_rd88_res = stg14_rd88_select(stg13, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg14_rd88_res);
	hw_uint<16> stg14_rd89_res = stg14_rd89_select(stg13, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg14_rd89_res);
	hw_uint<16> stg14_rd90_res = stg14_rd90_select(stg13, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg14_rd90_res);
	hw_uint<16> stg14_rd91_res = stg14_rd91_select(stg13, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg14_rd91_res);
	hw_uint<16> stg14_rd92_res = stg14_rd92_select(stg13, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg14_rd92_res);
	hw_uint<16> stg14_rd93_res = stg14_rd93_select(stg13, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg14_rd93_res);
	hw_uint<16> stg14_rd94_res = stg14_rd94_select(stg13, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg14_rd94_res);
	hw_uint<16> stg14_rd95_res = stg14_rd95_select(stg13, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg14_rd95_res);
	hw_uint<16> stg14_rd96_res = stg14_rd96_select(stg13, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg14_rd96_res);
	hw_uint<16> stg14_rd97_res = stg14_rd97_select(stg13, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg14_rd97_res);
	hw_uint<16> stg14_rd98_res = stg14_rd98_select(stg13, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg14_rd98_res);
	hw_uint<16> stg14_rd99_res = stg14_rd99_select(stg13, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg14_rd99_res);
	hw_uint<16> stg14_rd100_res = stg14_rd100_select(stg13, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg14_rd100_res);
	hw_uint<16> stg14_rd101_res = stg14_rd101_select(stg13, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg14_rd101_res);
	hw_uint<16> stg14_rd102_res = stg14_rd102_select(stg13, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg14_rd102_res);
	hw_uint<16> stg14_rd103_res = stg14_rd103_select(stg13, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg14_rd103_res);
	hw_uint<16> stg14_rd104_res = stg14_rd104_select(stg13, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg14_rd104_res);
	hw_uint<16> stg14_rd105_res = stg14_rd105_select(stg13, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg14_rd105_res);
	hw_uint<16> stg14_rd106_res = stg14_rd106_select(stg13, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg14_rd106_res);
	hw_uint<16> stg14_rd107_res = stg14_rd107_select(stg13, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg14_rd107_res);
	hw_uint<16> stg14_rd108_res = stg14_rd108_select(stg13, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg14_rd108_res);
	hw_uint<16> stg14_rd109_res = stg14_rd109_select(stg13, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg14_rd109_res);
	hw_uint<16> stg14_rd110_res = stg14_rd110_select(stg13, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg14_rd110_res);
	hw_uint<16> stg14_rd111_res = stg14_rd111_select(stg13, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg14_rd111_res);
	hw_uint<16> stg14_rd112_res = stg14_rd112_select(stg13, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg14_rd112_res);
	hw_uint<16> stg14_rd113_res = stg14_rd113_select(stg13, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg14_rd113_res);
	hw_uint<16> stg14_rd114_res = stg14_rd114_select(stg13, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg14_rd114_res);
	hw_uint<16> stg14_rd115_res = stg14_rd115_select(stg13, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg14_rd115_res);
	hw_uint<16> stg14_rd116_res = stg14_rd116_select(stg13, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg14_rd116_res);
	hw_uint<16> stg14_rd117_res = stg14_rd117_select(stg13, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg14_rd117_res);
	hw_uint<16> stg14_rd118_res = stg14_rd118_select(stg13, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg14_rd118_res);
	hw_uint<16> stg14_rd119_res = stg14_rd119_select(stg13, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg14_rd119_res);
	hw_uint<16> stg14_rd120_res = stg14_rd120_select(stg13, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg14_rd120_res);
	hw_uint<16> stg14_rd121_res = stg14_rd121_select(stg13, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg14_rd121_res);
	hw_uint<16> stg14_rd122_res = stg14_rd122_select(stg13, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg14_rd122_res);
	hw_uint<16> stg14_rd123_res = stg14_rd123_select(stg13, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg14_rd123_res);
	hw_uint<16> stg14_rd124_res = stg14_rd124_select(stg13, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg14_rd124_res);
	hw_uint<16> stg14_rd125_res = stg14_rd125_select(stg13, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg14_rd125_res);
	hw_uint<16> stg14_rd126_res = stg14_rd126_select(stg13, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg14_rd126_res);
	hw_uint<16> stg14_rd127_res = stg14_rd127_select(stg13, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg14_rd127_res);
	return result;
}

struct stg14_stg14_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-128, 2048], [0, 1083]}
	// Capacity: 72
	// # of read delays: 4
  // 0, 1, 70, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 68> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_69() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_70() {
		return f4;
	}

	inline hw_uint<16> peek_71() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 68
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 68 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-127, 2017], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-118, 2026], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-117, 2027], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-116, 2028], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-115, 2029], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-114, 2030], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-113, 2031], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-112, 2032], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-111, 2033], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-110, 2034], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-109, 2035], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-126, 2018], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-108, 2036], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-107, 2037], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-106, 2038], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-105, 2039], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-104, 2040], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-103, 2041], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-102, 2042], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-101, 2043], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-100, 2044], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-99, 2045], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-125, 2019], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-98, 2046], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-129, 2047], [0, 1084]}
	// Capacity: 73
	// # of read delays: 4
  // 0, 1, 71, 72
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}

	inline hw_uint<16> peek_72() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-124, 2020], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-123, 2021], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-122, 2022], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-121, 2023], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-120, 2024], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_stg14_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-119, 2025], [0, 1084]}
	// Capacity: 72
	// # of read delays: 3
  // 0, 1, 71
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 69> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_70() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_71() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 69
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 69 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg14_cache {
  // # of banks: 32
  stg14_stg14_update_0_write0_merged_banks_4_cache stg14_stg14_update_0_write0_merged_banks_4;
  stg14_stg14_update_0_write1_merged_banks_4_cache stg14_stg14_update_0_write1_merged_banks_4;
  stg14_stg14_update_0_write10_merged_banks_4_cache stg14_stg14_update_0_write10_merged_banks_4;
  stg14_stg14_update_0_write11_merged_banks_4_cache stg14_stg14_update_0_write11_merged_banks_4;
  stg14_stg14_update_0_write12_merged_banks_4_cache stg14_stg14_update_0_write12_merged_banks_4;
  stg14_stg14_update_0_write13_merged_banks_4_cache stg14_stg14_update_0_write13_merged_banks_4;
  stg14_stg14_update_0_write14_merged_banks_4_cache stg14_stg14_update_0_write14_merged_banks_4;
  stg14_stg14_update_0_write15_merged_banks_4_cache stg14_stg14_update_0_write15_merged_banks_4;
  stg14_stg14_update_0_write16_merged_banks_4_cache stg14_stg14_update_0_write16_merged_banks_4;
  stg14_stg14_update_0_write17_merged_banks_4_cache stg14_stg14_update_0_write17_merged_banks_4;
  stg14_stg14_update_0_write18_merged_banks_4_cache stg14_stg14_update_0_write18_merged_banks_4;
  stg14_stg14_update_0_write19_merged_banks_4_cache stg14_stg14_update_0_write19_merged_banks_4;
  stg14_stg14_update_0_write2_merged_banks_4_cache stg14_stg14_update_0_write2_merged_banks_4;
  stg14_stg14_update_0_write20_merged_banks_4_cache stg14_stg14_update_0_write20_merged_banks_4;
  stg14_stg14_update_0_write21_merged_banks_4_cache stg14_stg14_update_0_write21_merged_banks_4;
  stg14_stg14_update_0_write22_merged_banks_4_cache stg14_stg14_update_0_write22_merged_banks_4;
  stg14_stg14_update_0_write23_merged_banks_4_cache stg14_stg14_update_0_write23_merged_banks_4;
  stg14_stg14_update_0_write24_merged_banks_4_cache stg14_stg14_update_0_write24_merged_banks_4;
  stg14_stg14_update_0_write25_merged_banks_4_cache stg14_stg14_update_0_write25_merged_banks_4;
  stg14_stg14_update_0_write26_merged_banks_4_cache stg14_stg14_update_0_write26_merged_banks_4;
  stg14_stg14_update_0_write27_merged_banks_4_cache stg14_stg14_update_0_write27_merged_banks_4;
  stg14_stg14_update_0_write28_merged_banks_4_cache stg14_stg14_update_0_write28_merged_banks_4;
  stg14_stg14_update_0_write29_merged_banks_4_cache stg14_stg14_update_0_write29_merged_banks_4;
  stg14_stg14_update_0_write3_merged_banks_4_cache stg14_stg14_update_0_write3_merged_banks_4;
  stg14_stg14_update_0_write30_merged_banks_4_cache stg14_stg14_update_0_write30_merged_banks_4;
  stg14_stg14_update_0_write31_merged_banks_4_cache stg14_stg14_update_0_write31_merged_banks_4;
  stg14_stg14_update_0_write4_merged_banks_4_cache stg14_stg14_update_0_write4_merged_banks_4;
  stg14_stg14_update_0_write5_merged_banks_4_cache stg14_stg14_update_0_write5_merged_banks_4;
  stg14_stg14_update_0_write6_merged_banks_4_cache stg14_stg14_update_0_write6_merged_banks_4;
  stg14_stg14_update_0_write7_merged_banks_4_cache stg14_stg14_update_0_write7_merged_banks_4;
  stg14_stg14_update_0_write8_merged_banks_4_cache stg14_stg14_update_0_write8_merged_banks_4;
  stg14_stg14_update_0_write9_merged_banks_4_cache stg14_stg14_update_0_write9_merged_banks_4;
};



inline void stg14_stg14_update_0_write0_write(hw_uint<16>& stg14_stg14_update_0_write0, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write0_merged_banks_4.push(stg14_stg14_update_0_write0);
}

inline void stg14_stg14_update_0_write1_write(hw_uint<16>& stg14_stg14_update_0_write1, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write1_merged_banks_4.push(stg14_stg14_update_0_write1);
}

inline void stg14_stg14_update_0_write10_write(hw_uint<16>& stg14_stg14_update_0_write10, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write10_merged_banks_4.push(stg14_stg14_update_0_write10);
}

inline void stg14_stg14_update_0_write11_write(hw_uint<16>& stg14_stg14_update_0_write11, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write11_merged_banks_4.push(stg14_stg14_update_0_write11);
}

inline void stg14_stg14_update_0_write12_write(hw_uint<16>& stg14_stg14_update_0_write12, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write12_merged_banks_4.push(stg14_stg14_update_0_write12);
}

inline void stg14_stg14_update_0_write13_write(hw_uint<16>& stg14_stg14_update_0_write13, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write13_merged_banks_4.push(stg14_stg14_update_0_write13);
}

inline void stg14_stg14_update_0_write14_write(hw_uint<16>& stg14_stg14_update_0_write14, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write14_merged_banks_4.push(stg14_stg14_update_0_write14);
}

inline void stg14_stg14_update_0_write15_write(hw_uint<16>& stg14_stg14_update_0_write15, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write15_merged_banks_4.push(stg14_stg14_update_0_write15);
}

inline void stg14_stg14_update_0_write16_write(hw_uint<16>& stg14_stg14_update_0_write16, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write16_merged_banks_4.push(stg14_stg14_update_0_write16);
}

inline void stg14_stg14_update_0_write17_write(hw_uint<16>& stg14_stg14_update_0_write17, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write17_merged_banks_4.push(stg14_stg14_update_0_write17);
}

inline void stg14_stg14_update_0_write18_write(hw_uint<16>& stg14_stg14_update_0_write18, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write18_merged_banks_4.push(stg14_stg14_update_0_write18);
}

inline void stg14_stg14_update_0_write19_write(hw_uint<16>& stg14_stg14_update_0_write19, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write19_merged_banks_4.push(stg14_stg14_update_0_write19);
}

inline void stg14_stg14_update_0_write2_write(hw_uint<16>& stg14_stg14_update_0_write2, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write2_merged_banks_4.push(stg14_stg14_update_0_write2);
}

inline void stg14_stg14_update_0_write20_write(hw_uint<16>& stg14_stg14_update_0_write20, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write20_merged_banks_4.push(stg14_stg14_update_0_write20);
}

inline void stg14_stg14_update_0_write21_write(hw_uint<16>& stg14_stg14_update_0_write21, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write21_merged_banks_4.push(stg14_stg14_update_0_write21);
}

inline void stg14_stg14_update_0_write22_write(hw_uint<16>& stg14_stg14_update_0_write22, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write22_merged_banks_4.push(stg14_stg14_update_0_write22);
}

inline void stg14_stg14_update_0_write23_write(hw_uint<16>& stg14_stg14_update_0_write23, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write23_merged_banks_4.push(stg14_stg14_update_0_write23);
}

inline void stg14_stg14_update_0_write24_write(hw_uint<16>& stg14_stg14_update_0_write24, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write24_merged_banks_4.push(stg14_stg14_update_0_write24);
}

inline void stg14_stg14_update_0_write25_write(hw_uint<16>& stg14_stg14_update_0_write25, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write25_merged_banks_4.push(stg14_stg14_update_0_write25);
}

inline void stg14_stg14_update_0_write26_write(hw_uint<16>& stg14_stg14_update_0_write26, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write26_merged_banks_4.push(stg14_stg14_update_0_write26);
}

inline void stg14_stg14_update_0_write27_write(hw_uint<16>& stg14_stg14_update_0_write27, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write27_merged_banks_4.push(stg14_stg14_update_0_write27);
}

inline void stg14_stg14_update_0_write28_write(hw_uint<16>& stg14_stg14_update_0_write28, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write28_merged_banks_4.push(stg14_stg14_update_0_write28);
}

inline void stg14_stg14_update_0_write29_write(hw_uint<16>& stg14_stg14_update_0_write29, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write29_merged_banks_4.push(stg14_stg14_update_0_write29);
}

inline void stg14_stg14_update_0_write3_write(hw_uint<16>& stg14_stg14_update_0_write3, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write3_merged_banks_4.push(stg14_stg14_update_0_write3);
}

inline void stg14_stg14_update_0_write30_write(hw_uint<16>& stg14_stg14_update_0_write30, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write30_merged_banks_4.push(stg14_stg14_update_0_write30);
}

inline void stg14_stg14_update_0_write31_write(hw_uint<16>& stg14_stg14_update_0_write31, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write31_merged_banks_4.push(stg14_stg14_update_0_write31);
}

inline void stg14_stg14_update_0_write4_write(hw_uint<16>& stg14_stg14_update_0_write4, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write4_merged_banks_4.push(stg14_stg14_update_0_write4);
}

inline void stg14_stg14_update_0_write5_write(hw_uint<16>& stg14_stg14_update_0_write5, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write5_merged_banks_4.push(stg14_stg14_update_0_write5);
}

inline void stg14_stg14_update_0_write6_write(hw_uint<16>& stg14_stg14_update_0_write6, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write6_merged_banks_4.push(stg14_stg14_update_0_write6);
}

inline void stg14_stg14_update_0_write7_write(hw_uint<16>& stg14_stg14_update_0_write7, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write7_merged_banks_4.push(stg14_stg14_update_0_write7);
}

inline void stg14_stg14_update_0_write8_write(hw_uint<16>& stg14_stg14_update_0_write8, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write8_merged_banks_4.push(stg14_stg14_update_0_write8);
}

inline void stg14_stg14_update_0_write9_write(hw_uint<16>& stg14_stg14_update_0_write9, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  stg14.stg14_stg14_update_0_write9_merged_banks_4.push(stg14_stg14_update_0_write9);
}

inline hw_uint<16> stg15_rd0_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd0 read pattern: { stg15_update_0[d0, d1] -> stg14[-1 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write31 = stg14.stg14_stg14_update_0_write31_merged_banks_4.peek_72();
  return value_stg14_stg14_update_0_write31;
  return 0;
}

inline hw_uint<16> stg15_rd1_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd1 read pattern: { stg15_update_0[d0, d1] -> stg14[32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write0 = stg14.stg14_stg14_update_0_write0_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write0;
  return 0;
}

inline hw_uint<16> stg15_rd10_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd10 read pattern: { stg15_update_0[d0, d1] -> stg14[2 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write2 = stg14.stg14_stg14_update_0_write2_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write2;
  return 0;
}

inline hw_uint<16> stg15_rd100_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd100 read pattern: { stg15_update_0[d0, d1] -> stg14[24 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write24 = stg14.stg14_stg14_update_0_write24_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write24;
  return 0;
}

inline hw_uint<16> stg15_rd101_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd101 read pattern: { stg15_update_0[d0, d1] -> stg14[25 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write25 = stg14.stg14_stg14_update_0_write25_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write25;
  return 0;
}

inline hw_uint<16> stg15_rd102_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd102 read pattern: { stg15_update_0[d0, d1] -> stg14[25 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write25 = stg14.stg14_stg14_update_0_write25_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write25;
  return 0;
}

inline hw_uint<16> stg15_rd103_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd103 read pattern: { stg15_update_0[d0, d1] -> stg14[26 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write26 = stg14.stg14_stg14_update_0_write26_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write26;
  return 0;
}

inline hw_uint<16> stg15_rd104_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd104 read pattern: { stg15_update_0[d0, d1] -> stg14[25 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write25 = stg14.stg14_stg14_update_0_write25_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write25;
  return 0;
}

inline hw_uint<16> stg15_rd105_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd105 read pattern: { stg15_update_0[d0, d1] -> stg14[26 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write26 = stg14.stg14_stg14_update_0_write26_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write26;
  return 0;
}

inline hw_uint<16> stg15_rd106_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd106 read pattern: { stg15_update_0[d0, d1] -> stg14[26 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write26 = stg14.stg14_stg14_update_0_write26_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write26;
  return 0;
}

inline hw_uint<16> stg15_rd107_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd107 read pattern: { stg15_update_0[d0, d1] -> stg14[27 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write27 = stg14.stg14_stg14_update_0_write27_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write27;
  return 0;
}

inline hw_uint<16> stg15_rd108_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd108 read pattern: { stg15_update_0[d0, d1] -> stg14[26 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write26 = stg14.stg14_stg14_update_0_write26_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write26;
  return 0;
}

inline hw_uint<16> stg15_rd109_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd109 read pattern: { stg15_update_0[d0, d1] -> stg14[27 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write27 = stg14.stg14_stg14_update_0_write27_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write27;
  return 0;
}

inline hw_uint<16> stg15_rd11_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd11 read pattern: { stg15_update_0[d0, d1] -> stg14[3 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write3 = stg14.stg14_stg14_update_0_write3_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write3;
  return 0;
}

inline hw_uint<16> stg15_rd110_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd110 read pattern: { stg15_update_0[d0, d1] -> stg14[27 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write27 = stg14.stg14_stg14_update_0_write27_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write27;
  return 0;
}

inline hw_uint<16> stg15_rd111_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd111 read pattern: { stg15_update_0[d0, d1] -> stg14[28 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write28 = stg14.stg14_stg14_update_0_write28_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write28;
  return 0;
}

inline hw_uint<16> stg15_rd112_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd112 read pattern: { stg15_update_0[d0, d1] -> stg14[27 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write27 = stg14.stg14_stg14_update_0_write27_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write27;
  return 0;
}

inline hw_uint<16> stg15_rd113_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd113 read pattern: { stg15_update_0[d0, d1] -> stg14[28 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write28 = stg14.stg14_stg14_update_0_write28_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write28;
  return 0;
}

inline hw_uint<16> stg15_rd114_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd114 read pattern: { stg15_update_0[d0, d1] -> stg14[28 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write28 = stg14.stg14_stg14_update_0_write28_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write28;
  return 0;
}

inline hw_uint<16> stg15_rd115_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd115 read pattern: { stg15_update_0[d0, d1] -> stg14[29 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write29 = stg14.stg14_stg14_update_0_write29_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write29;
  return 0;
}

inline hw_uint<16> stg15_rd116_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd116 read pattern: { stg15_update_0[d0, d1] -> stg14[28 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write28 = stg14.stg14_stg14_update_0_write28_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write28;
  return 0;
}

inline hw_uint<16> stg15_rd117_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd117 read pattern: { stg15_update_0[d0, d1] -> stg14[29 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write29 = stg14.stg14_stg14_update_0_write29_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write29;
  return 0;
}

inline hw_uint<16> stg15_rd118_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd118 read pattern: { stg15_update_0[d0, d1] -> stg14[29 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write29 = stg14.stg14_stg14_update_0_write29_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write29;
  return 0;
}

inline hw_uint<16> stg15_rd119_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd119 read pattern: { stg15_update_0[d0, d1] -> stg14[30 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write30 = stg14.stg14_stg14_update_0_write30_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write30;
  return 0;
}

inline hw_uint<16> stg15_rd12_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd12 read pattern: { stg15_update_0[d0, d1] -> stg14[2 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write2 = stg14.stg14_stg14_update_0_write2_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write2;
  return 0;
}

inline hw_uint<16> stg15_rd120_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd120 read pattern: { stg15_update_0[d0, d1] -> stg14[29 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write29 = stg14.stg14_stg14_update_0_write29_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write29;
  return 0;
}

inline hw_uint<16> stg15_rd121_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd121 read pattern: { stg15_update_0[d0, d1] -> stg14[30 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write30 = stg14.stg14_stg14_update_0_write30_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write30;
  return 0;
}

inline hw_uint<16> stg15_rd122_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd122 read pattern: { stg15_update_0[d0, d1] -> stg14[30 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write30 = stg14.stg14_stg14_update_0_write30_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write30;
  return 0;
}

inline hw_uint<16> stg15_rd123_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd123 read pattern: { stg15_update_0[d0, d1] -> stg14[31 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write31 = stg14.stg14_stg14_update_0_write31_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write31;
  return 0;
}

inline hw_uint<16> stg15_rd124_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd124 read pattern: { stg15_update_0[d0, d1] -> stg14[30 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write30 = stg14.stg14_stg14_update_0_write30_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write30;
  return 0;
}

inline hw_uint<16> stg15_rd125_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd125 read pattern: { stg15_update_0[d0, d1] -> stg14[31 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write31 = stg14.stg14_stg14_update_0_write31_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write31;
  return 0;
}

inline hw_uint<16> stg15_rd126_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd126 read pattern: { stg15_update_0[d0, d1] -> stg14[31 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write31 = stg14.stg14_stg14_update_0_write31_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write31;
  return 0;
}

inline hw_uint<16> stg15_rd127_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd127 read pattern: { stg15_update_0[d0, d1] -> stg14[32 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write0 = stg14.stg14_stg14_update_0_write0_merged_banks_4.peek_70();
  return value_stg14_stg14_update_0_write0;
  return 0;
}

inline hw_uint<16> stg15_rd13_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd13 read pattern: { stg15_update_0[d0, d1] -> stg14[3 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write3 = stg14.stg14_stg14_update_0_write3_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write3;
  return 0;
}

inline hw_uint<16> stg15_rd14_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd14 read pattern: { stg15_update_0[d0, d1] -> stg14[3 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write3 = stg14.stg14_stg14_update_0_write3_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write3;
  return 0;
}

inline hw_uint<16> stg15_rd15_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd15 read pattern: { stg15_update_0[d0, d1] -> stg14[4 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write4 = stg14.stg14_stg14_update_0_write4_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write4;
  return 0;
}

inline hw_uint<16> stg15_rd16_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd16 read pattern: { stg15_update_0[d0, d1] -> stg14[3 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write3 = stg14.stg14_stg14_update_0_write3_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write3;
  return 0;
}

inline hw_uint<16> stg15_rd17_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd17 read pattern: { stg15_update_0[d0, d1] -> stg14[4 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write4 = stg14.stg14_stg14_update_0_write4_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write4;
  return 0;
}

inline hw_uint<16> stg15_rd18_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd18 read pattern: { stg15_update_0[d0, d1] -> stg14[4 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write4 = stg14.stg14_stg14_update_0_write4_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write4;
  return 0;
}

inline hw_uint<16> stg15_rd19_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd19 read pattern: { stg15_update_0[d0, d1] -> stg14[5 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write5 = stg14.stg14_stg14_update_0_write5_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write5;
  return 0;
}

inline hw_uint<16> stg15_rd2_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd2 read pattern: { stg15_update_0[d0, d1] -> stg14[32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write0 = stg14.stg14_stg14_update_0_write0_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write0;
  return 0;
}

inline hw_uint<16> stg15_rd20_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd20 read pattern: { stg15_update_0[d0, d1] -> stg14[4 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write4 = stg14.stg14_stg14_update_0_write4_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write4;
  return 0;
}

inline hw_uint<16> stg15_rd21_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd21 read pattern: { stg15_update_0[d0, d1] -> stg14[5 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write5 = stg14.stg14_stg14_update_0_write5_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write5;
  return 0;
}

inline hw_uint<16> stg15_rd22_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd22 read pattern: { stg15_update_0[d0, d1] -> stg14[5 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write5 = stg14.stg14_stg14_update_0_write5_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write5;
  return 0;
}

inline hw_uint<16> stg15_rd23_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd23 read pattern: { stg15_update_0[d0, d1] -> stg14[6 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write6 = stg14.stg14_stg14_update_0_write6_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write6;
  return 0;
}

inline hw_uint<16> stg15_rd24_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd24 read pattern: { stg15_update_0[d0, d1] -> stg14[5 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write5 = stg14.stg14_stg14_update_0_write5_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write5;
  return 0;
}

inline hw_uint<16> stg15_rd25_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd25 read pattern: { stg15_update_0[d0, d1] -> stg14[6 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write6 = stg14.stg14_stg14_update_0_write6_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write6;
  return 0;
}

inline hw_uint<16> stg15_rd26_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd26 read pattern: { stg15_update_0[d0, d1] -> stg14[6 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write6 = stg14.stg14_stg14_update_0_write6_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write6;
  return 0;
}

inline hw_uint<16> stg15_rd27_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd27 read pattern: { stg15_update_0[d0, d1] -> stg14[7 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write7 = stg14.stg14_stg14_update_0_write7_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write7;
  return 0;
}

inline hw_uint<16> stg15_rd28_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd28 read pattern: { stg15_update_0[d0, d1] -> stg14[6 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write6 = stg14.stg14_stg14_update_0_write6_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write6;
  return 0;
}

inline hw_uint<16> stg15_rd29_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd29 read pattern: { stg15_update_0[d0, d1] -> stg14[7 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write7 = stg14.stg14_stg14_update_0_write7_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write7;
  return 0;
}

inline hw_uint<16> stg15_rd3_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd3 read pattern: { stg15_update_0[d0, d1] -> stg14[1 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write1 = stg14.stg14_stg14_update_0_write1_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write1;
  return 0;
}

inline hw_uint<16> stg15_rd30_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd30 read pattern: { stg15_update_0[d0, d1] -> stg14[7 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write7 = stg14.stg14_stg14_update_0_write7_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write7;
  return 0;
}

inline hw_uint<16> stg15_rd31_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd31 read pattern: { stg15_update_0[d0, d1] -> stg14[8 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write8 = stg14.stg14_stg14_update_0_write8_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write8;
  return 0;
}

inline hw_uint<16> stg15_rd32_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd32 read pattern: { stg15_update_0[d0, d1] -> stg14[7 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write7 = stg14.stg14_stg14_update_0_write7_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write7;
  return 0;
}

inline hw_uint<16> stg15_rd33_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd33 read pattern: { stg15_update_0[d0, d1] -> stg14[8 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write8 = stg14.stg14_stg14_update_0_write8_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write8;
  return 0;
}

inline hw_uint<16> stg15_rd34_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd34 read pattern: { stg15_update_0[d0, d1] -> stg14[8 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write8 = stg14.stg14_stg14_update_0_write8_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write8;
  return 0;
}

inline hw_uint<16> stg15_rd35_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd35 read pattern: { stg15_update_0[d0, d1] -> stg14[9 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write9 = stg14.stg14_stg14_update_0_write9_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write9;
  return 0;
}

inline hw_uint<16> stg15_rd36_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd36 read pattern: { stg15_update_0[d0, d1] -> stg14[8 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write8 = stg14.stg14_stg14_update_0_write8_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write8;
  return 0;
}

inline hw_uint<16> stg15_rd37_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd37 read pattern: { stg15_update_0[d0, d1] -> stg14[9 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write9 = stg14.stg14_stg14_update_0_write9_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write9;
  return 0;
}

inline hw_uint<16> stg15_rd38_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd38 read pattern: { stg15_update_0[d0, d1] -> stg14[9 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write9 = stg14.stg14_stg14_update_0_write9_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write9;
  return 0;
}

inline hw_uint<16> stg15_rd39_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd39 read pattern: { stg15_update_0[d0, d1] -> stg14[10 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write10 = stg14.stg14_stg14_update_0_write10_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write10;
  return 0;
}

inline hw_uint<16> stg15_rd4_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd4 read pattern: { stg15_update_0[d0, d1] -> stg14[32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write0 = stg14.stg14_stg14_update_0_write0_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write0;
  return 0;
}

inline hw_uint<16> stg15_rd40_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd40 read pattern: { stg15_update_0[d0, d1] -> stg14[9 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write9 = stg14.stg14_stg14_update_0_write9_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write9;
  return 0;
}

inline hw_uint<16> stg15_rd41_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd41 read pattern: { stg15_update_0[d0, d1] -> stg14[10 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write10 = stg14.stg14_stg14_update_0_write10_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write10;
  return 0;
}

inline hw_uint<16> stg15_rd42_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd42 read pattern: { stg15_update_0[d0, d1] -> stg14[10 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write10 = stg14.stg14_stg14_update_0_write10_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write10;
  return 0;
}

inline hw_uint<16> stg15_rd43_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd43 read pattern: { stg15_update_0[d0, d1] -> stg14[11 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write11 = stg14.stg14_stg14_update_0_write11_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write11;
  return 0;
}

inline hw_uint<16> stg15_rd44_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd44 read pattern: { stg15_update_0[d0, d1] -> stg14[10 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write10 = stg14.stg14_stg14_update_0_write10_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write10;
  return 0;
}

inline hw_uint<16> stg15_rd45_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd45 read pattern: { stg15_update_0[d0, d1] -> stg14[11 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write11 = stg14.stg14_stg14_update_0_write11_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write11;
  return 0;
}

inline hw_uint<16> stg15_rd46_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd46 read pattern: { stg15_update_0[d0, d1] -> stg14[11 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write11 = stg14.stg14_stg14_update_0_write11_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write11;
  return 0;
}

inline hw_uint<16> stg15_rd47_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd47 read pattern: { stg15_update_0[d0, d1] -> stg14[12 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write12 = stg14.stg14_stg14_update_0_write12_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write12;
  return 0;
}

inline hw_uint<16> stg15_rd48_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd48 read pattern: { stg15_update_0[d0, d1] -> stg14[11 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write11 = stg14.stg14_stg14_update_0_write11_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write11;
  return 0;
}

inline hw_uint<16> stg15_rd49_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd49 read pattern: { stg15_update_0[d0, d1] -> stg14[12 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write12 = stg14.stg14_stg14_update_0_write12_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write12;
  return 0;
}

inline hw_uint<16> stg15_rd5_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd5 read pattern: { stg15_update_0[d0, d1] -> stg14[1 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write1 = stg14.stg14_stg14_update_0_write1_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write1;
  return 0;
}

inline hw_uint<16> stg15_rd50_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd50 read pattern: { stg15_update_0[d0, d1] -> stg14[12 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write12 = stg14.stg14_stg14_update_0_write12_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write12;
  return 0;
}

inline hw_uint<16> stg15_rd51_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd51 read pattern: { stg15_update_0[d0, d1] -> stg14[13 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write13 = stg14.stg14_stg14_update_0_write13_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write13;
  return 0;
}

inline hw_uint<16> stg15_rd52_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd52 read pattern: { stg15_update_0[d0, d1] -> stg14[12 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write12 = stg14.stg14_stg14_update_0_write12_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write12;
  return 0;
}

inline hw_uint<16> stg15_rd53_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd53 read pattern: { stg15_update_0[d0, d1] -> stg14[13 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write13 = stg14.stg14_stg14_update_0_write13_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write13;
  return 0;
}

inline hw_uint<16> stg15_rd54_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd54 read pattern: { stg15_update_0[d0, d1] -> stg14[13 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write13 = stg14.stg14_stg14_update_0_write13_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write13;
  return 0;
}

inline hw_uint<16> stg15_rd55_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd55 read pattern: { stg15_update_0[d0, d1] -> stg14[14 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write14 = stg14.stg14_stg14_update_0_write14_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write14;
  return 0;
}

inline hw_uint<16> stg15_rd56_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd56 read pattern: { stg15_update_0[d0, d1] -> stg14[13 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write13 = stg14.stg14_stg14_update_0_write13_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write13;
  return 0;
}

inline hw_uint<16> stg15_rd57_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd57 read pattern: { stg15_update_0[d0, d1] -> stg14[14 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write14 = stg14.stg14_stg14_update_0_write14_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write14;
  return 0;
}

inline hw_uint<16> stg15_rd58_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd58 read pattern: { stg15_update_0[d0, d1] -> stg14[14 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write14 = stg14.stg14_stg14_update_0_write14_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write14;
  return 0;
}

inline hw_uint<16> stg15_rd59_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd59 read pattern: { stg15_update_0[d0, d1] -> stg14[15 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write15 = stg14.stg14_stg14_update_0_write15_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write15;
  return 0;
}

inline hw_uint<16> stg15_rd6_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd6 read pattern: { stg15_update_0[d0, d1] -> stg14[1 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write1 = stg14.stg14_stg14_update_0_write1_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write1;
  return 0;
}

inline hw_uint<16> stg15_rd60_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd60 read pattern: { stg15_update_0[d0, d1] -> stg14[14 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write14 = stg14.stg14_stg14_update_0_write14_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write14;
  return 0;
}

inline hw_uint<16> stg15_rd61_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd61 read pattern: { stg15_update_0[d0, d1] -> stg14[15 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write15 = stg14.stg14_stg14_update_0_write15_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write15;
  return 0;
}

inline hw_uint<16> stg15_rd62_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd62 read pattern: { stg15_update_0[d0, d1] -> stg14[15 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write15 = stg14.stg14_stg14_update_0_write15_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write15;
  return 0;
}

inline hw_uint<16> stg15_rd63_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd63 read pattern: { stg15_update_0[d0, d1] -> stg14[16 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write16 = stg14.stg14_stg14_update_0_write16_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write16;
  return 0;
}

inline hw_uint<16> stg15_rd64_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd64 read pattern: { stg15_update_0[d0, d1] -> stg14[15 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write15 = stg14.stg14_stg14_update_0_write15_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write15;
  return 0;
}

inline hw_uint<16> stg15_rd65_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd65 read pattern: { stg15_update_0[d0, d1] -> stg14[16 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write16 = stg14.stg14_stg14_update_0_write16_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write16;
  return 0;
}

inline hw_uint<16> stg15_rd66_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd66 read pattern: { stg15_update_0[d0, d1] -> stg14[16 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write16 = stg14.stg14_stg14_update_0_write16_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write16;
  return 0;
}

inline hw_uint<16> stg15_rd67_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd67 read pattern: { stg15_update_0[d0, d1] -> stg14[17 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write17 = stg14.stg14_stg14_update_0_write17_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write17;
  return 0;
}

inline hw_uint<16> stg15_rd68_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd68 read pattern: { stg15_update_0[d0, d1] -> stg14[16 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write16 = stg14.stg14_stg14_update_0_write16_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write16;
  return 0;
}

inline hw_uint<16> stg15_rd69_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd69 read pattern: { stg15_update_0[d0, d1] -> stg14[17 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write17 = stg14.stg14_stg14_update_0_write17_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write17;
  return 0;
}

inline hw_uint<16> stg15_rd7_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd7 read pattern: { stg15_update_0[d0, d1] -> stg14[2 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write2 = stg14.stg14_stg14_update_0_write2_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write2;
  return 0;
}

inline hw_uint<16> stg15_rd70_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd70 read pattern: { stg15_update_0[d0, d1] -> stg14[17 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write17 = stg14.stg14_stg14_update_0_write17_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write17;
  return 0;
}

inline hw_uint<16> stg15_rd71_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd71 read pattern: { stg15_update_0[d0, d1] -> stg14[18 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write18 = stg14.stg14_stg14_update_0_write18_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write18;
  return 0;
}

inline hw_uint<16> stg15_rd72_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd72 read pattern: { stg15_update_0[d0, d1] -> stg14[17 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write17 = stg14.stg14_stg14_update_0_write17_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write17;
  return 0;
}

inline hw_uint<16> stg15_rd73_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd73 read pattern: { stg15_update_0[d0, d1] -> stg14[18 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write18 = stg14.stg14_stg14_update_0_write18_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write18;
  return 0;
}

inline hw_uint<16> stg15_rd74_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd74 read pattern: { stg15_update_0[d0, d1] -> stg14[18 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write18 = stg14.stg14_stg14_update_0_write18_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write18;
  return 0;
}

inline hw_uint<16> stg15_rd75_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd75 read pattern: { stg15_update_0[d0, d1] -> stg14[19 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write19 = stg14.stg14_stg14_update_0_write19_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write19;
  return 0;
}

inline hw_uint<16> stg15_rd76_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd76 read pattern: { stg15_update_0[d0, d1] -> stg14[18 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write18 = stg14.stg14_stg14_update_0_write18_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write18;
  return 0;
}

inline hw_uint<16> stg15_rd77_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd77 read pattern: { stg15_update_0[d0, d1] -> stg14[19 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write19 = stg14.stg14_stg14_update_0_write19_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write19;
  return 0;
}

inline hw_uint<16> stg15_rd78_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd78 read pattern: { stg15_update_0[d0, d1] -> stg14[19 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write19 = stg14.stg14_stg14_update_0_write19_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write19;
  return 0;
}

inline hw_uint<16> stg15_rd79_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd79 read pattern: { stg15_update_0[d0, d1] -> stg14[20 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write20 = stg14.stg14_stg14_update_0_write20_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write20;
  return 0;
}

inline hw_uint<16> stg15_rd8_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd8 read pattern: { stg15_update_0[d0, d1] -> stg14[1 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write1 = stg14.stg14_stg14_update_0_write1_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write1;
  return 0;
}

inline hw_uint<16> stg15_rd80_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd80 read pattern: { stg15_update_0[d0, d1] -> stg14[19 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write19 = stg14.stg14_stg14_update_0_write19_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write19;
  return 0;
}

inline hw_uint<16> stg15_rd81_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd81 read pattern: { stg15_update_0[d0, d1] -> stg14[20 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write20 = stg14.stg14_stg14_update_0_write20_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write20;
  return 0;
}

inline hw_uint<16> stg15_rd82_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd82 read pattern: { stg15_update_0[d0, d1] -> stg14[20 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write20 = stg14.stg14_stg14_update_0_write20_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write20;
  return 0;
}

inline hw_uint<16> stg15_rd83_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd83 read pattern: { stg15_update_0[d0, d1] -> stg14[21 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write21 = stg14.stg14_stg14_update_0_write21_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write21;
  return 0;
}

inline hw_uint<16> stg15_rd84_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd84 read pattern: { stg15_update_0[d0, d1] -> stg14[20 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write20 = stg14.stg14_stg14_update_0_write20_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write20;
  return 0;
}

inline hw_uint<16> stg15_rd85_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd85 read pattern: { stg15_update_0[d0, d1] -> stg14[21 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write21 = stg14.stg14_stg14_update_0_write21_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write21;
  return 0;
}

inline hw_uint<16> stg15_rd86_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd86 read pattern: { stg15_update_0[d0, d1] -> stg14[21 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write21 = stg14.stg14_stg14_update_0_write21_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write21;
  return 0;
}

inline hw_uint<16> stg15_rd87_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd87 read pattern: { stg15_update_0[d0, d1] -> stg14[22 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write22 = stg14.stg14_stg14_update_0_write22_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write22;
  return 0;
}

inline hw_uint<16> stg15_rd88_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd88 read pattern: { stg15_update_0[d0, d1] -> stg14[21 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write21 = stg14.stg14_stg14_update_0_write21_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write21;
  return 0;
}

inline hw_uint<16> stg15_rd89_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd89 read pattern: { stg15_update_0[d0, d1] -> stg14[22 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write22 = stg14.stg14_stg14_update_0_write22_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write22;
  return 0;
}

inline hw_uint<16> stg15_rd9_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd9 read pattern: { stg15_update_0[d0, d1] -> stg14[2 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write2 = stg14.stg14_stg14_update_0_write2_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write2;
  return 0;
}

inline hw_uint<16> stg15_rd90_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd90 read pattern: { stg15_update_0[d0, d1] -> stg14[22 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write22 = stg14.stg14_stg14_update_0_write22_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write22;
  return 0;
}

inline hw_uint<16> stg15_rd91_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd91 read pattern: { stg15_update_0[d0, d1] -> stg14[23 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write23 = stg14.stg14_stg14_update_0_write23_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write23;
  return 0;
}

inline hw_uint<16> stg15_rd92_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd92 read pattern: { stg15_update_0[d0, d1] -> stg14[22 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write22 = stg14.stg14_stg14_update_0_write22_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write22;
  return 0;
}

inline hw_uint<16> stg15_rd93_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd93 read pattern: { stg15_update_0[d0, d1] -> stg14[23 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write23 = stg14.stg14_stg14_update_0_write23_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write23;
  return 0;
}

inline hw_uint<16> stg15_rd94_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd94 read pattern: { stg15_update_0[d0, d1] -> stg14[23 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write23 = stg14.stg14_stg14_update_0_write23_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write23;
  return 0;
}

inline hw_uint<16> stg15_rd95_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd95 read pattern: { stg15_update_0[d0, d1] -> stg14[24 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write24 = stg14.stg14_stg14_update_0_write24_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write24;
  return 0;
}

inline hw_uint<16> stg15_rd96_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd96 read pattern: { stg15_update_0[d0, d1] -> stg14[23 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write23 = stg14.stg14_stg14_update_0_write23_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write23;
  return 0;
}

inline hw_uint<16> stg15_rd97_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd97 read pattern: { stg15_update_0[d0, d1] -> stg14[24 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write24 = stg14.stg14_stg14_update_0_write24_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write24;
  return 0;
}

inline hw_uint<16> stg15_rd98_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd98 read pattern: { stg15_update_0[d0, d1] -> stg14[24 + 32d0, 1 + d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write24 = stg14.stg14_stg14_update_0_write24_merged_banks_4.peek_1();
  return value_stg14_stg14_update_0_write24;
  return 0;
}

inline hw_uint<16> stg15_rd99_select(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg15_rd99 read pattern: { stg15_update_0[d0, d1] -> stg14[25 + 32d0, d1] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Read schedule : { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  // Write schedule: { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
  auto value_stg14_stg14_update_0_write25 = stg14.stg14_stg14_update_0_write25_merged_banks_4.peek_71();
  return value_stg14_stg14_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg14_update_0_write
//	stg14_stg14_update_0_write0
//	stg14_stg14_update_0_write1
//	stg14_stg14_update_0_write2
//	stg14_stg14_update_0_write3
//	stg14_stg14_update_0_write4
//	stg14_stg14_update_0_write5
//	stg14_stg14_update_0_write6
//	stg14_stg14_update_0_write7
//	stg14_stg14_update_0_write8
//	stg14_stg14_update_0_write9
//	stg14_stg14_update_0_write10
//	stg14_stg14_update_0_write11
//	stg14_stg14_update_0_write12
//	stg14_stg14_update_0_write13
//	stg14_stg14_update_0_write14
//	stg14_stg14_update_0_write15
//	stg14_stg14_update_0_write16
//	stg14_stg14_update_0_write17
//	stg14_stg14_update_0_write18
//	stg14_stg14_update_0_write19
//	stg14_stg14_update_0_write20
//	stg14_stg14_update_0_write21
//	stg14_stg14_update_0_write22
//	stg14_stg14_update_0_write23
//	stg14_stg14_update_0_write24
//	stg14_stg14_update_0_write25
//	stg14_stg14_update_0_write26
//	stg14_stg14_update_0_write27
//	stg14_stg14_update_0_write28
//	stg14_stg14_update_0_write29
//	stg14_stg14_update_0_write30
//	stg14_stg14_update_0_write31
inline void stg14_stg14_update_0_write_bundle_write(hw_uint<512>& stg14_update_0_write, stg14_cache& stg14, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg14_stg14_update_0_write0_res = stg14_update_0_write.extract<0, 15>();
	stg14_stg14_update_0_write0_write(stg14_stg14_update_0_write0_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write1_res = stg14_update_0_write.extract<16, 31>();
	stg14_stg14_update_0_write1_write(stg14_stg14_update_0_write1_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write2_res = stg14_update_0_write.extract<32, 47>();
	stg14_stg14_update_0_write2_write(stg14_stg14_update_0_write2_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write3_res = stg14_update_0_write.extract<48, 63>();
	stg14_stg14_update_0_write3_write(stg14_stg14_update_0_write3_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write4_res = stg14_update_0_write.extract<64, 79>();
	stg14_stg14_update_0_write4_write(stg14_stg14_update_0_write4_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write5_res = stg14_update_0_write.extract<80, 95>();
	stg14_stg14_update_0_write5_write(stg14_stg14_update_0_write5_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write6_res = stg14_update_0_write.extract<96, 111>();
	stg14_stg14_update_0_write6_write(stg14_stg14_update_0_write6_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write7_res = stg14_update_0_write.extract<112, 127>();
	stg14_stg14_update_0_write7_write(stg14_stg14_update_0_write7_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write8_res = stg14_update_0_write.extract<128, 143>();
	stg14_stg14_update_0_write8_write(stg14_stg14_update_0_write8_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write9_res = stg14_update_0_write.extract<144, 159>();
	stg14_stg14_update_0_write9_write(stg14_stg14_update_0_write9_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write10_res = stg14_update_0_write.extract<160, 175>();
	stg14_stg14_update_0_write10_write(stg14_stg14_update_0_write10_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write11_res = stg14_update_0_write.extract<176, 191>();
	stg14_stg14_update_0_write11_write(stg14_stg14_update_0_write11_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write12_res = stg14_update_0_write.extract<192, 207>();
	stg14_stg14_update_0_write12_write(stg14_stg14_update_0_write12_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write13_res = stg14_update_0_write.extract<208, 223>();
	stg14_stg14_update_0_write13_write(stg14_stg14_update_0_write13_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write14_res = stg14_update_0_write.extract<224, 239>();
	stg14_stg14_update_0_write14_write(stg14_stg14_update_0_write14_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write15_res = stg14_update_0_write.extract<240, 255>();
	stg14_stg14_update_0_write15_write(stg14_stg14_update_0_write15_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write16_res = stg14_update_0_write.extract<256, 271>();
	stg14_stg14_update_0_write16_write(stg14_stg14_update_0_write16_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write17_res = stg14_update_0_write.extract<272, 287>();
	stg14_stg14_update_0_write17_write(stg14_stg14_update_0_write17_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write18_res = stg14_update_0_write.extract<288, 303>();
	stg14_stg14_update_0_write18_write(stg14_stg14_update_0_write18_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write19_res = stg14_update_0_write.extract<304, 319>();
	stg14_stg14_update_0_write19_write(stg14_stg14_update_0_write19_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write20_res = stg14_update_0_write.extract<320, 335>();
	stg14_stg14_update_0_write20_write(stg14_stg14_update_0_write20_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write21_res = stg14_update_0_write.extract<336, 351>();
	stg14_stg14_update_0_write21_write(stg14_stg14_update_0_write21_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write22_res = stg14_update_0_write.extract<352, 367>();
	stg14_stg14_update_0_write22_write(stg14_stg14_update_0_write22_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write23_res = stg14_update_0_write.extract<368, 383>();
	stg14_stg14_update_0_write23_write(stg14_stg14_update_0_write23_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write24_res = stg14_update_0_write.extract<384, 399>();
	stg14_stg14_update_0_write24_write(stg14_stg14_update_0_write24_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write25_res = stg14_update_0_write.extract<400, 415>();
	stg14_stg14_update_0_write25_write(stg14_stg14_update_0_write25_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write26_res = stg14_update_0_write.extract<416, 431>();
	stg14_stg14_update_0_write26_write(stg14_stg14_update_0_write26_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write27_res = stg14_update_0_write.extract<432, 447>();
	stg14_stg14_update_0_write27_write(stg14_stg14_update_0_write27_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write28_res = stg14_update_0_write.extract<448, 463>();
	stg14_stg14_update_0_write28_write(stg14_stg14_update_0_write28_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write29_res = stg14_update_0_write.extract<464, 479>();
	stg14_stg14_update_0_write29_write(stg14_stg14_update_0_write29_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write30_res = stg14_update_0_write.extract<480, 495>();
	stg14_stg14_update_0_write30_write(stg14_stg14_update_0_write30_res, stg14, d0, d1, dynamic_address);
	hw_uint<16> stg14_stg14_update_0_write31_res = stg14_update_0_write.extract<496, 511>();
	stg14_stg14_update_0_write31_write(stg14_stg14_update_0_write31_res, stg14, d0, d1, dynamic_address);
}

// stg15_update_0_read
//	stg15_rd0
//	stg15_rd1
//	stg15_rd2
//	stg15_rd3
//	stg15_rd4
//	stg15_rd5
//	stg15_rd6
//	stg15_rd7
//	stg15_rd8
//	stg15_rd9
//	stg15_rd10
//	stg15_rd11
//	stg15_rd12
//	stg15_rd13
//	stg15_rd14
//	stg15_rd15
//	stg15_rd16
//	stg15_rd17
//	stg15_rd18
//	stg15_rd19
//	stg15_rd20
//	stg15_rd21
//	stg15_rd22
//	stg15_rd23
//	stg15_rd24
//	stg15_rd25
//	stg15_rd26
//	stg15_rd27
//	stg15_rd28
//	stg15_rd29
//	stg15_rd30
//	stg15_rd31
//	stg15_rd32
//	stg15_rd33
//	stg15_rd34
//	stg15_rd35
//	stg15_rd36
//	stg15_rd37
//	stg15_rd38
//	stg15_rd39
//	stg15_rd40
//	stg15_rd41
//	stg15_rd42
//	stg15_rd43
//	stg15_rd44
//	stg15_rd45
//	stg15_rd46
//	stg15_rd47
//	stg15_rd48
//	stg15_rd49
//	stg15_rd50
//	stg15_rd51
//	stg15_rd52
//	stg15_rd53
//	stg15_rd54
//	stg15_rd55
//	stg15_rd56
//	stg15_rd57
//	stg15_rd58
//	stg15_rd59
//	stg15_rd60
//	stg15_rd61
//	stg15_rd62
//	stg15_rd63
//	stg15_rd64
//	stg15_rd65
//	stg15_rd66
//	stg15_rd67
//	stg15_rd68
//	stg15_rd69
//	stg15_rd70
//	stg15_rd71
//	stg15_rd72
//	stg15_rd73
//	stg15_rd74
//	stg15_rd75
//	stg15_rd76
//	stg15_rd77
//	stg15_rd78
//	stg15_rd79
//	stg15_rd80
//	stg15_rd81
//	stg15_rd82
//	stg15_rd83
//	stg15_rd84
//	stg15_rd85
//	stg15_rd86
//	stg15_rd87
//	stg15_rd88
//	stg15_rd89
//	stg15_rd90
//	stg15_rd91
//	stg15_rd92
//	stg15_rd93
//	stg15_rd94
//	stg15_rd95
//	stg15_rd96
//	stg15_rd97
//	stg15_rd98
//	stg15_rd99
//	stg15_rd100
//	stg15_rd101
//	stg15_rd102
//	stg15_rd103
//	stg15_rd104
//	stg15_rd105
//	stg15_rd106
//	stg15_rd107
//	stg15_rd108
//	stg15_rd109
//	stg15_rd110
//	stg15_rd111
//	stg15_rd112
//	stg15_rd113
//	stg15_rd114
//	stg15_rd115
//	stg15_rd116
//	stg15_rd117
//	stg15_rd118
//	stg15_rd119
//	stg15_rd120
//	stg15_rd121
//	stg15_rd122
//	stg15_rd123
//	stg15_rd124
//	stg15_rd125
//	stg15_rd126
//	stg15_rd127
inline hw_uint<2048> stg14_stg15_update_0_read_bundle_read(stg14_cache& stg14, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg15_rd0
    // stg15_rd1
    // stg15_rd2
    // stg15_rd3
    // stg15_rd4
    // stg15_rd5
    // stg15_rd6
    // stg15_rd7
    // stg15_rd8
    // stg15_rd9
    // stg15_rd10
    // stg15_rd11
    // stg15_rd12
    // stg15_rd13
    // stg15_rd14
    // stg15_rd15
    // stg15_rd16
    // stg15_rd17
    // stg15_rd18
    // stg15_rd19
    // stg15_rd20
    // stg15_rd21
    // stg15_rd22
    // stg15_rd23
    // stg15_rd24
    // stg15_rd25
    // stg15_rd26
    // stg15_rd27
    // stg15_rd28
    // stg15_rd29
    // stg15_rd30
    // stg15_rd31
    // stg15_rd32
    // stg15_rd33
    // stg15_rd34
    // stg15_rd35
    // stg15_rd36
    // stg15_rd37
    // stg15_rd38
    // stg15_rd39
    // stg15_rd40
    // stg15_rd41
    // stg15_rd42
    // stg15_rd43
    // stg15_rd44
    // stg15_rd45
    // stg15_rd46
    // stg15_rd47
    // stg15_rd48
    // stg15_rd49
    // stg15_rd50
    // stg15_rd51
    // stg15_rd52
    // stg15_rd53
    // stg15_rd54
    // stg15_rd55
    // stg15_rd56
    // stg15_rd57
    // stg15_rd58
    // stg15_rd59
    // stg15_rd60
    // stg15_rd61
    // stg15_rd62
    // stg15_rd63
    // stg15_rd64
    // stg15_rd65
    // stg15_rd66
    // stg15_rd67
    // stg15_rd68
    // stg15_rd69
    // stg15_rd70
    // stg15_rd71
    // stg15_rd72
    // stg15_rd73
    // stg15_rd74
    // stg15_rd75
    // stg15_rd76
    // stg15_rd77
    // stg15_rd78
    // stg15_rd79
    // stg15_rd80
    // stg15_rd81
    // stg15_rd82
    // stg15_rd83
    // stg15_rd84
    // stg15_rd85
    // stg15_rd86
    // stg15_rd87
    // stg15_rd88
    // stg15_rd89
    // stg15_rd90
    // stg15_rd91
    // stg15_rd92
    // stg15_rd93
    // stg15_rd94
    // stg15_rd95
    // stg15_rd96
    // stg15_rd97
    // stg15_rd98
    // stg15_rd99
    // stg15_rd100
    // stg15_rd101
    // stg15_rd102
    // stg15_rd103
    // stg15_rd104
    // stg15_rd105
    // stg15_rd106
    // stg15_rd107
    // stg15_rd108
    // stg15_rd109
    // stg15_rd110
    // stg15_rd111
    // stg15_rd112
    // stg15_rd113
    // stg15_rd114
    // stg15_rd115
    // stg15_rd116
    // stg15_rd117
    // stg15_rd118
    // stg15_rd119
    // stg15_rd120
    // stg15_rd121
    // stg15_rd122
    // stg15_rd123
    // stg15_rd124
    // stg15_rd125
    // stg15_rd126
    // stg15_rd127

	hw_uint<2048> result;
	hw_uint<16> stg15_rd0_res = stg15_rd0_select(stg14, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg15_rd0_res);
	hw_uint<16> stg15_rd1_res = stg15_rd1_select(stg14, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg15_rd1_res);
	hw_uint<16> stg15_rd2_res = stg15_rd2_select(stg14, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg15_rd2_res);
	hw_uint<16> stg15_rd3_res = stg15_rd3_select(stg14, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg15_rd3_res);
	hw_uint<16> stg15_rd4_res = stg15_rd4_select(stg14, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg15_rd4_res);
	hw_uint<16> stg15_rd5_res = stg15_rd5_select(stg14, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg15_rd5_res);
	hw_uint<16> stg15_rd6_res = stg15_rd6_select(stg14, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg15_rd6_res);
	hw_uint<16> stg15_rd7_res = stg15_rd7_select(stg14, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg15_rd7_res);
	hw_uint<16> stg15_rd8_res = stg15_rd8_select(stg14, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg15_rd8_res);
	hw_uint<16> stg15_rd9_res = stg15_rd9_select(stg14, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg15_rd9_res);
	hw_uint<16> stg15_rd10_res = stg15_rd10_select(stg14, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg15_rd10_res);
	hw_uint<16> stg15_rd11_res = stg15_rd11_select(stg14, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg15_rd11_res);
	hw_uint<16> stg15_rd12_res = stg15_rd12_select(stg14, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg15_rd12_res);
	hw_uint<16> stg15_rd13_res = stg15_rd13_select(stg14, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg15_rd13_res);
	hw_uint<16> stg15_rd14_res = stg15_rd14_select(stg14, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg15_rd14_res);
	hw_uint<16> stg15_rd15_res = stg15_rd15_select(stg14, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg15_rd15_res);
	hw_uint<16> stg15_rd16_res = stg15_rd16_select(stg14, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg15_rd16_res);
	hw_uint<16> stg15_rd17_res = stg15_rd17_select(stg14, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg15_rd17_res);
	hw_uint<16> stg15_rd18_res = stg15_rd18_select(stg14, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg15_rd18_res);
	hw_uint<16> stg15_rd19_res = stg15_rd19_select(stg14, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg15_rd19_res);
	hw_uint<16> stg15_rd20_res = stg15_rd20_select(stg14, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg15_rd20_res);
	hw_uint<16> stg15_rd21_res = stg15_rd21_select(stg14, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg15_rd21_res);
	hw_uint<16> stg15_rd22_res = stg15_rd22_select(stg14, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg15_rd22_res);
	hw_uint<16> stg15_rd23_res = stg15_rd23_select(stg14, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg15_rd23_res);
	hw_uint<16> stg15_rd24_res = stg15_rd24_select(stg14, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg15_rd24_res);
	hw_uint<16> stg15_rd25_res = stg15_rd25_select(stg14, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg15_rd25_res);
	hw_uint<16> stg15_rd26_res = stg15_rd26_select(stg14, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg15_rd26_res);
	hw_uint<16> stg15_rd27_res = stg15_rd27_select(stg14, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg15_rd27_res);
	hw_uint<16> stg15_rd28_res = stg15_rd28_select(stg14, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg15_rd28_res);
	hw_uint<16> stg15_rd29_res = stg15_rd29_select(stg14, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg15_rd29_res);
	hw_uint<16> stg15_rd30_res = stg15_rd30_select(stg14, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg15_rd30_res);
	hw_uint<16> stg15_rd31_res = stg15_rd31_select(stg14, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg15_rd31_res);
	hw_uint<16> stg15_rd32_res = stg15_rd32_select(stg14, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg15_rd32_res);
	hw_uint<16> stg15_rd33_res = stg15_rd33_select(stg14, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg15_rd33_res);
	hw_uint<16> stg15_rd34_res = stg15_rd34_select(stg14, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg15_rd34_res);
	hw_uint<16> stg15_rd35_res = stg15_rd35_select(stg14, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg15_rd35_res);
	hw_uint<16> stg15_rd36_res = stg15_rd36_select(stg14, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg15_rd36_res);
	hw_uint<16> stg15_rd37_res = stg15_rd37_select(stg14, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg15_rd37_res);
	hw_uint<16> stg15_rd38_res = stg15_rd38_select(stg14, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg15_rd38_res);
	hw_uint<16> stg15_rd39_res = stg15_rd39_select(stg14, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg15_rd39_res);
	hw_uint<16> stg15_rd40_res = stg15_rd40_select(stg14, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg15_rd40_res);
	hw_uint<16> stg15_rd41_res = stg15_rd41_select(stg14, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg15_rd41_res);
	hw_uint<16> stg15_rd42_res = stg15_rd42_select(stg14, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg15_rd42_res);
	hw_uint<16> stg15_rd43_res = stg15_rd43_select(stg14, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg15_rd43_res);
	hw_uint<16> stg15_rd44_res = stg15_rd44_select(stg14, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg15_rd44_res);
	hw_uint<16> stg15_rd45_res = stg15_rd45_select(stg14, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg15_rd45_res);
	hw_uint<16> stg15_rd46_res = stg15_rd46_select(stg14, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg15_rd46_res);
	hw_uint<16> stg15_rd47_res = stg15_rd47_select(stg14, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg15_rd47_res);
	hw_uint<16> stg15_rd48_res = stg15_rd48_select(stg14, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg15_rd48_res);
	hw_uint<16> stg15_rd49_res = stg15_rd49_select(stg14, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg15_rd49_res);
	hw_uint<16> stg15_rd50_res = stg15_rd50_select(stg14, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg15_rd50_res);
	hw_uint<16> stg15_rd51_res = stg15_rd51_select(stg14, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg15_rd51_res);
	hw_uint<16> stg15_rd52_res = stg15_rd52_select(stg14, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg15_rd52_res);
	hw_uint<16> stg15_rd53_res = stg15_rd53_select(stg14, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg15_rd53_res);
	hw_uint<16> stg15_rd54_res = stg15_rd54_select(stg14, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg15_rd54_res);
	hw_uint<16> stg15_rd55_res = stg15_rd55_select(stg14, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg15_rd55_res);
	hw_uint<16> stg15_rd56_res = stg15_rd56_select(stg14, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg15_rd56_res);
	hw_uint<16> stg15_rd57_res = stg15_rd57_select(stg14, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg15_rd57_res);
	hw_uint<16> stg15_rd58_res = stg15_rd58_select(stg14, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg15_rd58_res);
	hw_uint<16> stg15_rd59_res = stg15_rd59_select(stg14, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg15_rd59_res);
	hw_uint<16> stg15_rd60_res = stg15_rd60_select(stg14, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg15_rd60_res);
	hw_uint<16> stg15_rd61_res = stg15_rd61_select(stg14, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg15_rd61_res);
	hw_uint<16> stg15_rd62_res = stg15_rd62_select(stg14, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg15_rd62_res);
	hw_uint<16> stg15_rd63_res = stg15_rd63_select(stg14, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg15_rd63_res);
	hw_uint<16> stg15_rd64_res = stg15_rd64_select(stg14, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg15_rd64_res);
	hw_uint<16> stg15_rd65_res = stg15_rd65_select(stg14, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg15_rd65_res);
	hw_uint<16> stg15_rd66_res = stg15_rd66_select(stg14, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg15_rd66_res);
	hw_uint<16> stg15_rd67_res = stg15_rd67_select(stg14, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg15_rd67_res);
	hw_uint<16> stg15_rd68_res = stg15_rd68_select(stg14, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg15_rd68_res);
	hw_uint<16> stg15_rd69_res = stg15_rd69_select(stg14, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg15_rd69_res);
	hw_uint<16> stg15_rd70_res = stg15_rd70_select(stg14, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg15_rd70_res);
	hw_uint<16> stg15_rd71_res = stg15_rd71_select(stg14, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg15_rd71_res);
	hw_uint<16> stg15_rd72_res = stg15_rd72_select(stg14, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg15_rd72_res);
	hw_uint<16> stg15_rd73_res = stg15_rd73_select(stg14, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg15_rd73_res);
	hw_uint<16> stg15_rd74_res = stg15_rd74_select(stg14, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg15_rd74_res);
	hw_uint<16> stg15_rd75_res = stg15_rd75_select(stg14, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg15_rd75_res);
	hw_uint<16> stg15_rd76_res = stg15_rd76_select(stg14, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg15_rd76_res);
	hw_uint<16> stg15_rd77_res = stg15_rd77_select(stg14, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg15_rd77_res);
	hw_uint<16> stg15_rd78_res = stg15_rd78_select(stg14, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg15_rd78_res);
	hw_uint<16> stg15_rd79_res = stg15_rd79_select(stg14, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg15_rd79_res);
	hw_uint<16> stg15_rd80_res = stg15_rd80_select(stg14, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg15_rd80_res);
	hw_uint<16> stg15_rd81_res = stg15_rd81_select(stg14, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg15_rd81_res);
	hw_uint<16> stg15_rd82_res = stg15_rd82_select(stg14, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg15_rd82_res);
	hw_uint<16> stg15_rd83_res = stg15_rd83_select(stg14, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg15_rd83_res);
	hw_uint<16> stg15_rd84_res = stg15_rd84_select(stg14, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg15_rd84_res);
	hw_uint<16> stg15_rd85_res = stg15_rd85_select(stg14, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg15_rd85_res);
	hw_uint<16> stg15_rd86_res = stg15_rd86_select(stg14, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg15_rd86_res);
	hw_uint<16> stg15_rd87_res = stg15_rd87_select(stg14, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg15_rd87_res);
	hw_uint<16> stg15_rd88_res = stg15_rd88_select(stg14, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg15_rd88_res);
	hw_uint<16> stg15_rd89_res = stg15_rd89_select(stg14, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg15_rd89_res);
	hw_uint<16> stg15_rd90_res = stg15_rd90_select(stg14, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg15_rd90_res);
	hw_uint<16> stg15_rd91_res = stg15_rd91_select(stg14, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg15_rd91_res);
	hw_uint<16> stg15_rd92_res = stg15_rd92_select(stg14, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg15_rd92_res);
	hw_uint<16> stg15_rd93_res = stg15_rd93_select(stg14, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg15_rd93_res);
	hw_uint<16> stg15_rd94_res = stg15_rd94_select(stg14, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg15_rd94_res);
	hw_uint<16> stg15_rd95_res = stg15_rd95_select(stg14, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg15_rd95_res);
	hw_uint<16> stg15_rd96_res = stg15_rd96_select(stg14, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg15_rd96_res);
	hw_uint<16> stg15_rd97_res = stg15_rd97_select(stg14, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg15_rd97_res);
	hw_uint<16> stg15_rd98_res = stg15_rd98_select(stg14, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg15_rd98_res);
	hw_uint<16> stg15_rd99_res = stg15_rd99_select(stg14, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg15_rd99_res);
	hw_uint<16> stg15_rd100_res = stg15_rd100_select(stg14, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg15_rd100_res);
	hw_uint<16> stg15_rd101_res = stg15_rd101_select(stg14, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg15_rd101_res);
	hw_uint<16> stg15_rd102_res = stg15_rd102_select(stg14, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg15_rd102_res);
	hw_uint<16> stg15_rd103_res = stg15_rd103_select(stg14, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg15_rd103_res);
	hw_uint<16> stg15_rd104_res = stg15_rd104_select(stg14, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg15_rd104_res);
	hw_uint<16> stg15_rd105_res = stg15_rd105_select(stg14, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg15_rd105_res);
	hw_uint<16> stg15_rd106_res = stg15_rd106_select(stg14, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg15_rd106_res);
	hw_uint<16> stg15_rd107_res = stg15_rd107_select(stg14, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg15_rd107_res);
	hw_uint<16> stg15_rd108_res = stg15_rd108_select(stg14, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg15_rd108_res);
	hw_uint<16> stg15_rd109_res = stg15_rd109_select(stg14, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg15_rd109_res);
	hw_uint<16> stg15_rd110_res = stg15_rd110_select(stg14, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg15_rd110_res);
	hw_uint<16> stg15_rd111_res = stg15_rd111_select(stg14, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg15_rd111_res);
	hw_uint<16> stg15_rd112_res = stg15_rd112_select(stg14, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg15_rd112_res);
	hw_uint<16> stg15_rd113_res = stg15_rd113_select(stg14, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg15_rd113_res);
	hw_uint<16> stg15_rd114_res = stg15_rd114_select(stg14, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg15_rd114_res);
	hw_uint<16> stg15_rd115_res = stg15_rd115_select(stg14, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg15_rd115_res);
	hw_uint<16> stg15_rd116_res = stg15_rd116_select(stg14, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg15_rd116_res);
	hw_uint<16> stg15_rd117_res = stg15_rd117_select(stg14, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg15_rd117_res);
	hw_uint<16> stg15_rd118_res = stg15_rd118_select(stg14, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg15_rd118_res);
	hw_uint<16> stg15_rd119_res = stg15_rd119_select(stg14, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg15_rd119_res);
	hw_uint<16> stg15_rd120_res = stg15_rd120_select(stg14, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg15_rd120_res);
	hw_uint<16> stg15_rd121_res = stg15_rd121_select(stg14, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg15_rd121_res);
	hw_uint<16> stg15_rd122_res = stg15_rd122_select(stg14, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg15_rd122_res);
	hw_uint<16> stg15_rd123_res = stg15_rd123_select(stg14, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg15_rd123_res);
	hw_uint<16> stg15_rd124_res = stg15_rd124_select(stg14, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg15_rd124_res);
	hw_uint<16> stg15_rd125_res = stg15_rd125_select(stg14, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg15_rd125_res);
	hw_uint<16> stg15_rd126_res = stg15_rd126_select(stg14, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg15_rd126_res);
	hw_uint<16> stg15_rd127_res = stg15_rd127_select(stg14, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg15_rd127_res);
	return result;
}

struct stg15_stg15_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-96, 2016], [0, 1082]}
	// Capacity: 70
	// # of read delays: 4
  // 0, 1, 68, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 66> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_67() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_68() {
		return f4;
	}

	inline hw_uint<16> peek_69() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 66
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 66 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-95, 1985], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-86, 1994], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-85, 1995], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-84, 1996], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-83, 1997], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-82, 1998], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-81, 1999], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-80, 2000], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-79, 2001], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-78, 2002], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-77, 2003], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-94, 1986], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-76, 2004], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-75, 2005], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-74, 2006], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-73, 2007], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-72, 2008], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-71, 2009], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-70, 2010], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-69, 2011], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-68, 2012], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-67, 2013], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-93, 1987], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-66, 2014], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-97, 2015], [0, 1083]}
	// Capacity: 71
	// # of read delays: 4
  // 0, 1, 69, 70
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}

	inline hw_uint<16> peek_70() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-92, 1988], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-91, 1989], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-90, 1990], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-89, 1991], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-88, 1992], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_stg15_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-87, 1993], [0, 1083]}
	// Capacity: 70
	// # of read delays: 3
  // 0, 1, 69
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 67> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_68() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_69() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 67
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 67 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg15_cache {
  // # of banks: 32
  stg15_stg15_update_0_write0_merged_banks_4_cache stg15_stg15_update_0_write0_merged_banks_4;
  stg15_stg15_update_0_write1_merged_banks_4_cache stg15_stg15_update_0_write1_merged_banks_4;
  stg15_stg15_update_0_write10_merged_banks_4_cache stg15_stg15_update_0_write10_merged_banks_4;
  stg15_stg15_update_0_write11_merged_banks_4_cache stg15_stg15_update_0_write11_merged_banks_4;
  stg15_stg15_update_0_write12_merged_banks_4_cache stg15_stg15_update_0_write12_merged_banks_4;
  stg15_stg15_update_0_write13_merged_banks_4_cache stg15_stg15_update_0_write13_merged_banks_4;
  stg15_stg15_update_0_write14_merged_banks_4_cache stg15_stg15_update_0_write14_merged_banks_4;
  stg15_stg15_update_0_write15_merged_banks_4_cache stg15_stg15_update_0_write15_merged_banks_4;
  stg15_stg15_update_0_write16_merged_banks_4_cache stg15_stg15_update_0_write16_merged_banks_4;
  stg15_stg15_update_0_write17_merged_banks_4_cache stg15_stg15_update_0_write17_merged_banks_4;
  stg15_stg15_update_0_write18_merged_banks_4_cache stg15_stg15_update_0_write18_merged_banks_4;
  stg15_stg15_update_0_write19_merged_banks_4_cache stg15_stg15_update_0_write19_merged_banks_4;
  stg15_stg15_update_0_write2_merged_banks_4_cache stg15_stg15_update_0_write2_merged_banks_4;
  stg15_stg15_update_0_write20_merged_banks_4_cache stg15_stg15_update_0_write20_merged_banks_4;
  stg15_stg15_update_0_write21_merged_banks_4_cache stg15_stg15_update_0_write21_merged_banks_4;
  stg15_stg15_update_0_write22_merged_banks_4_cache stg15_stg15_update_0_write22_merged_banks_4;
  stg15_stg15_update_0_write23_merged_banks_4_cache stg15_stg15_update_0_write23_merged_banks_4;
  stg15_stg15_update_0_write24_merged_banks_4_cache stg15_stg15_update_0_write24_merged_banks_4;
  stg15_stg15_update_0_write25_merged_banks_4_cache stg15_stg15_update_0_write25_merged_banks_4;
  stg15_stg15_update_0_write26_merged_banks_4_cache stg15_stg15_update_0_write26_merged_banks_4;
  stg15_stg15_update_0_write27_merged_banks_4_cache stg15_stg15_update_0_write27_merged_banks_4;
  stg15_stg15_update_0_write28_merged_banks_4_cache stg15_stg15_update_0_write28_merged_banks_4;
  stg15_stg15_update_0_write29_merged_banks_4_cache stg15_stg15_update_0_write29_merged_banks_4;
  stg15_stg15_update_0_write3_merged_banks_4_cache stg15_stg15_update_0_write3_merged_banks_4;
  stg15_stg15_update_0_write30_merged_banks_4_cache stg15_stg15_update_0_write30_merged_banks_4;
  stg15_stg15_update_0_write31_merged_banks_4_cache stg15_stg15_update_0_write31_merged_banks_4;
  stg15_stg15_update_0_write4_merged_banks_4_cache stg15_stg15_update_0_write4_merged_banks_4;
  stg15_stg15_update_0_write5_merged_banks_4_cache stg15_stg15_update_0_write5_merged_banks_4;
  stg15_stg15_update_0_write6_merged_banks_4_cache stg15_stg15_update_0_write6_merged_banks_4;
  stg15_stg15_update_0_write7_merged_banks_4_cache stg15_stg15_update_0_write7_merged_banks_4;
  stg15_stg15_update_0_write8_merged_banks_4_cache stg15_stg15_update_0_write8_merged_banks_4;
  stg15_stg15_update_0_write9_merged_banks_4_cache stg15_stg15_update_0_write9_merged_banks_4;
};



inline void stg15_stg15_update_0_write0_write(hw_uint<16>& stg15_stg15_update_0_write0, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write0_merged_banks_4.push(stg15_stg15_update_0_write0);
}

inline void stg15_stg15_update_0_write1_write(hw_uint<16>& stg15_stg15_update_0_write1, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write1_merged_banks_4.push(stg15_stg15_update_0_write1);
}

inline void stg15_stg15_update_0_write10_write(hw_uint<16>& stg15_stg15_update_0_write10, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write10_merged_banks_4.push(stg15_stg15_update_0_write10);
}

inline void stg15_stg15_update_0_write11_write(hw_uint<16>& stg15_stg15_update_0_write11, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write11_merged_banks_4.push(stg15_stg15_update_0_write11);
}

inline void stg15_stg15_update_0_write12_write(hw_uint<16>& stg15_stg15_update_0_write12, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write12_merged_banks_4.push(stg15_stg15_update_0_write12);
}

inline void stg15_stg15_update_0_write13_write(hw_uint<16>& stg15_stg15_update_0_write13, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write13_merged_banks_4.push(stg15_stg15_update_0_write13);
}

inline void stg15_stg15_update_0_write14_write(hw_uint<16>& stg15_stg15_update_0_write14, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write14_merged_banks_4.push(stg15_stg15_update_0_write14);
}

inline void stg15_stg15_update_0_write15_write(hw_uint<16>& stg15_stg15_update_0_write15, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write15_merged_banks_4.push(stg15_stg15_update_0_write15);
}

inline void stg15_stg15_update_0_write16_write(hw_uint<16>& stg15_stg15_update_0_write16, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write16_merged_banks_4.push(stg15_stg15_update_0_write16);
}

inline void stg15_stg15_update_0_write17_write(hw_uint<16>& stg15_stg15_update_0_write17, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write17_merged_banks_4.push(stg15_stg15_update_0_write17);
}

inline void stg15_stg15_update_0_write18_write(hw_uint<16>& stg15_stg15_update_0_write18, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write18_merged_banks_4.push(stg15_stg15_update_0_write18);
}

inline void stg15_stg15_update_0_write19_write(hw_uint<16>& stg15_stg15_update_0_write19, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write19_merged_banks_4.push(stg15_stg15_update_0_write19);
}

inline void stg15_stg15_update_0_write2_write(hw_uint<16>& stg15_stg15_update_0_write2, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write2_merged_banks_4.push(stg15_stg15_update_0_write2);
}

inline void stg15_stg15_update_0_write20_write(hw_uint<16>& stg15_stg15_update_0_write20, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write20_merged_banks_4.push(stg15_stg15_update_0_write20);
}

inline void stg15_stg15_update_0_write21_write(hw_uint<16>& stg15_stg15_update_0_write21, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write21_merged_banks_4.push(stg15_stg15_update_0_write21);
}

inline void stg15_stg15_update_0_write22_write(hw_uint<16>& stg15_stg15_update_0_write22, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write22_merged_banks_4.push(stg15_stg15_update_0_write22);
}

inline void stg15_stg15_update_0_write23_write(hw_uint<16>& stg15_stg15_update_0_write23, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write23_merged_banks_4.push(stg15_stg15_update_0_write23);
}

inline void stg15_stg15_update_0_write24_write(hw_uint<16>& stg15_stg15_update_0_write24, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write24_merged_banks_4.push(stg15_stg15_update_0_write24);
}

inline void stg15_stg15_update_0_write25_write(hw_uint<16>& stg15_stg15_update_0_write25, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write25_merged_banks_4.push(stg15_stg15_update_0_write25);
}

inline void stg15_stg15_update_0_write26_write(hw_uint<16>& stg15_stg15_update_0_write26, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write26_merged_banks_4.push(stg15_stg15_update_0_write26);
}

inline void stg15_stg15_update_0_write27_write(hw_uint<16>& stg15_stg15_update_0_write27, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write27_merged_banks_4.push(stg15_stg15_update_0_write27);
}

inline void stg15_stg15_update_0_write28_write(hw_uint<16>& stg15_stg15_update_0_write28, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write28_merged_banks_4.push(stg15_stg15_update_0_write28);
}

inline void stg15_stg15_update_0_write29_write(hw_uint<16>& stg15_stg15_update_0_write29, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write29_merged_banks_4.push(stg15_stg15_update_0_write29);
}

inline void stg15_stg15_update_0_write3_write(hw_uint<16>& stg15_stg15_update_0_write3, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write3_merged_banks_4.push(stg15_stg15_update_0_write3);
}

inline void stg15_stg15_update_0_write30_write(hw_uint<16>& stg15_stg15_update_0_write30, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write30_merged_banks_4.push(stg15_stg15_update_0_write30);
}

inline void stg15_stg15_update_0_write31_write(hw_uint<16>& stg15_stg15_update_0_write31, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write31_merged_banks_4.push(stg15_stg15_update_0_write31);
}

inline void stg15_stg15_update_0_write4_write(hw_uint<16>& stg15_stg15_update_0_write4, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write4_merged_banks_4.push(stg15_stg15_update_0_write4);
}

inline void stg15_stg15_update_0_write5_write(hw_uint<16>& stg15_stg15_update_0_write5, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write5_merged_banks_4.push(stg15_stg15_update_0_write5);
}

inline void stg15_stg15_update_0_write6_write(hw_uint<16>& stg15_stg15_update_0_write6, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write6_merged_banks_4.push(stg15_stg15_update_0_write6);
}

inline void stg15_stg15_update_0_write7_write(hw_uint<16>& stg15_stg15_update_0_write7, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write7_merged_banks_4.push(stg15_stg15_update_0_write7);
}

inline void stg15_stg15_update_0_write8_write(hw_uint<16>& stg15_stg15_update_0_write8, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write8_merged_banks_4.push(stg15_stg15_update_0_write8);
}

inline void stg15_stg15_update_0_write9_write(hw_uint<16>& stg15_stg15_update_0_write9, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  stg15.stg15_stg15_update_0_write9_merged_banks_4.push(stg15_stg15_update_0_write9);
}

inline hw_uint<16> stg16_rd0_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd0 read pattern: { stg16_update_0[d0, d1] -> stg15[-1 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write31 = stg15.stg15_stg15_update_0_write31_merged_banks_4.peek_70();
  return value_stg15_stg15_update_0_write31;
  return 0;
}

inline hw_uint<16> stg16_rd1_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd1 read pattern: { stg16_update_0[d0, d1] -> stg15[32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write0 = stg15.stg15_stg15_update_0_write0_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write0;
  return 0;
}

inline hw_uint<16> stg16_rd10_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd10 read pattern: { stg16_update_0[d0, d1] -> stg15[2 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write2 = stg15.stg15_stg15_update_0_write2_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write2;
  return 0;
}

inline hw_uint<16> stg16_rd100_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd100 read pattern: { stg16_update_0[d0, d1] -> stg15[24 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write24 = stg15.stg15_stg15_update_0_write24_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write24;
  return 0;
}

inline hw_uint<16> stg16_rd101_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd101 read pattern: { stg16_update_0[d0, d1] -> stg15[25 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write25 = stg15.stg15_stg15_update_0_write25_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write25;
  return 0;
}

inline hw_uint<16> stg16_rd102_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd102 read pattern: { stg16_update_0[d0, d1] -> stg15[25 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write25 = stg15.stg15_stg15_update_0_write25_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write25;
  return 0;
}

inline hw_uint<16> stg16_rd103_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd103 read pattern: { stg16_update_0[d0, d1] -> stg15[26 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write26 = stg15.stg15_stg15_update_0_write26_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write26;
  return 0;
}

inline hw_uint<16> stg16_rd104_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd104 read pattern: { stg16_update_0[d0, d1] -> stg15[25 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write25 = stg15.stg15_stg15_update_0_write25_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write25;
  return 0;
}

inline hw_uint<16> stg16_rd105_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd105 read pattern: { stg16_update_0[d0, d1] -> stg15[26 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write26 = stg15.stg15_stg15_update_0_write26_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write26;
  return 0;
}

inline hw_uint<16> stg16_rd106_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd106 read pattern: { stg16_update_0[d0, d1] -> stg15[26 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write26 = stg15.stg15_stg15_update_0_write26_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write26;
  return 0;
}

inline hw_uint<16> stg16_rd107_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd107 read pattern: { stg16_update_0[d0, d1] -> stg15[27 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write27 = stg15.stg15_stg15_update_0_write27_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write27;
  return 0;
}

inline hw_uint<16> stg16_rd108_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd108 read pattern: { stg16_update_0[d0, d1] -> stg15[26 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write26 = stg15.stg15_stg15_update_0_write26_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write26;
  return 0;
}

inline hw_uint<16> stg16_rd109_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd109 read pattern: { stg16_update_0[d0, d1] -> stg15[27 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write27 = stg15.stg15_stg15_update_0_write27_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write27;
  return 0;
}

inline hw_uint<16> stg16_rd11_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd11 read pattern: { stg16_update_0[d0, d1] -> stg15[3 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write3 = stg15.stg15_stg15_update_0_write3_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write3;
  return 0;
}

inline hw_uint<16> stg16_rd110_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd110 read pattern: { stg16_update_0[d0, d1] -> stg15[27 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write27 = stg15.stg15_stg15_update_0_write27_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write27;
  return 0;
}

inline hw_uint<16> stg16_rd111_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd111 read pattern: { stg16_update_0[d0, d1] -> stg15[28 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write28 = stg15.stg15_stg15_update_0_write28_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write28;
  return 0;
}

inline hw_uint<16> stg16_rd112_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd112 read pattern: { stg16_update_0[d0, d1] -> stg15[27 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write27 = stg15.stg15_stg15_update_0_write27_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write27;
  return 0;
}

inline hw_uint<16> stg16_rd113_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd113 read pattern: { stg16_update_0[d0, d1] -> stg15[28 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write28 = stg15.stg15_stg15_update_0_write28_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write28;
  return 0;
}

inline hw_uint<16> stg16_rd114_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd114 read pattern: { stg16_update_0[d0, d1] -> stg15[28 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write28 = stg15.stg15_stg15_update_0_write28_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write28;
  return 0;
}

inline hw_uint<16> stg16_rd115_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd115 read pattern: { stg16_update_0[d0, d1] -> stg15[29 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write29 = stg15.stg15_stg15_update_0_write29_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write29;
  return 0;
}

inline hw_uint<16> stg16_rd116_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd116 read pattern: { stg16_update_0[d0, d1] -> stg15[28 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write28 = stg15.stg15_stg15_update_0_write28_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write28;
  return 0;
}

inline hw_uint<16> stg16_rd117_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd117 read pattern: { stg16_update_0[d0, d1] -> stg15[29 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write29 = stg15.stg15_stg15_update_0_write29_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write29;
  return 0;
}

inline hw_uint<16> stg16_rd118_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd118 read pattern: { stg16_update_0[d0, d1] -> stg15[29 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write29 = stg15.stg15_stg15_update_0_write29_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write29;
  return 0;
}

inline hw_uint<16> stg16_rd119_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd119 read pattern: { stg16_update_0[d0, d1] -> stg15[30 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write30 = stg15.stg15_stg15_update_0_write30_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write30;
  return 0;
}

inline hw_uint<16> stg16_rd12_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd12 read pattern: { stg16_update_0[d0, d1] -> stg15[2 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write2 = stg15.stg15_stg15_update_0_write2_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write2;
  return 0;
}

inline hw_uint<16> stg16_rd120_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd120 read pattern: { stg16_update_0[d0, d1] -> stg15[29 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write29 = stg15.stg15_stg15_update_0_write29_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write29;
  return 0;
}

inline hw_uint<16> stg16_rd121_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd121 read pattern: { stg16_update_0[d0, d1] -> stg15[30 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write30 = stg15.stg15_stg15_update_0_write30_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write30;
  return 0;
}

inline hw_uint<16> stg16_rd122_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd122 read pattern: { stg16_update_0[d0, d1] -> stg15[30 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write30 = stg15.stg15_stg15_update_0_write30_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write30;
  return 0;
}

inline hw_uint<16> stg16_rd123_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd123 read pattern: { stg16_update_0[d0, d1] -> stg15[31 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write31 = stg15.stg15_stg15_update_0_write31_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write31;
  return 0;
}

inline hw_uint<16> stg16_rd124_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd124 read pattern: { stg16_update_0[d0, d1] -> stg15[30 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write30 = stg15.stg15_stg15_update_0_write30_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write30;
  return 0;
}

inline hw_uint<16> stg16_rd125_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd125 read pattern: { stg16_update_0[d0, d1] -> stg15[31 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write31 = stg15.stg15_stg15_update_0_write31_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write31;
  return 0;
}

inline hw_uint<16> stg16_rd126_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd126 read pattern: { stg16_update_0[d0, d1] -> stg15[31 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write31 = stg15.stg15_stg15_update_0_write31_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write31;
  return 0;
}

inline hw_uint<16> stg16_rd127_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd127 read pattern: { stg16_update_0[d0, d1] -> stg15[32 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write0 = stg15.stg15_stg15_update_0_write0_merged_banks_4.peek_68();
  return value_stg15_stg15_update_0_write0;
  return 0;
}

inline hw_uint<16> stg16_rd13_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd13 read pattern: { stg16_update_0[d0, d1] -> stg15[3 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write3 = stg15.stg15_stg15_update_0_write3_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write3;
  return 0;
}

inline hw_uint<16> stg16_rd14_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd14 read pattern: { stg16_update_0[d0, d1] -> stg15[3 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write3 = stg15.stg15_stg15_update_0_write3_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write3;
  return 0;
}

inline hw_uint<16> stg16_rd15_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd15 read pattern: { stg16_update_0[d0, d1] -> stg15[4 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write4 = stg15.stg15_stg15_update_0_write4_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write4;
  return 0;
}

inline hw_uint<16> stg16_rd16_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd16 read pattern: { stg16_update_0[d0, d1] -> stg15[3 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write3 = stg15.stg15_stg15_update_0_write3_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write3;
  return 0;
}

inline hw_uint<16> stg16_rd17_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd17 read pattern: { stg16_update_0[d0, d1] -> stg15[4 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write4 = stg15.stg15_stg15_update_0_write4_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write4;
  return 0;
}

inline hw_uint<16> stg16_rd18_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd18 read pattern: { stg16_update_0[d0, d1] -> stg15[4 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write4 = stg15.stg15_stg15_update_0_write4_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write4;
  return 0;
}

inline hw_uint<16> stg16_rd19_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd19 read pattern: { stg16_update_0[d0, d1] -> stg15[5 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write5 = stg15.stg15_stg15_update_0_write5_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write5;
  return 0;
}

inline hw_uint<16> stg16_rd2_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd2 read pattern: { stg16_update_0[d0, d1] -> stg15[32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write0 = stg15.stg15_stg15_update_0_write0_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write0;
  return 0;
}

inline hw_uint<16> stg16_rd20_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd20 read pattern: { stg16_update_0[d0, d1] -> stg15[4 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write4 = stg15.stg15_stg15_update_0_write4_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write4;
  return 0;
}

inline hw_uint<16> stg16_rd21_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd21 read pattern: { stg16_update_0[d0, d1] -> stg15[5 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write5 = stg15.stg15_stg15_update_0_write5_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write5;
  return 0;
}

inline hw_uint<16> stg16_rd22_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd22 read pattern: { stg16_update_0[d0, d1] -> stg15[5 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write5 = stg15.stg15_stg15_update_0_write5_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write5;
  return 0;
}

inline hw_uint<16> stg16_rd23_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd23 read pattern: { stg16_update_0[d0, d1] -> stg15[6 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write6 = stg15.stg15_stg15_update_0_write6_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write6;
  return 0;
}

inline hw_uint<16> stg16_rd24_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd24 read pattern: { stg16_update_0[d0, d1] -> stg15[5 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write5 = stg15.stg15_stg15_update_0_write5_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write5;
  return 0;
}

inline hw_uint<16> stg16_rd25_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd25 read pattern: { stg16_update_0[d0, d1] -> stg15[6 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write6 = stg15.stg15_stg15_update_0_write6_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write6;
  return 0;
}

inline hw_uint<16> stg16_rd26_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd26 read pattern: { stg16_update_0[d0, d1] -> stg15[6 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write6 = stg15.stg15_stg15_update_0_write6_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write6;
  return 0;
}

inline hw_uint<16> stg16_rd27_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd27 read pattern: { stg16_update_0[d0, d1] -> stg15[7 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write7 = stg15.stg15_stg15_update_0_write7_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write7;
  return 0;
}

inline hw_uint<16> stg16_rd28_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd28 read pattern: { stg16_update_0[d0, d1] -> stg15[6 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write6 = stg15.stg15_stg15_update_0_write6_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write6;
  return 0;
}

inline hw_uint<16> stg16_rd29_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd29 read pattern: { stg16_update_0[d0, d1] -> stg15[7 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write7 = stg15.stg15_stg15_update_0_write7_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write7;
  return 0;
}

inline hw_uint<16> stg16_rd3_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd3 read pattern: { stg16_update_0[d0, d1] -> stg15[1 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write1 = stg15.stg15_stg15_update_0_write1_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write1;
  return 0;
}

inline hw_uint<16> stg16_rd30_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd30 read pattern: { stg16_update_0[d0, d1] -> stg15[7 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write7 = stg15.stg15_stg15_update_0_write7_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write7;
  return 0;
}

inline hw_uint<16> stg16_rd31_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd31 read pattern: { stg16_update_0[d0, d1] -> stg15[8 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write8 = stg15.stg15_stg15_update_0_write8_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write8;
  return 0;
}

inline hw_uint<16> stg16_rd32_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd32 read pattern: { stg16_update_0[d0, d1] -> stg15[7 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write7 = stg15.stg15_stg15_update_0_write7_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write7;
  return 0;
}

inline hw_uint<16> stg16_rd33_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd33 read pattern: { stg16_update_0[d0, d1] -> stg15[8 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write8 = stg15.stg15_stg15_update_0_write8_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write8;
  return 0;
}

inline hw_uint<16> stg16_rd34_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd34 read pattern: { stg16_update_0[d0, d1] -> stg15[8 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write8 = stg15.stg15_stg15_update_0_write8_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write8;
  return 0;
}

inline hw_uint<16> stg16_rd35_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd35 read pattern: { stg16_update_0[d0, d1] -> stg15[9 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write9 = stg15.stg15_stg15_update_0_write9_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write9;
  return 0;
}

inline hw_uint<16> stg16_rd36_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd36 read pattern: { stg16_update_0[d0, d1] -> stg15[8 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write8 = stg15.stg15_stg15_update_0_write8_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write8;
  return 0;
}

inline hw_uint<16> stg16_rd37_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd37 read pattern: { stg16_update_0[d0, d1] -> stg15[9 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write9 = stg15.stg15_stg15_update_0_write9_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write9;
  return 0;
}

inline hw_uint<16> stg16_rd38_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd38 read pattern: { stg16_update_0[d0, d1] -> stg15[9 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write9 = stg15.stg15_stg15_update_0_write9_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write9;
  return 0;
}

inline hw_uint<16> stg16_rd39_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd39 read pattern: { stg16_update_0[d0, d1] -> stg15[10 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write10 = stg15.stg15_stg15_update_0_write10_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write10;
  return 0;
}

inline hw_uint<16> stg16_rd4_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd4 read pattern: { stg16_update_0[d0, d1] -> stg15[32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write0 = stg15.stg15_stg15_update_0_write0_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write0;
  return 0;
}

inline hw_uint<16> stg16_rd40_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd40 read pattern: { stg16_update_0[d0, d1] -> stg15[9 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write9 = stg15.stg15_stg15_update_0_write9_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write9;
  return 0;
}

inline hw_uint<16> stg16_rd41_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd41 read pattern: { stg16_update_0[d0, d1] -> stg15[10 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write10 = stg15.stg15_stg15_update_0_write10_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write10;
  return 0;
}

inline hw_uint<16> stg16_rd42_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd42 read pattern: { stg16_update_0[d0, d1] -> stg15[10 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write10 = stg15.stg15_stg15_update_0_write10_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write10;
  return 0;
}

inline hw_uint<16> stg16_rd43_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd43 read pattern: { stg16_update_0[d0, d1] -> stg15[11 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write11 = stg15.stg15_stg15_update_0_write11_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write11;
  return 0;
}

inline hw_uint<16> stg16_rd44_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd44 read pattern: { stg16_update_0[d0, d1] -> stg15[10 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write10 = stg15.stg15_stg15_update_0_write10_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write10;
  return 0;
}

inline hw_uint<16> stg16_rd45_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd45 read pattern: { stg16_update_0[d0, d1] -> stg15[11 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write11 = stg15.stg15_stg15_update_0_write11_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write11;
  return 0;
}

inline hw_uint<16> stg16_rd46_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd46 read pattern: { stg16_update_0[d0, d1] -> stg15[11 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write11 = stg15.stg15_stg15_update_0_write11_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write11;
  return 0;
}

inline hw_uint<16> stg16_rd47_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd47 read pattern: { stg16_update_0[d0, d1] -> stg15[12 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write12 = stg15.stg15_stg15_update_0_write12_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write12;
  return 0;
}

inline hw_uint<16> stg16_rd48_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd48 read pattern: { stg16_update_0[d0, d1] -> stg15[11 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write11 = stg15.stg15_stg15_update_0_write11_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write11;
  return 0;
}

inline hw_uint<16> stg16_rd49_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd49 read pattern: { stg16_update_0[d0, d1] -> stg15[12 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write12 = stg15.stg15_stg15_update_0_write12_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write12;
  return 0;
}

inline hw_uint<16> stg16_rd5_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd5 read pattern: { stg16_update_0[d0, d1] -> stg15[1 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write1 = stg15.stg15_stg15_update_0_write1_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write1;
  return 0;
}

inline hw_uint<16> stg16_rd50_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd50 read pattern: { stg16_update_0[d0, d1] -> stg15[12 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write12 = stg15.stg15_stg15_update_0_write12_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write12;
  return 0;
}

inline hw_uint<16> stg16_rd51_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd51 read pattern: { stg16_update_0[d0, d1] -> stg15[13 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write13 = stg15.stg15_stg15_update_0_write13_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write13;
  return 0;
}

inline hw_uint<16> stg16_rd52_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd52 read pattern: { stg16_update_0[d0, d1] -> stg15[12 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write12 = stg15.stg15_stg15_update_0_write12_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write12;
  return 0;
}

inline hw_uint<16> stg16_rd53_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd53 read pattern: { stg16_update_0[d0, d1] -> stg15[13 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write13 = stg15.stg15_stg15_update_0_write13_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write13;
  return 0;
}

inline hw_uint<16> stg16_rd54_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd54 read pattern: { stg16_update_0[d0, d1] -> stg15[13 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write13 = stg15.stg15_stg15_update_0_write13_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write13;
  return 0;
}

inline hw_uint<16> stg16_rd55_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd55 read pattern: { stg16_update_0[d0, d1] -> stg15[14 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write14 = stg15.stg15_stg15_update_0_write14_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write14;
  return 0;
}

inline hw_uint<16> stg16_rd56_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd56 read pattern: { stg16_update_0[d0, d1] -> stg15[13 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write13 = stg15.stg15_stg15_update_0_write13_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write13;
  return 0;
}

inline hw_uint<16> stg16_rd57_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd57 read pattern: { stg16_update_0[d0, d1] -> stg15[14 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write14 = stg15.stg15_stg15_update_0_write14_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write14;
  return 0;
}

inline hw_uint<16> stg16_rd58_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd58 read pattern: { stg16_update_0[d0, d1] -> stg15[14 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write14 = stg15.stg15_stg15_update_0_write14_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write14;
  return 0;
}

inline hw_uint<16> stg16_rd59_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd59 read pattern: { stg16_update_0[d0, d1] -> stg15[15 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write15 = stg15.stg15_stg15_update_0_write15_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write15;
  return 0;
}

inline hw_uint<16> stg16_rd6_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd6 read pattern: { stg16_update_0[d0, d1] -> stg15[1 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write1 = stg15.stg15_stg15_update_0_write1_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write1;
  return 0;
}

inline hw_uint<16> stg16_rd60_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd60 read pattern: { stg16_update_0[d0, d1] -> stg15[14 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write14 = stg15.stg15_stg15_update_0_write14_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write14;
  return 0;
}

inline hw_uint<16> stg16_rd61_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd61 read pattern: { stg16_update_0[d0, d1] -> stg15[15 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write15 = stg15.stg15_stg15_update_0_write15_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write15;
  return 0;
}

inline hw_uint<16> stg16_rd62_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd62 read pattern: { stg16_update_0[d0, d1] -> stg15[15 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write15 = stg15.stg15_stg15_update_0_write15_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write15;
  return 0;
}

inline hw_uint<16> stg16_rd63_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd63 read pattern: { stg16_update_0[d0, d1] -> stg15[16 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write16 = stg15.stg15_stg15_update_0_write16_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write16;
  return 0;
}

inline hw_uint<16> stg16_rd64_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd64 read pattern: { stg16_update_0[d0, d1] -> stg15[15 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write15 = stg15.stg15_stg15_update_0_write15_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write15;
  return 0;
}

inline hw_uint<16> stg16_rd65_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd65 read pattern: { stg16_update_0[d0, d1] -> stg15[16 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write16 = stg15.stg15_stg15_update_0_write16_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write16;
  return 0;
}

inline hw_uint<16> stg16_rd66_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd66 read pattern: { stg16_update_0[d0, d1] -> stg15[16 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write16 = stg15.stg15_stg15_update_0_write16_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write16;
  return 0;
}

inline hw_uint<16> stg16_rd67_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd67 read pattern: { stg16_update_0[d0, d1] -> stg15[17 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write17 = stg15.stg15_stg15_update_0_write17_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write17;
  return 0;
}

inline hw_uint<16> stg16_rd68_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd68 read pattern: { stg16_update_0[d0, d1] -> stg15[16 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write16 = stg15.stg15_stg15_update_0_write16_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write16;
  return 0;
}

inline hw_uint<16> stg16_rd69_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd69 read pattern: { stg16_update_0[d0, d1] -> stg15[17 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write17 = stg15.stg15_stg15_update_0_write17_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write17;
  return 0;
}

inline hw_uint<16> stg16_rd7_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd7 read pattern: { stg16_update_0[d0, d1] -> stg15[2 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write2 = stg15.stg15_stg15_update_0_write2_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write2;
  return 0;
}

inline hw_uint<16> stg16_rd70_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd70 read pattern: { stg16_update_0[d0, d1] -> stg15[17 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write17 = stg15.stg15_stg15_update_0_write17_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write17;
  return 0;
}

inline hw_uint<16> stg16_rd71_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd71 read pattern: { stg16_update_0[d0, d1] -> stg15[18 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write18 = stg15.stg15_stg15_update_0_write18_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write18;
  return 0;
}

inline hw_uint<16> stg16_rd72_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd72 read pattern: { stg16_update_0[d0, d1] -> stg15[17 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write17 = stg15.stg15_stg15_update_0_write17_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write17;
  return 0;
}

inline hw_uint<16> stg16_rd73_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd73 read pattern: { stg16_update_0[d0, d1] -> stg15[18 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write18 = stg15.stg15_stg15_update_0_write18_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write18;
  return 0;
}

inline hw_uint<16> stg16_rd74_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd74 read pattern: { stg16_update_0[d0, d1] -> stg15[18 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write18 = stg15.stg15_stg15_update_0_write18_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write18;
  return 0;
}

inline hw_uint<16> stg16_rd75_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd75 read pattern: { stg16_update_0[d0, d1] -> stg15[19 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write19 = stg15.stg15_stg15_update_0_write19_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write19;
  return 0;
}

inline hw_uint<16> stg16_rd76_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd76 read pattern: { stg16_update_0[d0, d1] -> stg15[18 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write18 = stg15.stg15_stg15_update_0_write18_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write18;
  return 0;
}

inline hw_uint<16> stg16_rd77_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd77 read pattern: { stg16_update_0[d0, d1] -> stg15[19 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write19 = stg15.stg15_stg15_update_0_write19_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write19;
  return 0;
}

inline hw_uint<16> stg16_rd78_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd78 read pattern: { stg16_update_0[d0, d1] -> stg15[19 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write19 = stg15.stg15_stg15_update_0_write19_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write19;
  return 0;
}

inline hw_uint<16> stg16_rd79_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd79 read pattern: { stg16_update_0[d0, d1] -> stg15[20 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write20 = stg15.stg15_stg15_update_0_write20_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write20;
  return 0;
}

inline hw_uint<16> stg16_rd8_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd8 read pattern: { stg16_update_0[d0, d1] -> stg15[1 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write1 = stg15.stg15_stg15_update_0_write1_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write1;
  return 0;
}

inline hw_uint<16> stg16_rd80_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd80 read pattern: { stg16_update_0[d0, d1] -> stg15[19 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write19 = stg15.stg15_stg15_update_0_write19_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write19;
  return 0;
}

inline hw_uint<16> stg16_rd81_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd81 read pattern: { stg16_update_0[d0, d1] -> stg15[20 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write20 = stg15.stg15_stg15_update_0_write20_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write20;
  return 0;
}

inline hw_uint<16> stg16_rd82_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd82 read pattern: { stg16_update_0[d0, d1] -> stg15[20 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write20 = stg15.stg15_stg15_update_0_write20_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write20;
  return 0;
}

inline hw_uint<16> stg16_rd83_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd83 read pattern: { stg16_update_0[d0, d1] -> stg15[21 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write21 = stg15.stg15_stg15_update_0_write21_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write21;
  return 0;
}

inline hw_uint<16> stg16_rd84_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd84 read pattern: { stg16_update_0[d0, d1] -> stg15[20 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write20 = stg15.stg15_stg15_update_0_write20_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write20;
  return 0;
}

inline hw_uint<16> stg16_rd85_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd85 read pattern: { stg16_update_0[d0, d1] -> stg15[21 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write21 = stg15.stg15_stg15_update_0_write21_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write21;
  return 0;
}

inline hw_uint<16> stg16_rd86_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd86 read pattern: { stg16_update_0[d0, d1] -> stg15[21 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write21 = stg15.stg15_stg15_update_0_write21_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write21;
  return 0;
}

inline hw_uint<16> stg16_rd87_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd87 read pattern: { stg16_update_0[d0, d1] -> stg15[22 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write22 = stg15.stg15_stg15_update_0_write22_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write22;
  return 0;
}

inline hw_uint<16> stg16_rd88_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd88 read pattern: { stg16_update_0[d0, d1] -> stg15[21 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write21 = stg15.stg15_stg15_update_0_write21_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write21;
  return 0;
}

inline hw_uint<16> stg16_rd89_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd89 read pattern: { stg16_update_0[d0, d1] -> stg15[22 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write22 = stg15.stg15_stg15_update_0_write22_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write22;
  return 0;
}

inline hw_uint<16> stg16_rd9_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd9 read pattern: { stg16_update_0[d0, d1] -> stg15[2 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write2 = stg15.stg15_stg15_update_0_write2_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write2;
  return 0;
}

inline hw_uint<16> stg16_rd90_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd90 read pattern: { stg16_update_0[d0, d1] -> stg15[22 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write22 = stg15.stg15_stg15_update_0_write22_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write22;
  return 0;
}

inline hw_uint<16> stg16_rd91_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd91 read pattern: { stg16_update_0[d0, d1] -> stg15[23 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write23 = stg15.stg15_stg15_update_0_write23_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write23;
  return 0;
}

inline hw_uint<16> stg16_rd92_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd92 read pattern: { stg16_update_0[d0, d1] -> stg15[22 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write22 = stg15.stg15_stg15_update_0_write22_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write22;
  return 0;
}

inline hw_uint<16> stg16_rd93_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd93 read pattern: { stg16_update_0[d0, d1] -> stg15[23 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write23 = stg15.stg15_stg15_update_0_write23_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write23;
  return 0;
}

inline hw_uint<16> stg16_rd94_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd94 read pattern: { stg16_update_0[d0, d1] -> stg15[23 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write23 = stg15.stg15_stg15_update_0_write23_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write23;
  return 0;
}

inline hw_uint<16> stg16_rd95_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd95 read pattern: { stg16_update_0[d0, d1] -> stg15[24 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write24 = stg15.stg15_stg15_update_0_write24_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write24;
  return 0;
}

inline hw_uint<16> stg16_rd96_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd96 read pattern: { stg16_update_0[d0, d1] -> stg15[23 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write23 = stg15.stg15_stg15_update_0_write23_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write23;
  return 0;
}

inline hw_uint<16> stg16_rd97_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd97 read pattern: { stg16_update_0[d0, d1] -> stg15[24 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write24 = stg15.stg15_stg15_update_0_write24_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write24;
  return 0;
}

inline hw_uint<16> stg16_rd98_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd98 read pattern: { stg16_update_0[d0, d1] -> stg15[24 + 32d0, 1 + d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write24 = stg15.stg15_stg15_update_0_write24_merged_banks_4.peek_1();
  return value_stg15_stg15_update_0_write24;
  return 0;
}

inline hw_uint<16> stg16_rd99_select(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg16_rd99 read pattern: { stg16_update_0[d0, d1] -> stg15[25 + 32d0, d1] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Read schedule : { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  // Write schedule: { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
  auto value_stg15_stg15_update_0_write25 = stg15.stg15_stg15_update_0_write25_merged_banks_4.peek_69();
  return value_stg15_stg15_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg15_update_0_write
//	stg15_stg15_update_0_write0
//	stg15_stg15_update_0_write1
//	stg15_stg15_update_0_write2
//	stg15_stg15_update_0_write3
//	stg15_stg15_update_0_write4
//	stg15_stg15_update_0_write5
//	stg15_stg15_update_0_write6
//	stg15_stg15_update_0_write7
//	stg15_stg15_update_0_write8
//	stg15_stg15_update_0_write9
//	stg15_stg15_update_0_write10
//	stg15_stg15_update_0_write11
//	stg15_stg15_update_0_write12
//	stg15_stg15_update_0_write13
//	stg15_stg15_update_0_write14
//	stg15_stg15_update_0_write15
//	stg15_stg15_update_0_write16
//	stg15_stg15_update_0_write17
//	stg15_stg15_update_0_write18
//	stg15_stg15_update_0_write19
//	stg15_stg15_update_0_write20
//	stg15_stg15_update_0_write21
//	stg15_stg15_update_0_write22
//	stg15_stg15_update_0_write23
//	stg15_stg15_update_0_write24
//	stg15_stg15_update_0_write25
//	stg15_stg15_update_0_write26
//	stg15_stg15_update_0_write27
//	stg15_stg15_update_0_write28
//	stg15_stg15_update_0_write29
//	stg15_stg15_update_0_write30
//	stg15_stg15_update_0_write31
inline void stg15_stg15_update_0_write_bundle_write(hw_uint<512>& stg15_update_0_write, stg15_cache& stg15, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg15_stg15_update_0_write0_res = stg15_update_0_write.extract<0, 15>();
	stg15_stg15_update_0_write0_write(stg15_stg15_update_0_write0_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write1_res = stg15_update_0_write.extract<16, 31>();
	stg15_stg15_update_0_write1_write(stg15_stg15_update_0_write1_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write2_res = stg15_update_0_write.extract<32, 47>();
	stg15_stg15_update_0_write2_write(stg15_stg15_update_0_write2_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write3_res = stg15_update_0_write.extract<48, 63>();
	stg15_stg15_update_0_write3_write(stg15_stg15_update_0_write3_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write4_res = stg15_update_0_write.extract<64, 79>();
	stg15_stg15_update_0_write4_write(stg15_stg15_update_0_write4_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write5_res = stg15_update_0_write.extract<80, 95>();
	stg15_stg15_update_0_write5_write(stg15_stg15_update_0_write5_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write6_res = stg15_update_0_write.extract<96, 111>();
	stg15_stg15_update_0_write6_write(stg15_stg15_update_0_write6_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write7_res = stg15_update_0_write.extract<112, 127>();
	stg15_stg15_update_0_write7_write(stg15_stg15_update_0_write7_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write8_res = stg15_update_0_write.extract<128, 143>();
	stg15_stg15_update_0_write8_write(stg15_stg15_update_0_write8_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write9_res = stg15_update_0_write.extract<144, 159>();
	stg15_stg15_update_0_write9_write(stg15_stg15_update_0_write9_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write10_res = stg15_update_0_write.extract<160, 175>();
	stg15_stg15_update_0_write10_write(stg15_stg15_update_0_write10_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write11_res = stg15_update_0_write.extract<176, 191>();
	stg15_stg15_update_0_write11_write(stg15_stg15_update_0_write11_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write12_res = stg15_update_0_write.extract<192, 207>();
	stg15_stg15_update_0_write12_write(stg15_stg15_update_0_write12_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write13_res = stg15_update_0_write.extract<208, 223>();
	stg15_stg15_update_0_write13_write(stg15_stg15_update_0_write13_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write14_res = stg15_update_0_write.extract<224, 239>();
	stg15_stg15_update_0_write14_write(stg15_stg15_update_0_write14_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write15_res = stg15_update_0_write.extract<240, 255>();
	stg15_stg15_update_0_write15_write(stg15_stg15_update_0_write15_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write16_res = stg15_update_0_write.extract<256, 271>();
	stg15_stg15_update_0_write16_write(stg15_stg15_update_0_write16_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write17_res = stg15_update_0_write.extract<272, 287>();
	stg15_stg15_update_0_write17_write(stg15_stg15_update_0_write17_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write18_res = stg15_update_0_write.extract<288, 303>();
	stg15_stg15_update_0_write18_write(stg15_stg15_update_0_write18_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write19_res = stg15_update_0_write.extract<304, 319>();
	stg15_stg15_update_0_write19_write(stg15_stg15_update_0_write19_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write20_res = stg15_update_0_write.extract<320, 335>();
	stg15_stg15_update_0_write20_write(stg15_stg15_update_0_write20_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write21_res = stg15_update_0_write.extract<336, 351>();
	stg15_stg15_update_0_write21_write(stg15_stg15_update_0_write21_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write22_res = stg15_update_0_write.extract<352, 367>();
	stg15_stg15_update_0_write22_write(stg15_stg15_update_0_write22_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write23_res = stg15_update_0_write.extract<368, 383>();
	stg15_stg15_update_0_write23_write(stg15_stg15_update_0_write23_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write24_res = stg15_update_0_write.extract<384, 399>();
	stg15_stg15_update_0_write24_write(stg15_stg15_update_0_write24_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write25_res = stg15_update_0_write.extract<400, 415>();
	stg15_stg15_update_0_write25_write(stg15_stg15_update_0_write25_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write26_res = stg15_update_0_write.extract<416, 431>();
	stg15_stg15_update_0_write26_write(stg15_stg15_update_0_write26_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write27_res = stg15_update_0_write.extract<432, 447>();
	stg15_stg15_update_0_write27_write(stg15_stg15_update_0_write27_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write28_res = stg15_update_0_write.extract<448, 463>();
	stg15_stg15_update_0_write28_write(stg15_stg15_update_0_write28_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write29_res = stg15_update_0_write.extract<464, 479>();
	stg15_stg15_update_0_write29_write(stg15_stg15_update_0_write29_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write30_res = stg15_update_0_write.extract<480, 495>();
	stg15_stg15_update_0_write30_write(stg15_stg15_update_0_write30_res, stg15, d0, d1, dynamic_address);
	hw_uint<16> stg15_stg15_update_0_write31_res = stg15_update_0_write.extract<496, 511>();
	stg15_stg15_update_0_write31_write(stg15_stg15_update_0_write31_res, stg15, d0, d1, dynamic_address);
}

// stg16_update_0_read
//	stg16_rd0
//	stg16_rd1
//	stg16_rd2
//	stg16_rd3
//	stg16_rd4
//	stg16_rd5
//	stg16_rd6
//	stg16_rd7
//	stg16_rd8
//	stg16_rd9
//	stg16_rd10
//	stg16_rd11
//	stg16_rd12
//	stg16_rd13
//	stg16_rd14
//	stg16_rd15
//	stg16_rd16
//	stg16_rd17
//	stg16_rd18
//	stg16_rd19
//	stg16_rd20
//	stg16_rd21
//	stg16_rd22
//	stg16_rd23
//	stg16_rd24
//	stg16_rd25
//	stg16_rd26
//	stg16_rd27
//	stg16_rd28
//	stg16_rd29
//	stg16_rd30
//	stg16_rd31
//	stg16_rd32
//	stg16_rd33
//	stg16_rd34
//	stg16_rd35
//	stg16_rd36
//	stg16_rd37
//	stg16_rd38
//	stg16_rd39
//	stg16_rd40
//	stg16_rd41
//	stg16_rd42
//	stg16_rd43
//	stg16_rd44
//	stg16_rd45
//	stg16_rd46
//	stg16_rd47
//	stg16_rd48
//	stg16_rd49
//	stg16_rd50
//	stg16_rd51
//	stg16_rd52
//	stg16_rd53
//	stg16_rd54
//	stg16_rd55
//	stg16_rd56
//	stg16_rd57
//	stg16_rd58
//	stg16_rd59
//	stg16_rd60
//	stg16_rd61
//	stg16_rd62
//	stg16_rd63
//	stg16_rd64
//	stg16_rd65
//	stg16_rd66
//	stg16_rd67
//	stg16_rd68
//	stg16_rd69
//	stg16_rd70
//	stg16_rd71
//	stg16_rd72
//	stg16_rd73
//	stg16_rd74
//	stg16_rd75
//	stg16_rd76
//	stg16_rd77
//	stg16_rd78
//	stg16_rd79
//	stg16_rd80
//	stg16_rd81
//	stg16_rd82
//	stg16_rd83
//	stg16_rd84
//	stg16_rd85
//	stg16_rd86
//	stg16_rd87
//	stg16_rd88
//	stg16_rd89
//	stg16_rd90
//	stg16_rd91
//	stg16_rd92
//	stg16_rd93
//	stg16_rd94
//	stg16_rd95
//	stg16_rd96
//	stg16_rd97
//	stg16_rd98
//	stg16_rd99
//	stg16_rd100
//	stg16_rd101
//	stg16_rd102
//	stg16_rd103
//	stg16_rd104
//	stg16_rd105
//	stg16_rd106
//	stg16_rd107
//	stg16_rd108
//	stg16_rd109
//	stg16_rd110
//	stg16_rd111
//	stg16_rd112
//	stg16_rd113
//	stg16_rd114
//	stg16_rd115
//	stg16_rd116
//	stg16_rd117
//	stg16_rd118
//	stg16_rd119
//	stg16_rd120
//	stg16_rd121
//	stg16_rd122
//	stg16_rd123
//	stg16_rd124
//	stg16_rd125
//	stg16_rd126
//	stg16_rd127
inline hw_uint<2048> stg15_stg16_update_0_read_bundle_read(stg15_cache& stg15, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg16_rd0
    // stg16_rd1
    // stg16_rd2
    // stg16_rd3
    // stg16_rd4
    // stg16_rd5
    // stg16_rd6
    // stg16_rd7
    // stg16_rd8
    // stg16_rd9
    // stg16_rd10
    // stg16_rd11
    // stg16_rd12
    // stg16_rd13
    // stg16_rd14
    // stg16_rd15
    // stg16_rd16
    // stg16_rd17
    // stg16_rd18
    // stg16_rd19
    // stg16_rd20
    // stg16_rd21
    // stg16_rd22
    // stg16_rd23
    // stg16_rd24
    // stg16_rd25
    // stg16_rd26
    // stg16_rd27
    // stg16_rd28
    // stg16_rd29
    // stg16_rd30
    // stg16_rd31
    // stg16_rd32
    // stg16_rd33
    // stg16_rd34
    // stg16_rd35
    // stg16_rd36
    // stg16_rd37
    // stg16_rd38
    // stg16_rd39
    // stg16_rd40
    // stg16_rd41
    // stg16_rd42
    // stg16_rd43
    // stg16_rd44
    // stg16_rd45
    // stg16_rd46
    // stg16_rd47
    // stg16_rd48
    // stg16_rd49
    // stg16_rd50
    // stg16_rd51
    // stg16_rd52
    // stg16_rd53
    // stg16_rd54
    // stg16_rd55
    // stg16_rd56
    // stg16_rd57
    // stg16_rd58
    // stg16_rd59
    // stg16_rd60
    // stg16_rd61
    // stg16_rd62
    // stg16_rd63
    // stg16_rd64
    // stg16_rd65
    // stg16_rd66
    // stg16_rd67
    // stg16_rd68
    // stg16_rd69
    // stg16_rd70
    // stg16_rd71
    // stg16_rd72
    // stg16_rd73
    // stg16_rd74
    // stg16_rd75
    // stg16_rd76
    // stg16_rd77
    // stg16_rd78
    // stg16_rd79
    // stg16_rd80
    // stg16_rd81
    // stg16_rd82
    // stg16_rd83
    // stg16_rd84
    // stg16_rd85
    // stg16_rd86
    // stg16_rd87
    // stg16_rd88
    // stg16_rd89
    // stg16_rd90
    // stg16_rd91
    // stg16_rd92
    // stg16_rd93
    // stg16_rd94
    // stg16_rd95
    // stg16_rd96
    // stg16_rd97
    // stg16_rd98
    // stg16_rd99
    // stg16_rd100
    // stg16_rd101
    // stg16_rd102
    // stg16_rd103
    // stg16_rd104
    // stg16_rd105
    // stg16_rd106
    // stg16_rd107
    // stg16_rd108
    // stg16_rd109
    // stg16_rd110
    // stg16_rd111
    // stg16_rd112
    // stg16_rd113
    // stg16_rd114
    // stg16_rd115
    // stg16_rd116
    // stg16_rd117
    // stg16_rd118
    // stg16_rd119
    // stg16_rd120
    // stg16_rd121
    // stg16_rd122
    // stg16_rd123
    // stg16_rd124
    // stg16_rd125
    // stg16_rd126
    // stg16_rd127

	hw_uint<2048> result;
	hw_uint<16> stg16_rd0_res = stg16_rd0_select(stg15, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg16_rd0_res);
	hw_uint<16> stg16_rd1_res = stg16_rd1_select(stg15, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg16_rd1_res);
	hw_uint<16> stg16_rd2_res = stg16_rd2_select(stg15, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg16_rd2_res);
	hw_uint<16> stg16_rd3_res = stg16_rd3_select(stg15, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg16_rd3_res);
	hw_uint<16> stg16_rd4_res = stg16_rd4_select(stg15, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg16_rd4_res);
	hw_uint<16> stg16_rd5_res = stg16_rd5_select(stg15, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg16_rd5_res);
	hw_uint<16> stg16_rd6_res = stg16_rd6_select(stg15, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg16_rd6_res);
	hw_uint<16> stg16_rd7_res = stg16_rd7_select(stg15, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg16_rd7_res);
	hw_uint<16> stg16_rd8_res = stg16_rd8_select(stg15, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg16_rd8_res);
	hw_uint<16> stg16_rd9_res = stg16_rd9_select(stg15, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg16_rd9_res);
	hw_uint<16> stg16_rd10_res = stg16_rd10_select(stg15, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg16_rd10_res);
	hw_uint<16> stg16_rd11_res = stg16_rd11_select(stg15, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg16_rd11_res);
	hw_uint<16> stg16_rd12_res = stg16_rd12_select(stg15, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg16_rd12_res);
	hw_uint<16> stg16_rd13_res = stg16_rd13_select(stg15, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg16_rd13_res);
	hw_uint<16> stg16_rd14_res = stg16_rd14_select(stg15, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg16_rd14_res);
	hw_uint<16> stg16_rd15_res = stg16_rd15_select(stg15, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg16_rd15_res);
	hw_uint<16> stg16_rd16_res = stg16_rd16_select(stg15, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg16_rd16_res);
	hw_uint<16> stg16_rd17_res = stg16_rd17_select(stg15, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg16_rd17_res);
	hw_uint<16> stg16_rd18_res = stg16_rd18_select(stg15, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg16_rd18_res);
	hw_uint<16> stg16_rd19_res = stg16_rd19_select(stg15, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg16_rd19_res);
	hw_uint<16> stg16_rd20_res = stg16_rd20_select(stg15, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg16_rd20_res);
	hw_uint<16> stg16_rd21_res = stg16_rd21_select(stg15, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg16_rd21_res);
	hw_uint<16> stg16_rd22_res = stg16_rd22_select(stg15, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg16_rd22_res);
	hw_uint<16> stg16_rd23_res = stg16_rd23_select(stg15, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg16_rd23_res);
	hw_uint<16> stg16_rd24_res = stg16_rd24_select(stg15, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg16_rd24_res);
	hw_uint<16> stg16_rd25_res = stg16_rd25_select(stg15, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg16_rd25_res);
	hw_uint<16> stg16_rd26_res = stg16_rd26_select(stg15, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg16_rd26_res);
	hw_uint<16> stg16_rd27_res = stg16_rd27_select(stg15, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg16_rd27_res);
	hw_uint<16> stg16_rd28_res = stg16_rd28_select(stg15, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg16_rd28_res);
	hw_uint<16> stg16_rd29_res = stg16_rd29_select(stg15, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg16_rd29_res);
	hw_uint<16> stg16_rd30_res = stg16_rd30_select(stg15, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg16_rd30_res);
	hw_uint<16> stg16_rd31_res = stg16_rd31_select(stg15, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg16_rd31_res);
	hw_uint<16> stg16_rd32_res = stg16_rd32_select(stg15, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg16_rd32_res);
	hw_uint<16> stg16_rd33_res = stg16_rd33_select(stg15, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg16_rd33_res);
	hw_uint<16> stg16_rd34_res = stg16_rd34_select(stg15, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg16_rd34_res);
	hw_uint<16> stg16_rd35_res = stg16_rd35_select(stg15, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg16_rd35_res);
	hw_uint<16> stg16_rd36_res = stg16_rd36_select(stg15, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg16_rd36_res);
	hw_uint<16> stg16_rd37_res = stg16_rd37_select(stg15, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg16_rd37_res);
	hw_uint<16> stg16_rd38_res = stg16_rd38_select(stg15, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg16_rd38_res);
	hw_uint<16> stg16_rd39_res = stg16_rd39_select(stg15, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg16_rd39_res);
	hw_uint<16> stg16_rd40_res = stg16_rd40_select(stg15, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg16_rd40_res);
	hw_uint<16> stg16_rd41_res = stg16_rd41_select(stg15, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg16_rd41_res);
	hw_uint<16> stg16_rd42_res = stg16_rd42_select(stg15, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg16_rd42_res);
	hw_uint<16> stg16_rd43_res = stg16_rd43_select(stg15, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg16_rd43_res);
	hw_uint<16> stg16_rd44_res = stg16_rd44_select(stg15, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg16_rd44_res);
	hw_uint<16> stg16_rd45_res = stg16_rd45_select(stg15, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg16_rd45_res);
	hw_uint<16> stg16_rd46_res = stg16_rd46_select(stg15, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg16_rd46_res);
	hw_uint<16> stg16_rd47_res = stg16_rd47_select(stg15, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg16_rd47_res);
	hw_uint<16> stg16_rd48_res = stg16_rd48_select(stg15, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg16_rd48_res);
	hw_uint<16> stg16_rd49_res = stg16_rd49_select(stg15, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg16_rd49_res);
	hw_uint<16> stg16_rd50_res = stg16_rd50_select(stg15, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg16_rd50_res);
	hw_uint<16> stg16_rd51_res = stg16_rd51_select(stg15, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg16_rd51_res);
	hw_uint<16> stg16_rd52_res = stg16_rd52_select(stg15, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg16_rd52_res);
	hw_uint<16> stg16_rd53_res = stg16_rd53_select(stg15, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg16_rd53_res);
	hw_uint<16> stg16_rd54_res = stg16_rd54_select(stg15, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg16_rd54_res);
	hw_uint<16> stg16_rd55_res = stg16_rd55_select(stg15, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg16_rd55_res);
	hw_uint<16> stg16_rd56_res = stg16_rd56_select(stg15, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg16_rd56_res);
	hw_uint<16> stg16_rd57_res = stg16_rd57_select(stg15, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg16_rd57_res);
	hw_uint<16> stg16_rd58_res = stg16_rd58_select(stg15, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg16_rd58_res);
	hw_uint<16> stg16_rd59_res = stg16_rd59_select(stg15, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg16_rd59_res);
	hw_uint<16> stg16_rd60_res = stg16_rd60_select(stg15, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg16_rd60_res);
	hw_uint<16> stg16_rd61_res = stg16_rd61_select(stg15, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg16_rd61_res);
	hw_uint<16> stg16_rd62_res = stg16_rd62_select(stg15, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg16_rd62_res);
	hw_uint<16> stg16_rd63_res = stg16_rd63_select(stg15, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg16_rd63_res);
	hw_uint<16> stg16_rd64_res = stg16_rd64_select(stg15, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg16_rd64_res);
	hw_uint<16> stg16_rd65_res = stg16_rd65_select(stg15, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg16_rd65_res);
	hw_uint<16> stg16_rd66_res = stg16_rd66_select(stg15, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg16_rd66_res);
	hw_uint<16> stg16_rd67_res = stg16_rd67_select(stg15, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg16_rd67_res);
	hw_uint<16> stg16_rd68_res = stg16_rd68_select(stg15, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg16_rd68_res);
	hw_uint<16> stg16_rd69_res = stg16_rd69_select(stg15, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg16_rd69_res);
	hw_uint<16> stg16_rd70_res = stg16_rd70_select(stg15, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg16_rd70_res);
	hw_uint<16> stg16_rd71_res = stg16_rd71_select(stg15, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg16_rd71_res);
	hw_uint<16> stg16_rd72_res = stg16_rd72_select(stg15, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg16_rd72_res);
	hw_uint<16> stg16_rd73_res = stg16_rd73_select(stg15, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg16_rd73_res);
	hw_uint<16> stg16_rd74_res = stg16_rd74_select(stg15, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg16_rd74_res);
	hw_uint<16> stg16_rd75_res = stg16_rd75_select(stg15, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg16_rd75_res);
	hw_uint<16> stg16_rd76_res = stg16_rd76_select(stg15, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg16_rd76_res);
	hw_uint<16> stg16_rd77_res = stg16_rd77_select(stg15, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg16_rd77_res);
	hw_uint<16> stg16_rd78_res = stg16_rd78_select(stg15, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg16_rd78_res);
	hw_uint<16> stg16_rd79_res = stg16_rd79_select(stg15, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg16_rd79_res);
	hw_uint<16> stg16_rd80_res = stg16_rd80_select(stg15, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg16_rd80_res);
	hw_uint<16> stg16_rd81_res = stg16_rd81_select(stg15, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg16_rd81_res);
	hw_uint<16> stg16_rd82_res = stg16_rd82_select(stg15, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg16_rd82_res);
	hw_uint<16> stg16_rd83_res = stg16_rd83_select(stg15, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg16_rd83_res);
	hw_uint<16> stg16_rd84_res = stg16_rd84_select(stg15, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg16_rd84_res);
	hw_uint<16> stg16_rd85_res = stg16_rd85_select(stg15, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg16_rd85_res);
	hw_uint<16> stg16_rd86_res = stg16_rd86_select(stg15, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg16_rd86_res);
	hw_uint<16> stg16_rd87_res = stg16_rd87_select(stg15, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg16_rd87_res);
	hw_uint<16> stg16_rd88_res = stg16_rd88_select(stg15, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg16_rd88_res);
	hw_uint<16> stg16_rd89_res = stg16_rd89_select(stg15, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg16_rd89_res);
	hw_uint<16> stg16_rd90_res = stg16_rd90_select(stg15, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg16_rd90_res);
	hw_uint<16> stg16_rd91_res = stg16_rd91_select(stg15, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg16_rd91_res);
	hw_uint<16> stg16_rd92_res = stg16_rd92_select(stg15, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg16_rd92_res);
	hw_uint<16> stg16_rd93_res = stg16_rd93_select(stg15, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg16_rd93_res);
	hw_uint<16> stg16_rd94_res = stg16_rd94_select(stg15, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg16_rd94_res);
	hw_uint<16> stg16_rd95_res = stg16_rd95_select(stg15, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg16_rd95_res);
	hw_uint<16> stg16_rd96_res = stg16_rd96_select(stg15, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg16_rd96_res);
	hw_uint<16> stg16_rd97_res = stg16_rd97_select(stg15, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg16_rd97_res);
	hw_uint<16> stg16_rd98_res = stg16_rd98_select(stg15, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg16_rd98_res);
	hw_uint<16> stg16_rd99_res = stg16_rd99_select(stg15, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg16_rd99_res);
	hw_uint<16> stg16_rd100_res = stg16_rd100_select(stg15, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg16_rd100_res);
	hw_uint<16> stg16_rd101_res = stg16_rd101_select(stg15, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg16_rd101_res);
	hw_uint<16> stg16_rd102_res = stg16_rd102_select(stg15, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg16_rd102_res);
	hw_uint<16> stg16_rd103_res = stg16_rd103_select(stg15, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg16_rd103_res);
	hw_uint<16> stg16_rd104_res = stg16_rd104_select(stg15, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg16_rd104_res);
	hw_uint<16> stg16_rd105_res = stg16_rd105_select(stg15, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg16_rd105_res);
	hw_uint<16> stg16_rd106_res = stg16_rd106_select(stg15, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg16_rd106_res);
	hw_uint<16> stg16_rd107_res = stg16_rd107_select(stg15, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg16_rd107_res);
	hw_uint<16> stg16_rd108_res = stg16_rd108_select(stg15, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg16_rd108_res);
	hw_uint<16> stg16_rd109_res = stg16_rd109_select(stg15, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg16_rd109_res);
	hw_uint<16> stg16_rd110_res = stg16_rd110_select(stg15, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg16_rd110_res);
	hw_uint<16> stg16_rd111_res = stg16_rd111_select(stg15, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg16_rd111_res);
	hw_uint<16> stg16_rd112_res = stg16_rd112_select(stg15, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg16_rd112_res);
	hw_uint<16> stg16_rd113_res = stg16_rd113_select(stg15, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg16_rd113_res);
	hw_uint<16> stg16_rd114_res = stg16_rd114_select(stg15, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg16_rd114_res);
	hw_uint<16> stg16_rd115_res = stg16_rd115_select(stg15, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg16_rd115_res);
	hw_uint<16> stg16_rd116_res = stg16_rd116_select(stg15, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg16_rd116_res);
	hw_uint<16> stg16_rd117_res = stg16_rd117_select(stg15, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg16_rd117_res);
	hw_uint<16> stg16_rd118_res = stg16_rd118_select(stg15, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg16_rd118_res);
	hw_uint<16> stg16_rd119_res = stg16_rd119_select(stg15, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg16_rd119_res);
	hw_uint<16> stg16_rd120_res = stg16_rd120_select(stg15, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg16_rd120_res);
	hw_uint<16> stg16_rd121_res = stg16_rd121_select(stg15, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg16_rd121_res);
	hw_uint<16> stg16_rd122_res = stg16_rd122_select(stg15, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg16_rd122_res);
	hw_uint<16> stg16_rd123_res = stg16_rd123_select(stg15, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg16_rd123_res);
	hw_uint<16> stg16_rd124_res = stg16_rd124_select(stg15, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg16_rd124_res);
	hw_uint<16> stg16_rd125_res = stg16_rd125_select(stg15, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg16_rd125_res);
	hw_uint<16> stg16_rd126_res = stg16_rd126_select(stg15, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg16_rd126_res);
	hw_uint<16> stg16_rd127_res = stg16_rd127_select(stg15, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg16_rd127_res);
	return result;
}

struct stg16_stg16_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-64, 1984], [0, 1081]}
	// Capacity: 68
	// # of read delays: 4
  // 0, 1, 66, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_67() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-63, 1953], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-54, 1962], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-53, 1963], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-52, 1964], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-51, 1965], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-50, 1966], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-49, 1967], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-48, 1968], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-47, 1969], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-46, 1970], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-45, 1971], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-62, 1954], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-44, 1972], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-43, 1973], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-42, 1974], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-41, 1975], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-40, 1976], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-39, 1977], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-38, 1978], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-37, 1979], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-36, 1980], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-35, 1981], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-61, 1955], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-34, 1982], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-65, 1983], [0, 1082]}
	// Capacity: 69
	// # of read delays: 4
  // 0, 1, 67, 68
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}

	inline hw_uint<16> peek_68() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-60, 1956], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-59, 1957], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-58, 1958], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-57, 1959], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-56, 1960], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_stg16_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-55, 1961], [0, 1082]}
	// Capacity: 68
	// # of read delays: 3
  // 0, 1, 67
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 65> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_66() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_67() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 65
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 65 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg16_cache {
  // # of banks: 32
  stg16_stg16_update_0_write0_merged_banks_4_cache stg16_stg16_update_0_write0_merged_banks_4;
  stg16_stg16_update_0_write1_merged_banks_4_cache stg16_stg16_update_0_write1_merged_banks_4;
  stg16_stg16_update_0_write10_merged_banks_4_cache stg16_stg16_update_0_write10_merged_banks_4;
  stg16_stg16_update_0_write11_merged_banks_4_cache stg16_stg16_update_0_write11_merged_banks_4;
  stg16_stg16_update_0_write12_merged_banks_4_cache stg16_stg16_update_0_write12_merged_banks_4;
  stg16_stg16_update_0_write13_merged_banks_4_cache stg16_stg16_update_0_write13_merged_banks_4;
  stg16_stg16_update_0_write14_merged_banks_4_cache stg16_stg16_update_0_write14_merged_banks_4;
  stg16_stg16_update_0_write15_merged_banks_4_cache stg16_stg16_update_0_write15_merged_banks_4;
  stg16_stg16_update_0_write16_merged_banks_4_cache stg16_stg16_update_0_write16_merged_banks_4;
  stg16_stg16_update_0_write17_merged_banks_4_cache stg16_stg16_update_0_write17_merged_banks_4;
  stg16_stg16_update_0_write18_merged_banks_4_cache stg16_stg16_update_0_write18_merged_banks_4;
  stg16_stg16_update_0_write19_merged_banks_4_cache stg16_stg16_update_0_write19_merged_banks_4;
  stg16_stg16_update_0_write2_merged_banks_4_cache stg16_stg16_update_0_write2_merged_banks_4;
  stg16_stg16_update_0_write20_merged_banks_4_cache stg16_stg16_update_0_write20_merged_banks_4;
  stg16_stg16_update_0_write21_merged_banks_4_cache stg16_stg16_update_0_write21_merged_banks_4;
  stg16_stg16_update_0_write22_merged_banks_4_cache stg16_stg16_update_0_write22_merged_banks_4;
  stg16_stg16_update_0_write23_merged_banks_4_cache stg16_stg16_update_0_write23_merged_banks_4;
  stg16_stg16_update_0_write24_merged_banks_4_cache stg16_stg16_update_0_write24_merged_banks_4;
  stg16_stg16_update_0_write25_merged_banks_4_cache stg16_stg16_update_0_write25_merged_banks_4;
  stg16_stg16_update_0_write26_merged_banks_4_cache stg16_stg16_update_0_write26_merged_banks_4;
  stg16_stg16_update_0_write27_merged_banks_4_cache stg16_stg16_update_0_write27_merged_banks_4;
  stg16_stg16_update_0_write28_merged_banks_4_cache stg16_stg16_update_0_write28_merged_banks_4;
  stg16_stg16_update_0_write29_merged_banks_4_cache stg16_stg16_update_0_write29_merged_banks_4;
  stg16_stg16_update_0_write3_merged_banks_4_cache stg16_stg16_update_0_write3_merged_banks_4;
  stg16_stg16_update_0_write30_merged_banks_4_cache stg16_stg16_update_0_write30_merged_banks_4;
  stg16_stg16_update_0_write31_merged_banks_4_cache stg16_stg16_update_0_write31_merged_banks_4;
  stg16_stg16_update_0_write4_merged_banks_4_cache stg16_stg16_update_0_write4_merged_banks_4;
  stg16_stg16_update_0_write5_merged_banks_4_cache stg16_stg16_update_0_write5_merged_banks_4;
  stg16_stg16_update_0_write6_merged_banks_4_cache stg16_stg16_update_0_write6_merged_banks_4;
  stg16_stg16_update_0_write7_merged_banks_4_cache stg16_stg16_update_0_write7_merged_banks_4;
  stg16_stg16_update_0_write8_merged_banks_4_cache stg16_stg16_update_0_write8_merged_banks_4;
  stg16_stg16_update_0_write9_merged_banks_4_cache stg16_stg16_update_0_write9_merged_banks_4;
};



inline void stg16_stg16_update_0_write0_write(hw_uint<16>& stg16_stg16_update_0_write0, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write0_merged_banks_4.push(stg16_stg16_update_0_write0);
}

inline void stg16_stg16_update_0_write1_write(hw_uint<16>& stg16_stg16_update_0_write1, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write1_merged_banks_4.push(stg16_stg16_update_0_write1);
}

inline void stg16_stg16_update_0_write10_write(hw_uint<16>& stg16_stg16_update_0_write10, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write10_merged_banks_4.push(stg16_stg16_update_0_write10);
}

inline void stg16_stg16_update_0_write11_write(hw_uint<16>& stg16_stg16_update_0_write11, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write11_merged_banks_4.push(stg16_stg16_update_0_write11);
}

inline void stg16_stg16_update_0_write12_write(hw_uint<16>& stg16_stg16_update_0_write12, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write12_merged_banks_4.push(stg16_stg16_update_0_write12);
}

inline void stg16_stg16_update_0_write13_write(hw_uint<16>& stg16_stg16_update_0_write13, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write13_merged_banks_4.push(stg16_stg16_update_0_write13);
}

inline void stg16_stg16_update_0_write14_write(hw_uint<16>& stg16_stg16_update_0_write14, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write14_merged_banks_4.push(stg16_stg16_update_0_write14);
}

inline void stg16_stg16_update_0_write15_write(hw_uint<16>& stg16_stg16_update_0_write15, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write15_merged_banks_4.push(stg16_stg16_update_0_write15);
}

inline void stg16_stg16_update_0_write16_write(hw_uint<16>& stg16_stg16_update_0_write16, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write16_merged_banks_4.push(stg16_stg16_update_0_write16);
}

inline void stg16_stg16_update_0_write17_write(hw_uint<16>& stg16_stg16_update_0_write17, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write17_merged_banks_4.push(stg16_stg16_update_0_write17);
}

inline void stg16_stg16_update_0_write18_write(hw_uint<16>& stg16_stg16_update_0_write18, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write18_merged_banks_4.push(stg16_stg16_update_0_write18);
}

inline void stg16_stg16_update_0_write19_write(hw_uint<16>& stg16_stg16_update_0_write19, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write19_merged_banks_4.push(stg16_stg16_update_0_write19);
}

inline void stg16_stg16_update_0_write2_write(hw_uint<16>& stg16_stg16_update_0_write2, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write2_merged_banks_4.push(stg16_stg16_update_0_write2);
}

inline void stg16_stg16_update_0_write20_write(hw_uint<16>& stg16_stg16_update_0_write20, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write20_merged_banks_4.push(stg16_stg16_update_0_write20);
}

inline void stg16_stg16_update_0_write21_write(hw_uint<16>& stg16_stg16_update_0_write21, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write21_merged_banks_4.push(stg16_stg16_update_0_write21);
}

inline void stg16_stg16_update_0_write22_write(hw_uint<16>& stg16_stg16_update_0_write22, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write22_merged_banks_4.push(stg16_stg16_update_0_write22);
}

inline void stg16_stg16_update_0_write23_write(hw_uint<16>& stg16_stg16_update_0_write23, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write23_merged_banks_4.push(stg16_stg16_update_0_write23);
}

inline void stg16_stg16_update_0_write24_write(hw_uint<16>& stg16_stg16_update_0_write24, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write24_merged_banks_4.push(stg16_stg16_update_0_write24);
}

inline void stg16_stg16_update_0_write25_write(hw_uint<16>& stg16_stg16_update_0_write25, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write25_merged_banks_4.push(stg16_stg16_update_0_write25);
}

inline void stg16_stg16_update_0_write26_write(hw_uint<16>& stg16_stg16_update_0_write26, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write26_merged_banks_4.push(stg16_stg16_update_0_write26);
}

inline void stg16_stg16_update_0_write27_write(hw_uint<16>& stg16_stg16_update_0_write27, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write27_merged_banks_4.push(stg16_stg16_update_0_write27);
}

inline void stg16_stg16_update_0_write28_write(hw_uint<16>& stg16_stg16_update_0_write28, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write28_merged_banks_4.push(stg16_stg16_update_0_write28);
}

inline void stg16_stg16_update_0_write29_write(hw_uint<16>& stg16_stg16_update_0_write29, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write29_merged_banks_4.push(stg16_stg16_update_0_write29);
}

inline void stg16_stg16_update_0_write3_write(hw_uint<16>& stg16_stg16_update_0_write3, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write3_merged_banks_4.push(stg16_stg16_update_0_write3);
}

inline void stg16_stg16_update_0_write30_write(hw_uint<16>& stg16_stg16_update_0_write30, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write30_merged_banks_4.push(stg16_stg16_update_0_write30);
}

inline void stg16_stg16_update_0_write31_write(hw_uint<16>& stg16_stg16_update_0_write31, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write31_merged_banks_4.push(stg16_stg16_update_0_write31);
}

inline void stg16_stg16_update_0_write4_write(hw_uint<16>& stg16_stg16_update_0_write4, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write4_merged_banks_4.push(stg16_stg16_update_0_write4);
}

inline void stg16_stg16_update_0_write5_write(hw_uint<16>& stg16_stg16_update_0_write5, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write5_merged_banks_4.push(stg16_stg16_update_0_write5);
}

inline void stg16_stg16_update_0_write6_write(hw_uint<16>& stg16_stg16_update_0_write6, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write6_merged_banks_4.push(stg16_stg16_update_0_write6);
}

inline void stg16_stg16_update_0_write7_write(hw_uint<16>& stg16_stg16_update_0_write7, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write7_merged_banks_4.push(stg16_stg16_update_0_write7);
}

inline void stg16_stg16_update_0_write8_write(hw_uint<16>& stg16_stg16_update_0_write8, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write8_merged_banks_4.push(stg16_stg16_update_0_write8);
}

inline void stg16_stg16_update_0_write9_write(hw_uint<16>& stg16_stg16_update_0_write9, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  stg16.stg16_stg16_update_0_write9_merged_banks_4.push(stg16_stg16_update_0_write9);
}

inline hw_uint<16> stg17_rd0_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd0 read pattern: { stg17_update_0[d0, d1] -> stg16[-1 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write31 = stg16.stg16_stg16_update_0_write31_merged_banks_4.peek_68();
  return value_stg16_stg16_update_0_write31;
  return 0;
}

inline hw_uint<16> stg17_rd1_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd1 read pattern: { stg17_update_0[d0, d1] -> stg16[32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write0 = stg16.stg16_stg16_update_0_write0_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write0;
  return 0;
}

inline hw_uint<16> stg17_rd10_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd10 read pattern: { stg17_update_0[d0, d1] -> stg16[2 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write2 = stg16.stg16_stg16_update_0_write2_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write2;
  return 0;
}

inline hw_uint<16> stg17_rd100_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd100 read pattern: { stg17_update_0[d0, d1] -> stg16[24 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write24 = stg16.stg16_stg16_update_0_write24_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write24;
  return 0;
}

inline hw_uint<16> stg17_rd101_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd101 read pattern: { stg17_update_0[d0, d1] -> stg16[25 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write25 = stg16.stg16_stg16_update_0_write25_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write25;
  return 0;
}

inline hw_uint<16> stg17_rd102_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd102 read pattern: { stg17_update_0[d0, d1] -> stg16[25 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write25 = stg16.stg16_stg16_update_0_write25_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write25;
  return 0;
}

inline hw_uint<16> stg17_rd103_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd103 read pattern: { stg17_update_0[d0, d1] -> stg16[26 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write26 = stg16.stg16_stg16_update_0_write26_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write26;
  return 0;
}

inline hw_uint<16> stg17_rd104_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd104 read pattern: { stg17_update_0[d0, d1] -> stg16[25 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write25 = stg16.stg16_stg16_update_0_write25_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write25;
  return 0;
}

inline hw_uint<16> stg17_rd105_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd105 read pattern: { stg17_update_0[d0, d1] -> stg16[26 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write26 = stg16.stg16_stg16_update_0_write26_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write26;
  return 0;
}

inline hw_uint<16> stg17_rd106_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd106 read pattern: { stg17_update_0[d0, d1] -> stg16[26 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write26 = stg16.stg16_stg16_update_0_write26_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write26;
  return 0;
}

inline hw_uint<16> stg17_rd107_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd107 read pattern: { stg17_update_0[d0, d1] -> stg16[27 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write27 = stg16.stg16_stg16_update_0_write27_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write27;
  return 0;
}

inline hw_uint<16> stg17_rd108_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd108 read pattern: { stg17_update_0[d0, d1] -> stg16[26 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write26 = stg16.stg16_stg16_update_0_write26_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write26;
  return 0;
}

inline hw_uint<16> stg17_rd109_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd109 read pattern: { stg17_update_0[d0, d1] -> stg16[27 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write27 = stg16.stg16_stg16_update_0_write27_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write27;
  return 0;
}

inline hw_uint<16> stg17_rd11_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd11 read pattern: { stg17_update_0[d0, d1] -> stg16[3 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write3 = stg16.stg16_stg16_update_0_write3_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write3;
  return 0;
}

inline hw_uint<16> stg17_rd110_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd110 read pattern: { stg17_update_0[d0, d1] -> stg16[27 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write27 = stg16.stg16_stg16_update_0_write27_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write27;
  return 0;
}

inline hw_uint<16> stg17_rd111_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd111 read pattern: { stg17_update_0[d0, d1] -> stg16[28 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write28 = stg16.stg16_stg16_update_0_write28_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write28;
  return 0;
}

inline hw_uint<16> stg17_rd112_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd112 read pattern: { stg17_update_0[d0, d1] -> stg16[27 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write27 = stg16.stg16_stg16_update_0_write27_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write27;
  return 0;
}

inline hw_uint<16> stg17_rd113_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd113 read pattern: { stg17_update_0[d0, d1] -> stg16[28 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write28 = stg16.stg16_stg16_update_0_write28_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write28;
  return 0;
}

inline hw_uint<16> stg17_rd114_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd114 read pattern: { stg17_update_0[d0, d1] -> stg16[28 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write28 = stg16.stg16_stg16_update_0_write28_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write28;
  return 0;
}

inline hw_uint<16> stg17_rd115_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd115 read pattern: { stg17_update_0[d0, d1] -> stg16[29 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write29 = stg16.stg16_stg16_update_0_write29_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write29;
  return 0;
}

inline hw_uint<16> stg17_rd116_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd116 read pattern: { stg17_update_0[d0, d1] -> stg16[28 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write28 = stg16.stg16_stg16_update_0_write28_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write28;
  return 0;
}

inline hw_uint<16> stg17_rd117_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd117 read pattern: { stg17_update_0[d0, d1] -> stg16[29 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write29 = stg16.stg16_stg16_update_0_write29_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write29;
  return 0;
}

inline hw_uint<16> stg17_rd118_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd118 read pattern: { stg17_update_0[d0, d1] -> stg16[29 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write29 = stg16.stg16_stg16_update_0_write29_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write29;
  return 0;
}

inline hw_uint<16> stg17_rd119_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd119 read pattern: { stg17_update_0[d0, d1] -> stg16[30 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write30 = stg16.stg16_stg16_update_0_write30_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write30;
  return 0;
}

inline hw_uint<16> stg17_rd12_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd12 read pattern: { stg17_update_0[d0, d1] -> stg16[2 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write2 = stg16.stg16_stg16_update_0_write2_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write2;
  return 0;
}

inline hw_uint<16> stg17_rd120_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd120 read pattern: { stg17_update_0[d0, d1] -> stg16[29 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write29 = stg16.stg16_stg16_update_0_write29_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write29;
  return 0;
}

inline hw_uint<16> stg17_rd121_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd121 read pattern: { stg17_update_0[d0, d1] -> stg16[30 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write30 = stg16.stg16_stg16_update_0_write30_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write30;
  return 0;
}

inline hw_uint<16> stg17_rd122_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd122 read pattern: { stg17_update_0[d0, d1] -> stg16[30 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write30 = stg16.stg16_stg16_update_0_write30_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write30;
  return 0;
}

inline hw_uint<16> stg17_rd123_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd123 read pattern: { stg17_update_0[d0, d1] -> stg16[31 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write31 = stg16.stg16_stg16_update_0_write31_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write31;
  return 0;
}

inline hw_uint<16> stg17_rd124_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd124 read pattern: { stg17_update_0[d0, d1] -> stg16[30 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write30 = stg16.stg16_stg16_update_0_write30_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write30;
  return 0;
}

inline hw_uint<16> stg17_rd125_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd125 read pattern: { stg17_update_0[d0, d1] -> stg16[31 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write31 = stg16.stg16_stg16_update_0_write31_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write31;
  return 0;
}

inline hw_uint<16> stg17_rd126_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd126 read pattern: { stg17_update_0[d0, d1] -> stg16[31 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write31 = stg16.stg16_stg16_update_0_write31_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write31;
  return 0;
}

inline hw_uint<16> stg17_rd127_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd127 read pattern: { stg17_update_0[d0, d1] -> stg16[32 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write0 = stg16.stg16_stg16_update_0_write0_merged_banks_4.peek_66();
  return value_stg16_stg16_update_0_write0;
  return 0;
}

inline hw_uint<16> stg17_rd13_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd13 read pattern: { stg17_update_0[d0, d1] -> stg16[3 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write3 = stg16.stg16_stg16_update_0_write3_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write3;
  return 0;
}

inline hw_uint<16> stg17_rd14_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd14 read pattern: { stg17_update_0[d0, d1] -> stg16[3 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write3 = stg16.stg16_stg16_update_0_write3_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write3;
  return 0;
}

inline hw_uint<16> stg17_rd15_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd15 read pattern: { stg17_update_0[d0, d1] -> stg16[4 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write4 = stg16.stg16_stg16_update_0_write4_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write4;
  return 0;
}

inline hw_uint<16> stg17_rd16_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd16 read pattern: { stg17_update_0[d0, d1] -> stg16[3 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write3 = stg16.stg16_stg16_update_0_write3_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write3;
  return 0;
}

inline hw_uint<16> stg17_rd17_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd17 read pattern: { stg17_update_0[d0, d1] -> stg16[4 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write4 = stg16.stg16_stg16_update_0_write4_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write4;
  return 0;
}

inline hw_uint<16> stg17_rd18_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd18 read pattern: { stg17_update_0[d0, d1] -> stg16[4 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write4 = stg16.stg16_stg16_update_0_write4_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write4;
  return 0;
}

inline hw_uint<16> stg17_rd19_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd19 read pattern: { stg17_update_0[d0, d1] -> stg16[5 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write5 = stg16.stg16_stg16_update_0_write5_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write5;
  return 0;
}

inline hw_uint<16> stg17_rd2_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd2 read pattern: { stg17_update_0[d0, d1] -> stg16[32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write0 = stg16.stg16_stg16_update_0_write0_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write0;
  return 0;
}

inline hw_uint<16> stg17_rd20_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd20 read pattern: { stg17_update_0[d0, d1] -> stg16[4 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write4 = stg16.stg16_stg16_update_0_write4_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write4;
  return 0;
}

inline hw_uint<16> stg17_rd21_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd21 read pattern: { stg17_update_0[d0, d1] -> stg16[5 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write5 = stg16.stg16_stg16_update_0_write5_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write5;
  return 0;
}

inline hw_uint<16> stg17_rd22_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd22 read pattern: { stg17_update_0[d0, d1] -> stg16[5 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write5 = stg16.stg16_stg16_update_0_write5_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write5;
  return 0;
}

inline hw_uint<16> stg17_rd23_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd23 read pattern: { stg17_update_0[d0, d1] -> stg16[6 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write6 = stg16.stg16_stg16_update_0_write6_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write6;
  return 0;
}

inline hw_uint<16> stg17_rd24_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd24 read pattern: { stg17_update_0[d0, d1] -> stg16[5 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write5 = stg16.stg16_stg16_update_0_write5_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write5;
  return 0;
}

inline hw_uint<16> stg17_rd25_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd25 read pattern: { stg17_update_0[d0, d1] -> stg16[6 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write6 = stg16.stg16_stg16_update_0_write6_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write6;
  return 0;
}

inline hw_uint<16> stg17_rd26_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd26 read pattern: { stg17_update_0[d0, d1] -> stg16[6 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write6 = stg16.stg16_stg16_update_0_write6_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write6;
  return 0;
}

inline hw_uint<16> stg17_rd27_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd27 read pattern: { stg17_update_0[d0, d1] -> stg16[7 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write7 = stg16.stg16_stg16_update_0_write7_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write7;
  return 0;
}

inline hw_uint<16> stg17_rd28_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd28 read pattern: { stg17_update_0[d0, d1] -> stg16[6 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write6 = stg16.stg16_stg16_update_0_write6_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write6;
  return 0;
}

inline hw_uint<16> stg17_rd29_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd29 read pattern: { stg17_update_0[d0, d1] -> stg16[7 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write7 = stg16.stg16_stg16_update_0_write7_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write7;
  return 0;
}

inline hw_uint<16> stg17_rd3_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd3 read pattern: { stg17_update_0[d0, d1] -> stg16[1 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write1 = stg16.stg16_stg16_update_0_write1_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write1;
  return 0;
}

inline hw_uint<16> stg17_rd30_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd30 read pattern: { stg17_update_0[d0, d1] -> stg16[7 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write7 = stg16.stg16_stg16_update_0_write7_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write7;
  return 0;
}

inline hw_uint<16> stg17_rd31_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd31 read pattern: { stg17_update_0[d0, d1] -> stg16[8 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write8 = stg16.stg16_stg16_update_0_write8_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write8;
  return 0;
}

inline hw_uint<16> stg17_rd32_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd32 read pattern: { stg17_update_0[d0, d1] -> stg16[7 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write7 = stg16.stg16_stg16_update_0_write7_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write7;
  return 0;
}

inline hw_uint<16> stg17_rd33_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd33 read pattern: { stg17_update_0[d0, d1] -> stg16[8 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write8 = stg16.stg16_stg16_update_0_write8_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write8;
  return 0;
}

inline hw_uint<16> stg17_rd34_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd34 read pattern: { stg17_update_0[d0, d1] -> stg16[8 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write8 = stg16.stg16_stg16_update_0_write8_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write8;
  return 0;
}

inline hw_uint<16> stg17_rd35_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd35 read pattern: { stg17_update_0[d0, d1] -> stg16[9 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write9 = stg16.stg16_stg16_update_0_write9_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write9;
  return 0;
}

inline hw_uint<16> stg17_rd36_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd36 read pattern: { stg17_update_0[d0, d1] -> stg16[8 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write8 = stg16.stg16_stg16_update_0_write8_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write8;
  return 0;
}

inline hw_uint<16> stg17_rd37_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd37 read pattern: { stg17_update_0[d0, d1] -> stg16[9 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write9 = stg16.stg16_stg16_update_0_write9_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write9;
  return 0;
}

inline hw_uint<16> stg17_rd38_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd38 read pattern: { stg17_update_0[d0, d1] -> stg16[9 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write9 = stg16.stg16_stg16_update_0_write9_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write9;
  return 0;
}

inline hw_uint<16> stg17_rd39_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd39 read pattern: { stg17_update_0[d0, d1] -> stg16[10 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write10 = stg16.stg16_stg16_update_0_write10_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write10;
  return 0;
}

inline hw_uint<16> stg17_rd4_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd4 read pattern: { stg17_update_0[d0, d1] -> stg16[32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write0 = stg16.stg16_stg16_update_0_write0_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write0;
  return 0;
}

inline hw_uint<16> stg17_rd40_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd40 read pattern: { stg17_update_0[d0, d1] -> stg16[9 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write9 = stg16.stg16_stg16_update_0_write9_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write9;
  return 0;
}

inline hw_uint<16> stg17_rd41_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd41 read pattern: { stg17_update_0[d0, d1] -> stg16[10 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write10 = stg16.stg16_stg16_update_0_write10_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write10;
  return 0;
}

inline hw_uint<16> stg17_rd42_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd42 read pattern: { stg17_update_0[d0, d1] -> stg16[10 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write10 = stg16.stg16_stg16_update_0_write10_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write10;
  return 0;
}

inline hw_uint<16> stg17_rd43_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd43 read pattern: { stg17_update_0[d0, d1] -> stg16[11 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write11 = stg16.stg16_stg16_update_0_write11_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write11;
  return 0;
}

inline hw_uint<16> stg17_rd44_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd44 read pattern: { stg17_update_0[d0, d1] -> stg16[10 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write10 = stg16.stg16_stg16_update_0_write10_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write10;
  return 0;
}

inline hw_uint<16> stg17_rd45_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd45 read pattern: { stg17_update_0[d0, d1] -> stg16[11 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write11 = stg16.stg16_stg16_update_0_write11_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write11;
  return 0;
}

inline hw_uint<16> stg17_rd46_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd46 read pattern: { stg17_update_0[d0, d1] -> stg16[11 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write11 = stg16.stg16_stg16_update_0_write11_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write11;
  return 0;
}

inline hw_uint<16> stg17_rd47_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd47 read pattern: { stg17_update_0[d0, d1] -> stg16[12 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write12 = stg16.stg16_stg16_update_0_write12_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write12;
  return 0;
}

inline hw_uint<16> stg17_rd48_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd48 read pattern: { stg17_update_0[d0, d1] -> stg16[11 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write11 = stg16.stg16_stg16_update_0_write11_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write11;
  return 0;
}

inline hw_uint<16> stg17_rd49_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd49 read pattern: { stg17_update_0[d0, d1] -> stg16[12 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write12 = stg16.stg16_stg16_update_0_write12_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write12;
  return 0;
}

inline hw_uint<16> stg17_rd5_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd5 read pattern: { stg17_update_0[d0, d1] -> stg16[1 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write1 = stg16.stg16_stg16_update_0_write1_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write1;
  return 0;
}

inline hw_uint<16> stg17_rd50_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd50 read pattern: { stg17_update_0[d0, d1] -> stg16[12 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write12 = stg16.stg16_stg16_update_0_write12_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write12;
  return 0;
}

inline hw_uint<16> stg17_rd51_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd51 read pattern: { stg17_update_0[d0, d1] -> stg16[13 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write13 = stg16.stg16_stg16_update_0_write13_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write13;
  return 0;
}

inline hw_uint<16> stg17_rd52_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd52 read pattern: { stg17_update_0[d0, d1] -> stg16[12 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write12 = stg16.stg16_stg16_update_0_write12_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write12;
  return 0;
}

inline hw_uint<16> stg17_rd53_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd53 read pattern: { stg17_update_0[d0, d1] -> stg16[13 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write13 = stg16.stg16_stg16_update_0_write13_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write13;
  return 0;
}

inline hw_uint<16> stg17_rd54_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd54 read pattern: { stg17_update_0[d0, d1] -> stg16[13 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write13 = stg16.stg16_stg16_update_0_write13_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write13;
  return 0;
}

inline hw_uint<16> stg17_rd55_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd55 read pattern: { stg17_update_0[d0, d1] -> stg16[14 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write14 = stg16.stg16_stg16_update_0_write14_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write14;
  return 0;
}

inline hw_uint<16> stg17_rd56_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd56 read pattern: { stg17_update_0[d0, d1] -> stg16[13 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write13 = stg16.stg16_stg16_update_0_write13_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write13;
  return 0;
}

inline hw_uint<16> stg17_rd57_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd57 read pattern: { stg17_update_0[d0, d1] -> stg16[14 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write14 = stg16.stg16_stg16_update_0_write14_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write14;
  return 0;
}

inline hw_uint<16> stg17_rd58_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd58 read pattern: { stg17_update_0[d0, d1] -> stg16[14 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write14 = stg16.stg16_stg16_update_0_write14_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write14;
  return 0;
}

inline hw_uint<16> stg17_rd59_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd59 read pattern: { stg17_update_0[d0, d1] -> stg16[15 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write15 = stg16.stg16_stg16_update_0_write15_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write15;
  return 0;
}

inline hw_uint<16> stg17_rd6_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd6 read pattern: { stg17_update_0[d0, d1] -> stg16[1 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write1 = stg16.stg16_stg16_update_0_write1_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write1;
  return 0;
}

inline hw_uint<16> stg17_rd60_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd60 read pattern: { stg17_update_0[d0, d1] -> stg16[14 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write14 = stg16.stg16_stg16_update_0_write14_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write14;
  return 0;
}

inline hw_uint<16> stg17_rd61_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd61 read pattern: { stg17_update_0[d0, d1] -> stg16[15 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write15 = stg16.stg16_stg16_update_0_write15_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write15;
  return 0;
}

inline hw_uint<16> stg17_rd62_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd62 read pattern: { stg17_update_0[d0, d1] -> stg16[15 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write15 = stg16.stg16_stg16_update_0_write15_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write15;
  return 0;
}

inline hw_uint<16> stg17_rd63_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd63 read pattern: { stg17_update_0[d0, d1] -> stg16[16 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write16 = stg16.stg16_stg16_update_0_write16_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write16;
  return 0;
}

inline hw_uint<16> stg17_rd64_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd64 read pattern: { stg17_update_0[d0, d1] -> stg16[15 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write15 = stg16.stg16_stg16_update_0_write15_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write15;
  return 0;
}

inline hw_uint<16> stg17_rd65_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd65 read pattern: { stg17_update_0[d0, d1] -> stg16[16 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write16 = stg16.stg16_stg16_update_0_write16_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write16;
  return 0;
}

inline hw_uint<16> stg17_rd66_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd66 read pattern: { stg17_update_0[d0, d1] -> stg16[16 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write16 = stg16.stg16_stg16_update_0_write16_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write16;
  return 0;
}

inline hw_uint<16> stg17_rd67_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd67 read pattern: { stg17_update_0[d0, d1] -> stg16[17 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write17 = stg16.stg16_stg16_update_0_write17_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write17;
  return 0;
}

inline hw_uint<16> stg17_rd68_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd68 read pattern: { stg17_update_0[d0, d1] -> stg16[16 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write16 = stg16.stg16_stg16_update_0_write16_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write16;
  return 0;
}

inline hw_uint<16> stg17_rd69_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd69 read pattern: { stg17_update_0[d0, d1] -> stg16[17 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write17 = stg16.stg16_stg16_update_0_write17_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write17;
  return 0;
}

inline hw_uint<16> stg17_rd7_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd7 read pattern: { stg17_update_0[d0, d1] -> stg16[2 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write2 = stg16.stg16_stg16_update_0_write2_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write2;
  return 0;
}

inline hw_uint<16> stg17_rd70_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd70 read pattern: { stg17_update_0[d0, d1] -> stg16[17 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write17 = stg16.stg16_stg16_update_0_write17_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write17;
  return 0;
}

inline hw_uint<16> stg17_rd71_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd71 read pattern: { stg17_update_0[d0, d1] -> stg16[18 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write18 = stg16.stg16_stg16_update_0_write18_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write18;
  return 0;
}

inline hw_uint<16> stg17_rd72_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd72 read pattern: { stg17_update_0[d0, d1] -> stg16[17 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write17 = stg16.stg16_stg16_update_0_write17_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write17;
  return 0;
}

inline hw_uint<16> stg17_rd73_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd73 read pattern: { stg17_update_0[d0, d1] -> stg16[18 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write18 = stg16.stg16_stg16_update_0_write18_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write18;
  return 0;
}

inline hw_uint<16> stg17_rd74_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd74 read pattern: { stg17_update_0[d0, d1] -> stg16[18 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write18 = stg16.stg16_stg16_update_0_write18_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write18;
  return 0;
}

inline hw_uint<16> stg17_rd75_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd75 read pattern: { stg17_update_0[d0, d1] -> stg16[19 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write19 = stg16.stg16_stg16_update_0_write19_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write19;
  return 0;
}

inline hw_uint<16> stg17_rd76_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd76 read pattern: { stg17_update_0[d0, d1] -> stg16[18 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write18 = stg16.stg16_stg16_update_0_write18_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write18;
  return 0;
}

inline hw_uint<16> stg17_rd77_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd77 read pattern: { stg17_update_0[d0, d1] -> stg16[19 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write19 = stg16.stg16_stg16_update_0_write19_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write19;
  return 0;
}

inline hw_uint<16> stg17_rd78_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd78 read pattern: { stg17_update_0[d0, d1] -> stg16[19 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write19 = stg16.stg16_stg16_update_0_write19_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write19;
  return 0;
}

inline hw_uint<16> stg17_rd79_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd79 read pattern: { stg17_update_0[d0, d1] -> stg16[20 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write20 = stg16.stg16_stg16_update_0_write20_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write20;
  return 0;
}

inline hw_uint<16> stg17_rd8_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd8 read pattern: { stg17_update_0[d0, d1] -> stg16[1 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write1 = stg16.stg16_stg16_update_0_write1_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write1;
  return 0;
}

inline hw_uint<16> stg17_rd80_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd80 read pattern: { stg17_update_0[d0, d1] -> stg16[19 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write19 = stg16.stg16_stg16_update_0_write19_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write19;
  return 0;
}

inline hw_uint<16> stg17_rd81_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd81 read pattern: { stg17_update_0[d0, d1] -> stg16[20 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write20 = stg16.stg16_stg16_update_0_write20_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write20;
  return 0;
}

inline hw_uint<16> stg17_rd82_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd82 read pattern: { stg17_update_0[d0, d1] -> stg16[20 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write20 = stg16.stg16_stg16_update_0_write20_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write20;
  return 0;
}

inline hw_uint<16> stg17_rd83_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd83 read pattern: { stg17_update_0[d0, d1] -> stg16[21 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write21 = stg16.stg16_stg16_update_0_write21_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write21;
  return 0;
}

inline hw_uint<16> stg17_rd84_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd84 read pattern: { stg17_update_0[d0, d1] -> stg16[20 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write20 = stg16.stg16_stg16_update_0_write20_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write20;
  return 0;
}

inline hw_uint<16> stg17_rd85_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd85 read pattern: { stg17_update_0[d0, d1] -> stg16[21 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write21 = stg16.stg16_stg16_update_0_write21_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write21;
  return 0;
}

inline hw_uint<16> stg17_rd86_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd86 read pattern: { stg17_update_0[d0, d1] -> stg16[21 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write21 = stg16.stg16_stg16_update_0_write21_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write21;
  return 0;
}

inline hw_uint<16> stg17_rd87_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd87 read pattern: { stg17_update_0[d0, d1] -> stg16[22 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write22 = stg16.stg16_stg16_update_0_write22_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write22;
  return 0;
}

inline hw_uint<16> stg17_rd88_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd88 read pattern: { stg17_update_0[d0, d1] -> stg16[21 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write21 = stg16.stg16_stg16_update_0_write21_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write21;
  return 0;
}

inline hw_uint<16> stg17_rd89_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd89 read pattern: { stg17_update_0[d0, d1] -> stg16[22 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write22 = stg16.stg16_stg16_update_0_write22_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write22;
  return 0;
}

inline hw_uint<16> stg17_rd9_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd9 read pattern: { stg17_update_0[d0, d1] -> stg16[2 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write2 = stg16.stg16_stg16_update_0_write2_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write2;
  return 0;
}

inline hw_uint<16> stg17_rd90_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd90 read pattern: { stg17_update_0[d0, d1] -> stg16[22 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write22 = stg16.stg16_stg16_update_0_write22_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write22;
  return 0;
}

inline hw_uint<16> stg17_rd91_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd91 read pattern: { stg17_update_0[d0, d1] -> stg16[23 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write23 = stg16.stg16_stg16_update_0_write23_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write23;
  return 0;
}

inline hw_uint<16> stg17_rd92_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd92 read pattern: { stg17_update_0[d0, d1] -> stg16[22 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write22 = stg16.stg16_stg16_update_0_write22_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write22;
  return 0;
}

inline hw_uint<16> stg17_rd93_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd93 read pattern: { stg17_update_0[d0, d1] -> stg16[23 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write23 = stg16.stg16_stg16_update_0_write23_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write23;
  return 0;
}

inline hw_uint<16> stg17_rd94_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd94 read pattern: { stg17_update_0[d0, d1] -> stg16[23 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write23 = stg16.stg16_stg16_update_0_write23_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write23;
  return 0;
}

inline hw_uint<16> stg17_rd95_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd95 read pattern: { stg17_update_0[d0, d1] -> stg16[24 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write24 = stg16.stg16_stg16_update_0_write24_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write24;
  return 0;
}

inline hw_uint<16> stg17_rd96_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd96 read pattern: { stg17_update_0[d0, d1] -> stg16[23 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write23 = stg16.stg16_stg16_update_0_write23_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write23;
  return 0;
}

inline hw_uint<16> stg17_rd97_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd97 read pattern: { stg17_update_0[d0, d1] -> stg16[24 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write24 = stg16.stg16_stg16_update_0_write24_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write24;
  return 0;
}

inline hw_uint<16> stg17_rd98_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd98 read pattern: { stg17_update_0[d0, d1] -> stg16[24 + 32d0, 1 + d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write24 = stg16.stg16_stg16_update_0_write24_merged_banks_4.peek_1();
  return value_stg16_stg16_update_0_write24;
  return 0;
}

inline hw_uint<16> stg17_rd99_select(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg17_rd99 read pattern: { stg17_update_0[d0, d1] -> stg16[25 + 32d0, d1] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Read schedule : { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  // Write schedule: { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
  auto value_stg16_stg16_update_0_write25 = stg16.stg16_stg16_update_0_write25_merged_banks_4.peek_67();
  return value_stg16_stg16_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg16_update_0_write
//	stg16_stg16_update_0_write0
//	stg16_stg16_update_0_write1
//	stg16_stg16_update_0_write2
//	stg16_stg16_update_0_write3
//	stg16_stg16_update_0_write4
//	stg16_stg16_update_0_write5
//	stg16_stg16_update_0_write6
//	stg16_stg16_update_0_write7
//	stg16_stg16_update_0_write8
//	stg16_stg16_update_0_write9
//	stg16_stg16_update_0_write10
//	stg16_stg16_update_0_write11
//	stg16_stg16_update_0_write12
//	stg16_stg16_update_0_write13
//	stg16_stg16_update_0_write14
//	stg16_stg16_update_0_write15
//	stg16_stg16_update_0_write16
//	stg16_stg16_update_0_write17
//	stg16_stg16_update_0_write18
//	stg16_stg16_update_0_write19
//	stg16_stg16_update_0_write20
//	stg16_stg16_update_0_write21
//	stg16_stg16_update_0_write22
//	stg16_stg16_update_0_write23
//	stg16_stg16_update_0_write24
//	stg16_stg16_update_0_write25
//	stg16_stg16_update_0_write26
//	stg16_stg16_update_0_write27
//	stg16_stg16_update_0_write28
//	stg16_stg16_update_0_write29
//	stg16_stg16_update_0_write30
//	stg16_stg16_update_0_write31
inline void stg16_stg16_update_0_write_bundle_write(hw_uint<512>& stg16_update_0_write, stg16_cache& stg16, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg16_stg16_update_0_write0_res = stg16_update_0_write.extract<0, 15>();
	stg16_stg16_update_0_write0_write(stg16_stg16_update_0_write0_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write1_res = stg16_update_0_write.extract<16, 31>();
	stg16_stg16_update_0_write1_write(stg16_stg16_update_0_write1_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write2_res = stg16_update_0_write.extract<32, 47>();
	stg16_stg16_update_0_write2_write(stg16_stg16_update_0_write2_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write3_res = stg16_update_0_write.extract<48, 63>();
	stg16_stg16_update_0_write3_write(stg16_stg16_update_0_write3_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write4_res = stg16_update_0_write.extract<64, 79>();
	stg16_stg16_update_0_write4_write(stg16_stg16_update_0_write4_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write5_res = stg16_update_0_write.extract<80, 95>();
	stg16_stg16_update_0_write5_write(stg16_stg16_update_0_write5_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write6_res = stg16_update_0_write.extract<96, 111>();
	stg16_stg16_update_0_write6_write(stg16_stg16_update_0_write6_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write7_res = stg16_update_0_write.extract<112, 127>();
	stg16_stg16_update_0_write7_write(stg16_stg16_update_0_write7_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write8_res = stg16_update_0_write.extract<128, 143>();
	stg16_stg16_update_0_write8_write(stg16_stg16_update_0_write8_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write9_res = stg16_update_0_write.extract<144, 159>();
	stg16_stg16_update_0_write9_write(stg16_stg16_update_0_write9_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write10_res = stg16_update_0_write.extract<160, 175>();
	stg16_stg16_update_0_write10_write(stg16_stg16_update_0_write10_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write11_res = stg16_update_0_write.extract<176, 191>();
	stg16_stg16_update_0_write11_write(stg16_stg16_update_0_write11_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write12_res = stg16_update_0_write.extract<192, 207>();
	stg16_stg16_update_0_write12_write(stg16_stg16_update_0_write12_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write13_res = stg16_update_0_write.extract<208, 223>();
	stg16_stg16_update_0_write13_write(stg16_stg16_update_0_write13_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write14_res = stg16_update_0_write.extract<224, 239>();
	stg16_stg16_update_0_write14_write(stg16_stg16_update_0_write14_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write15_res = stg16_update_0_write.extract<240, 255>();
	stg16_stg16_update_0_write15_write(stg16_stg16_update_0_write15_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write16_res = stg16_update_0_write.extract<256, 271>();
	stg16_stg16_update_0_write16_write(stg16_stg16_update_0_write16_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write17_res = stg16_update_0_write.extract<272, 287>();
	stg16_stg16_update_0_write17_write(stg16_stg16_update_0_write17_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write18_res = stg16_update_0_write.extract<288, 303>();
	stg16_stg16_update_0_write18_write(stg16_stg16_update_0_write18_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write19_res = stg16_update_0_write.extract<304, 319>();
	stg16_stg16_update_0_write19_write(stg16_stg16_update_0_write19_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write20_res = stg16_update_0_write.extract<320, 335>();
	stg16_stg16_update_0_write20_write(stg16_stg16_update_0_write20_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write21_res = stg16_update_0_write.extract<336, 351>();
	stg16_stg16_update_0_write21_write(stg16_stg16_update_0_write21_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write22_res = stg16_update_0_write.extract<352, 367>();
	stg16_stg16_update_0_write22_write(stg16_stg16_update_0_write22_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write23_res = stg16_update_0_write.extract<368, 383>();
	stg16_stg16_update_0_write23_write(stg16_stg16_update_0_write23_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write24_res = stg16_update_0_write.extract<384, 399>();
	stg16_stg16_update_0_write24_write(stg16_stg16_update_0_write24_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write25_res = stg16_update_0_write.extract<400, 415>();
	stg16_stg16_update_0_write25_write(stg16_stg16_update_0_write25_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write26_res = stg16_update_0_write.extract<416, 431>();
	stg16_stg16_update_0_write26_write(stg16_stg16_update_0_write26_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write27_res = stg16_update_0_write.extract<432, 447>();
	stg16_stg16_update_0_write27_write(stg16_stg16_update_0_write27_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write28_res = stg16_update_0_write.extract<448, 463>();
	stg16_stg16_update_0_write28_write(stg16_stg16_update_0_write28_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write29_res = stg16_update_0_write.extract<464, 479>();
	stg16_stg16_update_0_write29_write(stg16_stg16_update_0_write29_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write30_res = stg16_update_0_write.extract<480, 495>();
	stg16_stg16_update_0_write30_write(stg16_stg16_update_0_write30_res, stg16, d0, d1, dynamic_address);
	hw_uint<16> stg16_stg16_update_0_write31_res = stg16_update_0_write.extract<496, 511>();
	stg16_stg16_update_0_write31_write(stg16_stg16_update_0_write31_res, stg16, d0, d1, dynamic_address);
}

// stg17_update_0_read
//	stg17_rd0
//	stg17_rd1
//	stg17_rd2
//	stg17_rd3
//	stg17_rd4
//	stg17_rd5
//	stg17_rd6
//	stg17_rd7
//	stg17_rd8
//	stg17_rd9
//	stg17_rd10
//	stg17_rd11
//	stg17_rd12
//	stg17_rd13
//	stg17_rd14
//	stg17_rd15
//	stg17_rd16
//	stg17_rd17
//	stg17_rd18
//	stg17_rd19
//	stg17_rd20
//	stg17_rd21
//	stg17_rd22
//	stg17_rd23
//	stg17_rd24
//	stg17_rd25
//	stg17_rd26
//	stg17_rd27
//	stg17_rd28
//	stg17_rd29
//	stg17_rd30
//	stg17_rd31
//	stg17_rd32
//	stg17_rd33
//	stg17_rd34
//	stg17_rd35
//	stg17_rd36
//	stg17_rd37
//	stg17_rd38
//	stg17_rd39
//	stg17_rd40
//	stg17_rd41
//	stg17_rd42
//	stg17_rd43
//	stg17_rd44
//	stg17_rd45
//	stg17_rd46
//	stg17_rd47
//	stg17_rd48
//	stg17_rd49
//	stg17_rd50
//	stg17_rd51
//	stg17_rd52
//	stg17_rd53
//	stg17_rd54
//	stg17_rd55
//	stg17_rd56
//	stg17_rd57
//	stg17_rd58
//	stg17_rd59
//	stg17_rd60
//	stg17_rd61
//	stg17_rd62
//	stg17_rd63
//	stg17_rd64
//	stg17_rd65
//	stg17_rd66
//	stg17_rd67
//	stg17_rd68
//	stg17_rd69
//	stg17_rd70
//	stg17_rd71
//	stg17_rd72
//	stg17_rd73
//	stg17_rd74
//	stg17_rd75
//	stg17_rd76
//	stg17_rd77
//	stg17_rd78
//	stg17_rd79
//	stg17_rd80
//	stg17_rd81
//	stg17_rd82
//	stg17_rd83
//	stg17_rd84
//	stg17_rd85
//	stg17_rd86
//	stg17_rd87
//	stg17_rd88
//	stg17_rd89
//	stg17_rd90
//	stg17_rd91
//	stg17_rd92
//	stg17_rd93
//	stg17_rd94
//	stg17_rd95
//	stg17_rd96
//	stg17_rd97
//	stg17_rd98
//	stg17_rd99
//	stg17_rd100
//	stg17_rd101
//	stg17_rd102
//	stg17_rd103
//	stg17_rd104
//	stg17_rd105
//	stg17_rd106
//	stg17_rd107
//	stg17_rd108
//	stg17_rd109
//	stg17_rd110
//	stg17_rd111
//	stg17_rd112
//	stg17_rd113
//	stg17_rd114
//	stg17_rd115
//	stg17_rd116
//	stg17_rd117
//	stg17_rd118
//	stg17_rd119
//	stg17_rd120
//	stg17_rd121
//	stg17_rd122
//	stg17_rd123
//	stg17_rd124
//	stg17_rd125
//	stg17_rd126
//	stg17_rd127
inline hw_uint<2048> stg16_stg17_update_0_read_bundle_read(stg16_cache& stg16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg17_rd0
    // stg17_rd1
    // stg17_rd2
    // stg17_rd3
    // stg17_rd4
    // stg17_rd5
    // stg17_rd6
    // stg17_rd7
    // stg17_rd8
    // stg17_rd9
    // stg17_rd10
    // stg17_rd11
    // stg17_rd12
    // stg17_rd13
    // stg17_rd14
    // stg17_rd15
    // stg17_rd16
    // stg17_rd17
    // stg17_rd18
    // stg17_rd19
    // stg17_rd20
    // stg17_rd21
    // stg17_rd22
    // stg17_rd23
    // stg17_rd24
    // stg17_rd25
    // stg17_rd26
    // stg17_rd27
    // stg17_rd28
    // stg17_rd29
    // stg17_rd30
    // stg17_rd31
    // stg17_rd32
    // stg17_rd33
    // stg17_rd34
    // stg17_rd35
    // stg17_rd36
    // stg17_rd37
    // stg17_rd38
    // stg17_rd39
    // stg17_rd40
    // stg17_rd41
    // stg17_rd42
    // stg17_rd43
    // stg17_rd44
    // stg17_rd45
    // stg17_rd46
    // stg17_rd47
    // stg17_rd48
    // stg17_rd49
    // stg17_rd50
    // stg17_rd51
    // stg17_rd52
    // stg17_rd53
    // stg17_rd54
    // stg17_rd55
    // stg17_rd56
    // stg17_rd57
    // stg17_rd58
    // stg17_rd59
    // stg17_rd60
    // stg17_rd61
    // stg17_rd62
    // stg17_rd63
    // stg17_rd64
    // stg17_rd65
    // stg17_rd66
    // stg17_rd67
    // stg17_rd68
    // stg17_rd69
    // stg17_rd70
    // stg17_rd71
    // stg17_rd72
    // stg17_rd73
    // stg17_rd74
    // stg17_rd75
    // stg17_rd76
    // stg17_rd77
    // stg17_rd78
    // stg17_rd79
    // stg17_rd80
    // stg17_rd81
    // stg17_rd82
    // stg17_rd83
    // stg17_rd84
    // stg17_rd85
    // stg17_rd86
    // stg17_rd87
    // stg17_rd88
    // stg17_rd89
    // stg17_rd90
    // stg17_rd91
    // stg17_rd92
    // stg17_rd93
    // stg17_rd94
    // stg17_rd95
    // stg17_rd96
    // stg17_rd97
    // stg17_rd98
    // stg17_rd99
    // stg17_rd100
    // stg17_rd101
    // stg17_rd102
    // stg17_rd103
    // stg17_rd104
    // stg17_rd105
    // stg17_rd106
    // stg17_rd107
    // stg17_rd108
    // stg17_rd109
    // stg17_rd110
    // stg17_rd111
    // stg17_rd112
    // stg17_rd113
    // stg17_rd114
    // stg17_rd115
    // stg17_rd116
    // stg17_rd117
    // stg17_rd118
    // stg17_rd119
    // stg17_rd120
    // stg17_rd121
    // stg17_rd122
    // stg17_rd123
    // stg17_rd124
    // stg17_rd125
    // stg17_rd126
    // stg17_rd127

	hw_uint<2048> result;
	hw_uint<16> stg17_rd0_res = stg17_rd0_select(stg16, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg17_rd0_res);
	hw_uint<16> stg17_rd1_res = stg17_rd1_select(stg16, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg17_rd1_res);
	hw_uint<16> stg17_rd2_res = stg17_rd2_select(stg16, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg17_rd2_res);
	hw_uint<16> stg17_rd3_res = stg17_rd3_select(stg16, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg17_rd3_res);
	hw_uint<16> stg17_rd4_res = stg17_rd4_select(stg16, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg17_rd4_res);
	hw_uint<16> stg17_rd5_res = stg17_rd5_select(stg16, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg17_rd5_res);
	hw_uint<16> stg17_rd6_res = stg17_rd6_select(stg16, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg17_rd6_res);
	hw_uint<16> stg17_rd7_res = stg17_rd7_select(stg16, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg17_rd7_res);
	hw_uint<16> stg17_rd8_res = stg17_rd8_select(stg16, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg17_rd8_res);
	hw_uint<16> stg17_rd9_res = stg17_rd9_select(stg16, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg17_rd9_res);
	hw_uint<16> stg17_rd10_res = stg17_rd10_select(stg16, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg17_rd10_res);
	hw_uint<16> stg17_rd11_res = stg17_rd11_select(stg16, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg17_rd11_res);
	hw_uint<16> stg17_rd12_res = stg17_rd12_select(stg16, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg17_rd12_res);
	hw_uint<16> stg17_rd13_res = stg17_rd13_select(stg16, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg17_rd13_res);
	hw_uint<16> stg17_rd14_res = stg17_rd14_select(stg16, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg17_rd14_res);
	hw_uint<16> stg17_rd15_res = stg17_rd15_select(stg16, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg17_rd15_res);
	hw_uint<16> stg17_rd16_res = stg17_rd16_select(stg16, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg17_rd16_res);
	hw_uint<16> stg17_rd17_res = stg17_rd17_select(stg16, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg17_rd17_res);
	hw_uint<16> stg17_rd18_res = stg17_rd18_select(stg16, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg17_rd18_res);
	hw_uint<16> stg17_rd19_res = stg17_rd19_select(stg16, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg17_rd19_res);
	hw_uint<16> stg17_rd20_res = stg17_rd20_select(stg16, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg17_rd20_res);
	hw_uint<16> stg17_rd21_res = stg17_rd21_select(stg16, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg17_rd21_res);
	hw_uint<16> stg17_rd22_res = stg17_rd22_select(stg16, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg17_rd22_res);
	hw_uint<16> stg17_rd23_res = stg17_rd23_select(stg16, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg17_rd23_res);
	hw_uint<16> stg17_rd24_res = stg17_rd24_select(stg16, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg17_rd24_res);
	hw_uint<16> stg17_rd25_res = stg17_rd25_select(stg16, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg17_rd25_res);
	hw_uint<16> stg17_rd26_res = stg17_rd26_select(stg16, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg17_rd26_res);
	hw_uint<16> stg17_rd27_res = stg17_rd27_select(stg16, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg17_rd27_res);
	hw_uint<16> stg17_rd28_res = stg17_rd28_select(stg16, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg17_rd28_res);
	hw_uint<16> stg17_rd29_res = stg17_rd29_select(stg16, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg17_rd29_res);
	hw_uint<16> stg17_rd30_res = stg17_rd30_select(stg16, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg17_rd30_res);
	hw_uint<16> stg17_rd31_res = stg17_rd31_select(stg16, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg17_rd31_res);
	hw_uint<16> stg17_rd32_res = stg17_rd32_select(stg16, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg17_rd32_res);
	hw_uint<16> stg17_rd33_res = stg17_rd33_select(stg16, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg17_rd33_res);
	hw_uint<16> stg17_rd34_res = stg17_rd34_select(stg16, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg17_rd34_res);
	hw_uint<16> stg17_rd35_res = stg17_rd35_select(stg16, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg17_rd35_res);
	hw_uint<16> stg17_rd36_res = stg17_rd36_select(stg16, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg17_rd36_res);
	hw_uint<16> stg17_rd37_res = stg17_rd37_select(stg16, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg17_rd37_res);
	hw_uint<16> stg17_rd38_res = stg17_rd38_select(stg16, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg17_rd38_res);
	hw_uint<16> stg17_rd39_res = stg17_rd39_select(stg16, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg17_rd39_res);
	hw_uint<16> stg17_rd40_res = stg17_rd40_select(stg16, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg17_rd40_res);
	hw_uint<16> stg17_rd41_res = stg17_rd41_select(stg16, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg17_rd41_res);
	hw_uint<16> stg17_rd42_res = stg17_rd42_select(stg16, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg17_rd42_res);
	hw_uint<16> stg17_rd43_res = stg17_rd43_select(stg16, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg17_rd43_res);
	hw_uint<16> stg17_rd44_res = stg17_rd44_select(stg16, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg17_rd44_res);
	hw_uint<16> stg17_rd45_res = stg17_rd45_select(stg16, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg17_rd45_res);
	hw_uint<16> stg17_rd46_res = stg17_rd46_select(stg16, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg17_rd46_res);
	hw_uint<16> stg17_rd47_res = stg17_rd47_select(stg16, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg17_rd47_res);
	hw_uint<16> stg17_rd48_res = stg17_rd48_select(stg16, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg17_rd48_res);
	hw_uint<16> stg17_rd49_res = stg17_rd49_select(stg16, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg17_rd49_res);
	hw_uint<16> stg17_rd50_res = stg17_rd50_select(stg16, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg17_rd50_res);
	hw_uint<16> stg17_rd51_res = stg17_rd51_select(stg16, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg17_rd51_res);
	hw_uint<16> stg17_rd52_res = stg17_rd52_select(stg16, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg17_rd52_res);
	hw_uint<16> stg17_rd53_res = stg17_rd53_select(stg16, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg17_rd53_res);
	hw_uint<16> stg17_rd54_res = stg17_rd54_select(stg16, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg17_rd54_res);
	hw_uint<16> stg17_rd55_res = stg17_rd55_select(stg16, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg17_rd55_res);
	hw_uint<16> stg17_rd56_res = stg17_rd56_select(stg16, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg17_rd56_res);
	hw_uint<16> stg17_rd57_res = stg17_rd57_select(stg16, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg17_rd57_res);
	hw_uint<16> stg17_rd58_res = stg17_rd58_select(stg16, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg17_rd58_res);
	hw_uint<16> stg17_rd59_res = stg17_rd59_select(stg16, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg17_rd59_res);
	hw_uint<16> stg17_rd60_res = stg17_rd60_select(stg16, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg17_rd60_res);
	hw_uint<16> stg17_rd61_res = stg17_rd61_select(stg16, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg17_rd61_res);
	hw_uint<16> stg17_rd62_res = stg17_rd62_select(stg16, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg17_rd62_res);
	hw_uint<16> stg17_rd63_res = stg17_rd63_select(stg16, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg17_rd63_res);
	hw_uint<16> stg17_rd64_res = stg17_rd64_select(stg16, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg17_rd64_res);
	hw_uint<16> stg17_rd65_res = stg17_rd65_select(stg16, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg17_rd65_res);
	hw_uint<16> stg17_rd66_res = stg17_rd66_select(stg16, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg17_rd66_res);
	hw_uint<16> stg17_rd67_res = stg17_rd67_select(stg16, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg17_rd67_res);
	hw_uint<16> stg17_rd68_res = stg17_rd68_select(stg16, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg17_rd68_res);
	hw_uint<16> stg17_rd69_res = stg17_rd69_select(stg16, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg17_rd69_res);
	hw_uint<16> stg17_rd70_res = stg17_rd70_select(stg16, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg17_rd70_res);
	hw_uint<16> stg17_rd71_res = stg17_rd71_select(stg16, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg17_rd71_res);
	hw_uint<16> stg17_rd72_res = stg17_rd72_select(stg16, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg17_rd72_res);
	hw_uint<16> stg17_rd73_res = stg17_rd73_select(stg16, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg17_rd73_res);
	hw_uint<16> stg17_rd74_res = stg17_rd74_select(stg16, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg17_rd74_res);
	hw_uint<16> stg17_rd75_res = stg17_rd75_select(stg16, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg17_rd75_res);
	hw_uint<16> stg17_rd76_res = stg17_rd76_select(stg16, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg17_rd76_res);
	hw_uint<16> stg17_rd77_res = stg17_rd77_select(stg16, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg17_rd77_res);
	hw_uint<16> stg17_rd78_res = stg17_rd78_select(stg16, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg17_rd78_res);
	hw_uint<16> stg17_rd79_res = stg17_rd79_select(stg16, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg17_rd79_res);
	hw_uint<16> stg17_rd80_res = stg17_rd80_select(stg16, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg17_rd80_res);
	hw_uint<16> stg17_rd81_res = stg17_rd81_select(stg16, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg17_rd81_res);
	hw_uint<16> stg17_rd82_res = stg17_rd82_select(stg16, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg17_rd82_res);
	hw_uint<16> stg17_rd83_res = stg17_rd83_select(stg16, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg17_rd83_res);
	hw_uint<16> stg17_rd84_res = stg17_rd84_select(stg16, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg17_rd84_res);
	hw_uint<16> stg17_rd85_res = stg17_rd85_select(stg16, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg17_rd85_res);
	hw_uint<16> stg17_rd86_res = stg17_rd86_select(stg16, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg17_rd86_res);
	hw_uint<16> stg17_rd87_res = stg17_rd87_select(stg16, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg17_rd87_res);
	hw_uint<16> stg17_rd88_res = stg17_rd88_select(stg16, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg17_rd88_res);
	hw_uint<16> stg17_rd89_res = stg17_rd89_select(stg16, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg17_rd89_res);
	hw_uint<16> stg17_rd90_res = stg17_rd90_select(stg16, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg17_rd90_res);
	hw_uint<16> stg17_rd91_res = stg17_rd91_select(stg16, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg17_rd91_res);
	hw_uint<16> stg17_rd92_res = stg17_rd92_select(stg16, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg17_rd92_res);
	hw_uint<16> stg17_rd93_res = stg17_rd93_select(stg16, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg17_rd93_res);
	hw_uint<16> stg17_rd94_res = stg17_rd94_select(stg16, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg17_rd94_res);
	hw_uint<16> stg17_rd95_res = stg17_rd95_select(stg16, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg17_rd95_res);
	hw_uint<16> stg17_rd96_res = stg17_rd96_select(stg16, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg17_rd96_res);
	hw_uint<16> stg17_rd97_res = stg17_rd97_select(stg16, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg17_rd97_res);
	hw_uint<16> stg17_rd98_res = stg17_rd98_select(stg16, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg17_rd98_res);
	hw_uint<16> stg17_rd99_res = stg17_rd99_select(stg16, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg17_rd99_res);
	hw_uint<16> stg17_rd100_res = stg17_rd100_select(stg16, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg17_rd100_res);
	hw_uint<16> stg17_rd101_res = stg17_rd101_select(stg16, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg17_rd101_res);
	hw_uint<16> stg17_rd102_res = stg17_rd102_select(stg16, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg17_rd102_res);
	hw_uint<16> stg17_rd103_res = stg17_rd103_select(stg16, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg17_rd103_res);
	hw_uint<16> stg17_rd104_res = stg17_rd104_select(stg16, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg17_rd104_res);
	hw_uint<16> stg17_rd105_res = stg17_rd105_select(stg16, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg17_rd105_res);
	hw_uint<16> stg17_rd106_res = stg17_rd106_select(stg16, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg17_rd106_res);
	hw_uint<16> stg17_rd107_res = stg17_rd107_select(stg16, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg17_rd107_res);
	hw_uint<16> stg17_rd108_res = stg17_rd108_select(stg16, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg17_rd108_res);
	hw_uint<16> stg17_rd109_res = stg17_rd109_select(stg16, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg17_rd109_res);
	hw_uint<16> stg17_rd110_res = stg17_rd110_select(stg16, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg17_rd110_res);
	hw_uint<16> stg17_rd111_res = stg17_rd111_select(stg16, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg17_rd111_res);
	hw_uint<16> stg17_rd112_res = stg17_rd112_select(stg16, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg17_rd112_res);
	hw_uint<16> stg17_rd113_res = stg17_rd113_select(stg16, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg17_rd113_res);
	hw_uint<16> stg17_rd114_res = stg17_rd114_select(stg16, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg17_rd114_res);
	hw_uint<16> stg17_rd115_res = stg17_rd115_select(stg16, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg17_rd115_res);
	hw_uint<16> stg17_rd116_res = stg17_rd116_select(stg16, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg17_rd116_res);
	hw_uint<16> stg17_rd117_res = stg17_rd117_select(stg16, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg17_rd117_res);
	hw_uint<16> stg17_rd118_res = stg17_rd118_select(stg16, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg17_rd118_res);
	hw_uint<16> stg17_rd119_res = stg17_rd119_select(stg16, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg17_rd119_res);
	hw_uint<16> stg17_rd120_res = stg17_rd120_select(stg16, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg17_rd120_res);
	hw_uint<16> stg17_rd121_res = stg17_rd121_select(stg16, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg17_rd121_res);
	hw_uint<16> stg17_rd122_res = stg17_rd122_select(stg16, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg17_rd122_res);
	hw_uint<16> stg17_rd123_res = stg17_rd123_select(stg16, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg17_rd123_res);
	hw_uint<16> stg17_rd124_res = stg17_rd124_select(stg16, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg17_rd124_res);
	hw_uint<16> stg17_rd125_res = stg17_rd125_select(stg16, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg17_rd125_res);
	hw_uint<16> stg17_rd126_res = stg17_rd126_select(stg16, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg17_rd126_res);
	hw_uint<16> stg17_rd127_res = stg17_rd127_select(stg16, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg17_rd127_res);
	return result;
}

struct stg17_stg17_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-32, 1952], [0, 1080]}
	// Capacity: 66
	// # of read delays: 4
  // 0, 1, 64, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-31, 1921], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-22, 1930], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-21, 1931], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-20, 1932], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-19, 1933], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-18, 1934], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-17, 1935], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-16, 1936], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-15, 1937], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-14, 1938], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-13, 1939], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-30, 1922], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-12, 1940], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-11, 1941], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-10, 1942], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-9, 1943], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-8, 1944], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-7, 1945], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-6, 1946], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-5, 1947], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-4, 1948], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-3, 1949], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-29, 1923], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-2, 1950], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-33, 1951], [0, 1081]}
	// Capacity: 67
	// # of read delays: 4
  // 0, 1, 65, 66
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-28, 1924], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-27, 1925], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-26, 1926], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-25, 1927], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-24, 1928], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_stg17_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-23, 1929], [0, 1081]}
	// Capacity: 66
	// # of read delays: 3
  // 0, 1, 65
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg17_cache {
  // # of banks: 32
  stg17_stg17_update_0_write0_merged_banks_4_cache stg17_stg17_update_0_write0_merged_banks_4;
  stg17_stg17_update_0_write1_merged_banks_4_cache stg17_stg17_update_0_write1_merged_banks_4;
  stg17_stg17_update_0_write10_merged_banks_4_cache stg17_stg17_update_0_write10_merged_banks_4;
  stg17_stg17_update_0_write11_merged_banks_4_cache stg17_stg17_update_0_write11_merged_banks_4;
  stg17_stg17_update_0_write12_merged_banks_4_cache stg17_stg17_update_0_write12_merged_banks_4;
  stg17_stg17_update_0_write13_merged_banks_4_cache stg17_stg17_update_0_write13_merged_banks_4;
  stg17_stg17_update_0_write14_merged_banks_4_cache stg17_stg17_update_0_write14_merged_banks_4;
  stg17_stg17_update_0_write15_merged_banks_4_cache stg17_stg17_update_0_write15_merged_banks_4;
  stg17_stg17_update_0_write16_merged_banks_4_cache stg17_stg17_update_0_write16_merged_banks_4;
  stg17_stg17_update_0_write17_merged_banks_4_cache stg17_stg17_update_0_write17_merged_banks_4;
  stg17_stg17_update_0_write18_merged_banks_4_cache stg17_stg17_update_0_write18_merged_banks_4;
  stg17_stg17_update_0_write19_merged_banks_4_cache stg17_stg17_update_0_write19_merged_banks_4;
  stg17_stg17_update_0_write2_merged_banks_4_cache stg17_stg17_update_0_write2_merged_banks_4;
  stg17_stg17_update_0_write20_merged_banks_4_cache stg17_stg17_update_0_write20_merged_banks_4;
  stg17_stg17_update_0_write21_merged_banks_4_cache stg17_stg17_update_0_write21_merged_banks_4;
  stg17_stg17_update_0_write22_merged_banks_4_cache stg17_stg17_update_0_write22_merged_banks_4;
  stg17_stg17_update_0_write23_merged_banks_4_cache stg17_stg17_update_0_write23_merged_banks_4;
  stg17_stg17_update_0_write24_merged_banks_4_cache stg17_stg17_update_0_write24_merged_banks_4;
  stg17_stg17_update_0_write25_merged_banks_4_cache stg17_stg17_update_0_write25_merged_banks_4;
  stg17_stg17_update_0_write26_merged_banks_4_cache stg17_stg17_update_0_write26_merged_banks_4;
  stg17_stg17_update_0_write27_merged_banks_4_cache stg17_stg17_update_0_write27_merged_banks_4;
  stg17_stg17_update_0_write28_merged_banks_4_cache stg17_stg17_update_0_write28_merged_banks_4;
  stg17_stg17_update_0_write29_merged_banks_4_cache stg17_stg17_update_0_write29_merged_banks_4;
  stg17_stg17_update_0_write3_merged_banks_4_cache stg17_stg17_update_0_write3_merged_banks_4;
  stg17_stg17_update_0_write30_merged_banks_4_cache stg17_stg17_update_0_write30_merged_banks_4;
  stg17_stg17_update_0_write31_merged_banks_4_cache stg17_stg17_update_0_write31_merged_banks_4;
  stg17_stg17_update_0_write4_merged_banks_4_cache stg17_stg17_update_0_write4_merged_banks_4;
  stg17_stg17_update_0_write5_merged_banks_4_cache stg17_stg17_update_0_write5_merged_banks_4;
  stg17_stg17_update_0_write6_merged_banks_4_cache stg17_stg17_update_0_write6_merged_banks_4;
  stg17_stg17_update_0_write7_merged_banks_4_cache stg17_stg17_update_0_write7_merged_banks_4;
  stg17_stg17_update_0_write8_merged_banks_4_cache stg17_stg17_update_0_write8_merged_banks_4;
  stg17_stg17_update_0_write9_merged_banks_4_cache stg17_stg17_update_0_write9_merged_banks_4;
};



inline void stg17_stg17_update_0_write0_write(hw_uint<16>& stg17_stg17_update_0_write0, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write0_merged_banks_4.push(stg17_stg17_update_0_write0);
}

inline void stg17_stg17_update_0_write1_write(hw_uint<16>& stg17_stg17_update_0_write1, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write1_merged_banks_4.push(stg17_stg17_update_0_write1);
}

inline void stg17_stg17_update_0_write10_write(hw_uint<16>& stg17_stg17_update_0_write10, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write10_merged_banks_4.push(stg17_stg17_update_0_write10);
}

inline void stg17_stg17_update_0_write11_write(hw_uint<16>& stg17_stg17_update_0_write11, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write11_merged_banks_4.push(stg17_stg17_update_0_write11);
}

inline void stg17_stg17_update_0_write12_write(hw_uint<16>& stg17_stg17_update_0_write12, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write12_merged_banks_4.push(stg17_stg17_update_0_write12);
}

inline void stg17_stg17_update_0_write13_write(hw_uint<16>& stg17_stg17_update_0_write13, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write13_merged_banks_4.push(stg17_stg17_update_0_write13);
}

inline void stg17_stg17_update_0_write14_write(hw_uint<16>& stg17_stg17_update_0_write14, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write14_merged_banks_4.push(stg17_stg17_update_0_write14);
}

inline void stg17_stg17_update_0_write15_write(hw_uint<16>& stg17_stg17_update_0_write15, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write15_merged_banks_4.push(stg17_stg17_update_0_write15);
}

inline void stg17_stg17_update_0_write16_write(hw_uint<16>& stg17_stg17_update_0_write16, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write16_merged_banks_4.push(stg17_stg17_update_0_write16);
}

inline void stg17_stg17_update_0_write17_write(hw_uint<16>& stg17_stg17_update_0_write17, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write17_merged_banks_4.push(stg17_stg17_update_0_write17);
}

inline void stg17_stg17_update_0_write18_write(hw_uint<16>& stg17_stg17_update_0_write18, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write18_merged_banks_4.push(stg17_stg17_update_0_write18);
}

inline void stg17_stg17_update_0_write19_write(hw_uint<16>& stg17_stg17_update_0_write19, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write19_merged_banks_4.push(stg17_stg17_update_0_write19);
}

inline void stg17_stg17_update_0_write2_write(hw_uint<16>& stg17_stg17_update_0_write2, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write2_merged_banks_4.push(stg17_stg17_update_0_write2);
}

inline void stg17_stg17_update_0_write20_write(hw_uint<16>& stg17_stg17_update_0_write20, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write20_merged_banks_4.push(stg17_stg17_update_0_write20);
}

inline void stg17_stg17_update_0_write21_write(hw_uint<16>& stg17_stg17_update_0_write21, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write21_merged_banks_4.push(stg17_stg17_update_0_write21);
}

inline void stg17_stg17_update_0_write22_write(hw_uint<16>& stg17_stg17_update_0_write22, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write22_merged_banks_4.push(stg17_stg17_update_0_write22);
}

inline void stg17_stg17_update_0_write23_write(hw_uint<16>& stg17_stg17_update_0_write23, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write23_merged_banks_4.push(stg17_stg17_update_0_write23);
}

inline void stg17_stg17_update_0_write24_write(hw_uint<16>& stg17_stg17_update_0_write24, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write24_merged_banks_4.push(stg17_stg17_update_0_write24);
}

inline void stg17_stg17_update_0_write25_write(hw_uint<16>& stg17_stg17_update_0_write25, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write25_merged_banks_4.push(stg17_stg17_update_0_write25);
}

inline void stg17_stg17_update_0_write26_write(hw_uint<16>& stg17_stg17_update_0_write26, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write26_merged_banks_4.push(stg17_stg17_update_0_write26);
}

inline void stg17_stg17_update_0_write27_write(hw_uint<16>& stg17_stg17_update_0_write27, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write27_merged_banks_4.push(stg17_stg17_update_0_write27);
}

inline void stg17_stg17_update_0_write28_write(hw_uint<16>& stg17_stg17_update_0_write28, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write28_merged_banks_4.push(stg17_stg17_update_0_write28);
}

inline void stg17_stg17_update_0_write29_write(hw_uint<16>& stg17_stg17_update_0_write29, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write29_merged_banks_4.push(stg17_stg17_update_0_write29);
}

inline void stg17_stg17_update_0_write3_write(hw_uint<16>& stg17_stg17_update_0_write3, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write3_merged_banks_4.push(stg17_stg17_update_0_write3);
}

inline void stg17_stg17_update_0_write30_write(hw_uint<16>& stg17_stg17_update_0_write30, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write30_merged_banks_4.push(stg17_stg17_update_0_write30);
}

inline void stg17_stg17_update_0_write31_write(hw_uint<16>& stg17_stg17_update_0_write31, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write31_merged_banks_4.push(stg17_stg17_update_0_write31);
}

inline void stg17_stg17_update_0_write4_write(hw_uint<16>& stg17_stg17_update_0_write4, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write4_merged_banks_4.push(stg17_stg17_update_0_write4);
}

inline void stg17_stg17_update_0_write5_write(hw_uint<16>& stg17_stg17_update_0_write5, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write5_merged_banks_4.push(stg17_stg17_update_0_write5);
}

inline void stg17_stg17_update_0_write6_write(hw_uint<16>& stg17_stg17_update_0_write6, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write6_merged_banks_4.push(stg17_stg17_update_0_write6);
}

inline void stg17_stg17_update_0_write7_write(hw_uint<16>& stg17_stg17_update_0_write7, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write7_merged_banks_4.push(stg17_stg17_update_0_write7);
}

inline void stg17_stg17_update_0_write8_write(hw_uint<16>& stg17_stg17_update_0_write8, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write8_merged_banks_4.push(stg17_stg17_update_0_write8);
}

inline void stg17_stg17_update_0_write9_write(hw_uint<16>& stg17_stg17_update_0_write9, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  stg17.stg17_stg17_update_0_write9_merged_banks_4.push(stg17_stg17_update_0_write9);
}

inline hw_uint<16> stg18_rd0_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd0 read pattern: { stg18_update_0[d0, d1] -> stg17[-1 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write31 = stg17.stg17_stg17_update_0_write31_merged_banks_4.peek_66();
  return value_stg17_stg17_update_0_write31;
  return 0;
}

inline hw_uint<16> stg18_rd1_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd1 read pattern: { stg18_update_0[d0, d1] -> stg17[32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write0 = stg17.stg17_stg17_update_0_write0_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write0;
  return 0;
}

inline hw_uint<16> stg18_rd10_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd10 read pattern: { stg18_update_0[d0, d1] -> stg17[2 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write2 = stg17.stg17_stg17_update_0_write2_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write2;
  return 0;
}

inline hw_uint<16> stg18_rd100_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd100 read pattern: { stg18_update_0[d0, d1] -> stg17[24 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write24 = stg17.stg17_stg17_update_0_write24_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write24;
  return 0;
}

inline hw_uint<16> stg18_rd101_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd101 read pattern: { stg18_update_0[d0, d1] -> stg17[25 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write25 = stg17.stg17_stg17_update_0_write25_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write25;
  return 0;
}

inline hw_uint<16> stg18_rd102_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd102 read pattern: { stg18_update_0[d0, d1] -> stg17[25 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write25 = stg17.stg17_stg17_update_0_write25_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write25;
  return 0;
}

inline hw_uint<16> stg18_rd103_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd103 read pattern: { stg18_update_0[d0, d1] -> stg17[26 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write26 = stg17.stg17_stg17_update_0_write26_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write26;
  return 0;
}

inline hw_uint<16> stg18_rd104_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd104 read pattern: { stg18_update_0[d0, d1] -> stg17[25 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write25 = stg17.stg17_stg17_update_0_write25_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write25;
  return 0;
}

inline hw_uint<16> stg18_rd105_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd105 read pattern: { stg18_update_0[d0, d1] -> stg17[26 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write26 = stg17.stg17_stg17_update_0_write26_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write26;
  return 0;
}

inline hw_uint<16> stg18_rd106_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd106 read pattern: { stg18_update_0[d0, d1] -> stg17[26 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write26 = stg17.stg17_stg17_update_0_write26_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write26;
  return 0;
}

inline hw_uint<16> stg18_rd107_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd107 read pattern: { stg18_update_0[d0, d1] -> stg17[27 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write27 = stg17.stg17_stg17_update_0_write27_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write27;
  return 0;
}

inline hw_uint<16> stg18_rd108_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd108 read pattern: { stg18_update_0[d0, d1] -> stg17[26 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write26 = stg17.stg17_stg17_update_0_write26_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write26;
  return 0;
}

inline hw_uint<16> stg18_rd109_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd109 read pattern: { stg18_update_0[d0, d1] -> stg17[27 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write27 = stg17.stg17_stg17_update_0_write27_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write27;
  return 0;
}

inline hw_uint<16> stg18_rd11_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd11 read pattern: { stg18_update_0[d0, d1] -> stg17[3 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write3 = stg17.stg17_stg17_update_0_write3_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write3;
  return 0;
}

inline hw_uint<16> stg18_rd110_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd110 read pattern: { stg18_update_0[d0, d1] -> stg17[27 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write27 = stg17.stg17_stg17_update_0_write27_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write27;
  return 0;
}

inline hw_uint<16> stg18_rd111_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd111 read pattern: { stg18_update_0[d0, d1] -> stg17[28 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write28 = stg17.stg17_stg17_update_0_write28_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write28;
  return 0;
}

inline hw_uint<16> stg18_rd112_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd112 read pattern: { stg18_update_0[d0, d1] -> stg17[27 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write27 = stg17.stg17_stg17_update_0_write27_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write27;
  return 0;
}

inline hw_uint<16> stg18_rd113_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd113 read pattern: { stg18_update_0[d0, d1] -> stg17[28 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write28 = stg17.stg17_stg17_update_0_write28_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write28;
  return 0;
}

inline hw_uint<16> stg18_rd114_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd114 read pattern: { stg18_update_0[d0, d1] -> stg17[28 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write28 = stg17.stg17_stg17_update_0_write28_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write28;
  return 0;
}

inline hw_uint<16> stg18_rd115_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd115 read pattern: { stg18_update_0[d0, d1] -> stg17[29 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write29 = stg17.stg17_stg17_update_0_write29_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write29;
  return 0;
}

inline hw_uint<16> stg18_rd116_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd116 read pattern: { stg18_update_0[d0, d1] -> stg17[28 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write28 = stg17.stg17_stg17_update_0_write28_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write28;
  return 0;
}

inline hw_uint<16> stg18_rd117_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd117 read pattern: { stg18_update_0[d0, d1] -> stg17[29 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write29 = stg17.stg17_stg17_update_0_write29_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write29;
  return 0;
}

inline hw_uint<16> stg18_rd118_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd118 read pattern: { stg18_update_0[d0, d1] -> stg17[29 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write29 = stg17.stg17_stg17_update_0_write29_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write29;
  return 0;
}

inline hw_uint<16> stg18_rd119_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd119 read pattern: { stg18_update_0[d0, d1] -> stg17[30 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write30 = stg17.stg17_stg17_update_0_write30_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write30;
  return 0;
}

inline hw_uint<16> stg18_rd12_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd12 read pattern: { stg18_update_0[d0, d1] -> stg17[2 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write2 = stg17.stg17_stg17_update_0_write2_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write2;
  return 0;
}

inline hw_uint<16> stg18_rd120_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd120 read pattern: { stg18_update_0[d0, d1] -> stg17[29 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write29 = stg17.stg17_stg17_update_0_write29_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write29;
  return 0;
}

inline hw_uint<16> stg18_rd121_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd121 read pattern: { stg18_update_0[d0, d1] -> stg17[30 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write30 = stg17.stg17_stg17_update_0_write30_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write30;
  return 0;
}

inline hw_uint<16> stg18_rd122_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd122 read pattern: { stg18_update_0[d0, d1] -> stg17[30 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write30 = stg17.stg17_stg17_update_0_write30_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write30;
  return 0;
}

inline hw_uint<16> stg18_rd123_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd123 read pattern: { stg18_update_0[d0, d1] -> stg17[31 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write31 = stg17.stg17_stg17_update_0_write31_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write31;
  return 0;
}

inline hw_uint<16> stg18_rd124_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd124 read pattern: { stg18_update_0[d0, d1] -> stg17[30 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write30 = stg17.stg17_stg17_update_0_write30_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write30;
  return 0;
}

inline hw_uint<16> stg18_rd125_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd125 read pattern: { stg18_update_0[d0, d1] -> stg17[31 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write31 = stg17.stg17_stg17_update_0_write31_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write31;
  return 0;
}

inline hw_uint<16> stg18_rd126_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd126 read pattern: { stg18_update_0[d0, d1] -> stg17[31 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write31 = stg17.stg17_stg17_update_0_write31_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write31;
  return 0;
}

inline hw_uint<16> stg18_rd127_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd127 read pattern: { stg18_update_0[d0, d1] -> stg17[32 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write0 = stg17.stg17_stg17_update_0_write0_merged_banks_4.peek_64();
  return value_stg17_stg17_update_0_write0;
  return 0;
}

inline hw_uint<16> stg18_rd13_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd13 read pattern: { stg18_update_0[d0, d1] -> stg17[3 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write3 = stg17.stg17_stg17_update_0_write3_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write3;
  return 0;
}

inline hw_uint<16> stg18_rd14_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd14 read pattern: { stg18_update_0[d0, d1] -> stg17[3 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write3 = stg17.stg17_stg17_update_0_write3_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write3;
  return 0;
}

inline hw_uint<16> stg18_rd15_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd15 read pattern: { stg18_update_0[d0, d1] -> stg17[4 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write4 = stg17.stg17_stg17_update_0_write4_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write4;
  return 0;
}

inline hw_uint<16> stg18_rd16_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd16 read pattern: { stg18_update_0[d0, d1] -> stg17[3 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write3 = stg17.stg17_stg17_update_0_write3_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write3;
  return 0;
}

inline hw_uint<16> stg18_rd17_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd17 read pattern: { stg18_update_0[d0, d1] -> stg17[4 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write4 = stg17.stg17_stg17_update_0_write4_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write4;
  return 0;
}

inline hw_uint<16> stg18_rd18_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd18 read pattern: { stg18_update_0[d0, d1] -> stg17[4 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write4 = stg17.stg17_stg17_update_0_write4_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write4;
  return 0;
}

inline hw_uint<16> stg18_rd19_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd19 read pattern: { stg18_update_0[d0, d1] -> stg17[5 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write5 = stg17.stg17_stg17_update_0_write5_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write5;
  return 0;
}

inline hw_uint<16> stg18_rd2_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd2 read pattern: { stg18_update_0[d0, d1] -> stg17[32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write0 = stg17.stg17_stg17_update_0_write0_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write0;
  return 0;
}

inline hw_uint<16> stg18_rd20_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd20 read pattern: { stg18_update_0[d0, d1] -> stg17[4 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write4 = stg17.stg17_stg17_update_0_write4_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write4;
  return 0;
}

inline hw_uint<16> stg18_rd21_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd21 read pattern: { stg18_update_0[d0, d1] -> stg17[5 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write5 = stg17.stg17_stg17_update_0_write5_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write5;
  return 0;
}

inline hw_uint<16> stg18_rd22_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd22 read pattern: { stg18_update_0[d0, d1] -> stg17[5 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write5 = stg17.stg17_stg17_update_0_write5_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write5;
  return 0;
}

inline hw_uint<16> stg18_rd23_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd23 read pattern: { stg18_update_0[d0, d1] -> stg17[6 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write6 = stg17.stg17_stg17_update_0_write6_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write6;
  return 0;
}

inline hw_uint<16> stg18_rd24_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd24 read pattern: { stg18_update_0[d0, d1] -> stg17[5 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write5 = stg17.stg17_stg17_update_0_write5_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write5;
  return 0;
}

inline hw_uint<16> stg18_rd25_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd25 read pattern: { stg18_update_0[d0, d1] -> stg17[6 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write6 = stg17.stg17_stg17_update_0_write6_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write6;
  return 0;
}

inline hw_uint<16> stg18_rd26_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd26 read pattern: { stg18_update_0[d0, d1] -> stg17[6 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write6 = stg17.stg17_stg17_update_0_write6_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write6;
  return 0;
}

inline hw_uint<16> stg18_rd27_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd27 read pattern: { stg18_update_0[d0, d1] -> stg17[7 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write7 = stg17.stg17_stg17_update_0_write7_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write7;
  return 0;
}

inline hw_uint<16> stg18_rd28_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd28 read pattern: { stg18_update_0[d0, d1] -> stg17[6 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write6 = stg17.stg17_stg17_update_0_write6_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write6;
  return 0;
}

inline hw_uint<16> stg18_rd29_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd29 read pattern: { stg18_update_0[d0, d1] -> stg17[7 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write7 = stg17.stg17_stg17_update_0_write7_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write7;
  return 0;
}

inline hw_uint<16> stg18_rd3_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd3 read pattern: { stg18_update_0[d0, d1] -> stg17[1 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write1 = stg17.stg17_stg17_update_0_write1_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write1;
  return 0;
}

inline hw_uint<16> stg18_rd30_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd30 read pattern: { stg18_update_0[d0, d1] -> stg17[7 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write7 = stg17.stg17_stg17_update_0_write7_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write7;
  return 0;
}

inline hw_uint<16> stg18_rd31_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd31 read pattern: { stg18_update_0[d0, d1] -> stg17[8 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write8 = stg17.stg17_stg17_update_0_write8_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write8;
  return 0;
}

inline hw_uint<16> stg18_rd32_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd32 read pattern: { stg18_update_0[d0, d1] -> stg17[7 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write7 = stg17.stg17_stg17_update_0_write7_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write7;
  return 0;
}

inline hw_uint<16> stg18_rd33_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd33 read pattern: { stg18_update_0[d0, d1] -> stg17[8 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write8 = stg17.stg17_stg17_update_0_write8_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write8;
  return 0;
}

inline hw_uint<16> stg18_rd34_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd34 read pattern: { stg18_update_0[d0, d1] -> stg17[8 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write8 = stg17.stg17_stg17_update_0_write8_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write8;
  return 0;
}

inline hw_uint<16> stg18_rd35_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd35 read pattern: { stg18_update_0[d0, d1] -> stg17[9 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write9 = stg17.stg17_stg17_update_0_write9_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write9;
  return 0;
}

inline hw_uint<16> stg18_rd36_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd36 read pattern: { stg18_update_0[d0, d1] -> stg17[8 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write8 = stg17.stg17_stg17_update_0_write8_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write8;
  return 0;
}

inline hw_uint<16> stg18_rd37_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd37 read pattern: { stg18_update_0[d0, d1] -> stg17[9 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write9 = stg17.stg17_stg17_update_0_write9_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write9;
  return 0;
}

inline hw_uint<16> stg18_rd38_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd38 read pattern: { stg18_update_0[d0, d1] -> stg17[9 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write9 = stg17.stg17_stg17_update_0_write9_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write9;
  return 0;
}

inline hw_uint<16> stg18_rd39_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd39 read pattern: { stg18_update_0[d0, d1] -> stg17[10 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write10 = stg17.stg17_stg17_update_0_write10_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write10;
  return 0;
}

inline hw_uint<16> stg18_rd4_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd4 read pattern: { stg18_update_0[d0, d1] -> stg17[32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write0 = stg17.stg17_stg17_update_0_write0_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write0;
  return 0;
}

inline hw_uint<16> stg18_rd40_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd40 read pattern: { stg18_update_0[d0, d1] -> stg17[9 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write9 = stg17.stg17_stg17_update_0_write9_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write9;
  return 0;
}

inline hw_uint<16> stg18_rd41_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd41 read pattern: { stg18_update_0[d0, d1] -> stg17[10 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write10 = stg17.stg17_stg17_update_0_write10_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write10;
  return 0;
}

inline hw_uint<16> stg18_rd42_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd42 read pattern: { stg18_update_0[d0, d1] -> stg17[10 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write10 = stg17.stg17_stg17_update_0_write10_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write10;
  return 0;
}

inline hw_uint<16> stg18_rd43_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd43 read pattern: { stg18_update_0[d0, d1] -> stg17[11 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write11 = stg17.stg17_stg17_update_0_write11_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write11;
  return 0;
}

inline hw_uint<16> stg18_rd44_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd44 read pattern: { stg18_update_0[d0, d1] -> stg17[10 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write10 = stg17.stg17_stg17_update_0_write10_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write10;
  return 0;
}

inline hw_uint<16> stg18_rd45_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd45 read pattern: { stg18_update_0[d0, d1] -> stg17[11 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write11 = stg17.stg17_stg17_update_0_write11_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write11;
  return 0;
}

inline hw_uint<16> stg18_rd46_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd46 read pattern: { stg18_update_0[d0, d1] -> stg17[11 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write11 = stg17.stg17_stg17_update_0_write11_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write11;
  return 0;
}

inline hw_uint<16> stg18_rd47_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd47 read pattern: { stg18_update_0[d0, d1] -> stg17[12 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write12 = stg17.stg17_stg17_update_0_write12_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write12;
  return 0;
}

inline hw_uint<16> stg18_rd48_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd48 read pattern: { stg18_update_0[d0, d1] -> stg17[11 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write11 = stg17.stg17_stg17_update_0_write11_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write11;
  return 0;
}

inline hw_uint<16> stg18_rd49_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd49 read pattern: { stg18_update_0[d0, d1] -> stg17[12 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write12 = stg17.stg17_stg17_update_0_write12_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write12;
  return 0;
}

inline hw_uint<16> stg18_rd5_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd5 read pattern: { stg18_update_0[d0, d1] -> stg17[1 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write1 = stg17.stg17_stg17_update_0_write1_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write1;
  return 0;
}

inline hw_uint<16> stg18_rd50_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd50 read pattern: { stg18_update_0[d0, d1] -> stg17[12 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write12 = stg17.stg17_stg17_update_0_write12_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write12;
  return 0;
}

inline hw_uint<16> stg18_rd51_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd51 read pattern: { stg18_update_0[d0, d1] -> stg17[13 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write13 = stg17.stg17_stg17_update_0_write13_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write13;
  return 0;
}

inline hw_uint<16> stg18_rd52_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd52 read pattern: { stg18_update_0[d0, d1] -> stg17[12 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write12 = stg17.stg17_stg17_update_0_write12_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write12;
  return 0;
}

inline hw_uint<16> stg18_rd53_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd53 read pattern: { stg18_update_0[d0, d1] -> stg17[13 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write13 = stg17.stg17_stg17_update_0_write13_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write13;
  return 0;
}

inline hw_uint<16> stg18_rd54_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd54 read pattern: { stg18_update_0[d0, d1] -> stg17[13 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write13 = stg17.stg17_stg17_update_0_write13_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write13;
  return 0;
}

inline hw_uint<16> stg18_rd55_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd55 read pattern: { stg18_update_0[d0, d1] -> stg17[14 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write14 = stg17.stg17_stg17_update_0_write14_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write14;
  return 0;
}

inline hw_uint<16> stg18_rd56_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd56 read pattern: { stg18_update_0[d0, d1] -> stg17[13 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write13 = stg17.stg17_stg17_update_0_write13_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write13;
  return 0;
}

inline hw_uint<16> stg18_rd57_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd57 read pattern: { stg18_update_0[d0, d1] -> stg17[14 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write14 = stg17.stg17_stg17_update_0_write14_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write14;
  return 0;
}

inline hw_uint<16> stg18_rd58_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd58 read pattern: { stg18_update_0[d0, d1] -> stg17[14 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write14 = stg17.stg17_stg17_update_0_write14_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write14;
  return 0;
}

inline hw_uint<16> stg18_rd59_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd59 read pattern: { stg18_update_0[d0, d1] -> stg17[15 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write15 = stg17.stg17_stg17_update_0_write15_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write15;
  return 0;
}

inline hw_uint<16> stg18_rd6_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd6 read pattern: { stg18_update_0[d0, d1] -> stg17[1 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write1 = stg17.stg17_stg17_update_0_write1_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write1;
  return 0;
}

inline hw_uint<16> stg18_rd60_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd60 read pattern: { stg18_update_0[d0, d1] -> stg17[14 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write14 = stg17.stg17_stg17_update_0_write14_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write14;
  return 0;
}

inline hw_uint<16> stg18_rd61_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd61 read pattern: { stg18_update_0[d0, d1] -> stg17[15 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write15 = stg17.stg17_stg17_update_0_write15_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write15;
  return 0;
}

inline hw_uint<16> stg18_rd62_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd62 read pattern: { stg18_update_0[d0, d1] -> stg17[15 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write15 = stg17.stg17_stg17_update_0_write15_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write15;
  return 0;
}

inline hw_uint<16> stg18_rd63_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd63 read pattern: { stg18_update_0[d0, d1] -> stg17[16 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write16 = stg17.stg17_stg17_update_0_write16_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write16;
  return 0;
}

inline hw_uint<16> stg18_rd64_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd64 read pattern: { stg18_update_0[d0, d1] -> stg17[15 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write15 = stg17.stg17_stg17_update_0_write15_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write15;
  return 0;
}

inline hw_uint<16> stg18_rd65_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd65 read pattern: { stg18_update_0[d0, d1] -> stg17[16 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write16 = stg17.stg17_stg17_update_0_write16_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write16;
  return 0;
}

inline hw_uint<16> stg18_rd66_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd66 read pattern: { stg18_update_0[d0, d1] -> stg17[16 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write16 = stg17.stg17_stg17_update_0_write16_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write16;
  return 0;
}

inline hw_uint<16> stg18_rd67_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd67 read pattern: { stg18_update_0[d0, d1] -> stg17[17 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write17 = stg17.stg17_stg17_update_0_write17_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write17;
  return 0;
}

inline hw_uint<16> stg18_rd68_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd68 read pattern: { stg18_update_0[d0, d1] -> stg17[16 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write16 = stg17.stg17_stg17_update_0_write16_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write16;
  return 0;
}

inline hw_uint<16> stg18_rd69_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd69 read pattern: { stg18_update_0[d0, d1] -> stg17[17 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write17 = stg17.stg17_stg17_update_0_write17_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write17;
  return 0;
}

inline hw_uint<16> stg18_rd7_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd7 read pattern: { stg18_update_0[d0, d1] -> stg17[2 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write2 = stg17.stg17_stg17_update_0_write2_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write2;
  return 0;
}

inline hw_uint<16> stg18_rd70_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd70 read pattern: { stg18_update_0[d0, d1] -> stg17[17 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write17 = stg17.stg17_stg17_update_0_write17_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write17;
  return 0;
}

inline hw_uint<16> stg18_rd71_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd71 read pattern: { stg18_update_0[d0, d1] -> stg17[18 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write18 = stg17.stg17_stg17_update_0_write18_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write18;
  return 0;
}

inline hw_uint<16> stg18_rd72_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd72 read pattern: { stg18_update_0[d0, d1] -> stg17[17 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write17 = stg17.stg17_stg17_update_0_write17_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write17;
  return 0;
}

inline hw_uint<16> stg18_rd73_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd73 read pattern: { stg18_update_0[d0, d1] -> stg17[18 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write18 = stg17.stg17_stg17_update_0_write18_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write18;
  return 0;
}

inline hw_uint<16> stg18_rd74_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd74 read pattern: { stg18_update_0[d0, d1] -> stg17[18 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write18 = stg17.stg17_stg17_update_0_write18_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write18;
  return 0;
}

inline hw_uint<16> stg18_rd75_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd75 read pattern: { stg18_update_0[d0, d1] -> stg17[19 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write19 = stg17.stg17_stg17_update_0_write19_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write19;
  return 0;
}

inline hw_uint<16> stg18_rd76_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd76 read pattern: { stg18_update_0[d0, d1] -> stg17[18 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write18 = stg17.stg17_stg17_update_0_write18_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write18;
  return 0;
}

inline hw_uint<16> stg18_rd77_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd77 read pattern: { stg18_update_0[d0, d1] -> stg17[19 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write19 = stg17.stg17_stg17_update_0_write19_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write19;
  return 0;
}

inline hw_uint<16> stg18_rd78_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd78 read pattern: { stg18_update_0[d0, d1] -> stg17[19 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write19 = stg17.stg17_stg17_update_0_write19_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write19;
  return 0;
}

inline hw_uint<16> stg18_rd79_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd79 read pattern: { stg18_update_0[d0, d1] -> stg17[20 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write20 = stg17.stg17_stg17_update_0_write20_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write20;
  return 0;
}

inline hw_uint<16> stg18_rd8_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd8 read pattern: { stg18_update_0[d0, d1] -> stg17[1 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write1 = stg17.stg17_stg17_update_0_write1_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write1;
  return 0;
}

inline hw_uint<16> stg18_rd80_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd80 read pattern: { stg18_update_0[d0, d1] -> stg17[19 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write19 = stg17.stg17_stg17_update_0_write19_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write19;
  return 0;
}

inline hw_uint<16> stg18_rd81_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd81 read pattern: { stg18_update_0[d0, d1] -> stg17[20 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write20 = stg17.stg17_stg17_update_0_write20_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write20;
  return 0;
}

inline hw_uint<16> stg18_rd82_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd82 read pattern: { stg18_update_0[d0, d1] -> stg17[20 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write20 = stg17.stg17_stg17_update_0_write20_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write20;
  return 0;
}

inline hw_uint<16> stg18_rd83_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd83 read pattern: { stg18_update_0[d0, d1] -> stg17[21 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write21 = stg17.stg17_stg17_update_0_write21_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write21;
  return 0;
}

inline hw_uint<16> stg18_rd84_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd84 read pattern: { stg18_update_0[d0, d1] -> stg17[20 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write20 = stg17.stg17_stg17_update_0_write20_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write20;
  return 0;
}

inline hw_uint<16> stg18_rd85_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd85 read pattern: { stg18_update_0[d0, d1] -> stg17[21 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write21 = stg17.stg17_stg17_update_0_write21_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write21;
  return 0;
}

inline hw_uint<16> stg18_rd86_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd86 read pattern: { stg18_update_0[d0, d1] -> stg17[21 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write21 = stg17.stg17_stg17_update_0_write21_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write21;
  return 0;
}

inline hw_uint<16> stg18_rd87_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd87 read pattern: { stg18_update_0[d0, d1] -> stg17[22 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write22 = stg17.stg17_stg17_update_0_write22_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write22;
  return 0;
}

inline hw_uint<16> stg18_rd88_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd88 read pattern: { stg18_update_0[d0, d1] -> stg17[21 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write21 = stg17.stg17_stg17_update_0_write21_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write21;
  return 0;
}

inline hw_uint<16> stg18_rd89_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd89 read pattern: { stg18_update_0[d0, d1] -> stg17[22 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write22 = stg17.stg17_stg17_update_0_write22_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write22;
  return 0;
}

inline hw_uint<16> stg18_rd9_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd9 read pattern: { stg18_update_0[d0, d1] -> stg17[2 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write2 = stg17.stg17_stg17_update_0_write2_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write2;
  return 0;
}

inline hw_uint<16> stg18_rd90_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd90 read pattern: { stg18_update_0[d0, d1] -> stg17[22 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write22 = stg17.stg17_stg17_update_0_write22_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write22;
  return 0;
}

inline hw_uint<16> stg18_rd91_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd91 read pattern: { stg18_update_0[d0, d1] -> stg17[23 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write23 = stg17.stg17_stg17_update_0_write23_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write23;
  return 0;
}

inline hw_uint<16> stg18_rd92_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd92 read pattern: { stg18_update_0[d0, d1] -> stg17[22 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write22 = stg17.stg17_stg17_update_0_write22_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write22;
  return 0;
}

inline hw_uint<16> stg18_rd93_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd93 read pattern: { stg18_update_0[d0, d1] -> stg17[23 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write23 = stg17.stg17_stg17_update_0_write23_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write23;
  return 0;
}

inline hw_uint<16> stg18_rd94_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd94 read pattern: { stg18_update_0[d0, d1] -> stg17[23 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write23 = stg17.stg17_stg17_update_0_write23_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write23;
  return 0;
}

inline hw_uint<16> stg18_rd95_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd95 read pattern: { stg18_update_0[d0, d1] -> stg17[24 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write24 = stg17.stg17_stg17_update_0_write24_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write24;
  return 0;
}

inline hw_uint<16> stg18_rd96_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd96 read pattern: { stg18_update_0[d0, d1] -> stg17[23 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write23 = stg17.stg17_stg17_update_0_write23_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write23;
  return 0;
}

inline hw_uint<16> stg18_rd97_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd97 read pattern: { stg18_update_0[d0, d1] -> stg17[24 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write24 = stg17.stg17_stg17_update_0_write24_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write24;
  return 0;
}

inline hw_uint<16> stg18_rd98_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd98 read pattern: { stg18_update_0[d0, d1] -> stg17[24 + 32d0, 1 + d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write24 = stg17.stg17_stg17_update_0_write24_merged_banks_4.peek_1();
  return value_stg17_stg17_update_0_write24;
  return 0;
}

inline hw_uint<16> stg18_rd99_select(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg18_rd99 read pattern: { stg18_update_0[d0, d1] -> stg17[25 + 32d0, d1] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Read schedule : { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  // Write schedule: { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
  auto value_stg17_stg17_update_0_write25 = stg17.stg17_stg17_update_0_write25_merged_banks_4.peek_65();
  return value_stg17_stg17_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg17_update_0_write
//	stg17_stg17_update_0_write0
//	stg17_stg17_update_0_write1
//	stg17_stg17_update_0_write2
//	stg17_stg17_update_0_write3
//	stg17_stg17_update_0_write4
//	stg17_stg17_update_0_write5
//	stg17_stg17_update_0_write6
//	stg17_stg17_update_0_write7
//	stg17_stg17_update_0_write8
//	stg17_stg17_update_0_write9
//	stg17_stg17_update_0_write10
//	stg17_stg17_update_0_write11
//	stg17_stg17_update_0_write12
//	stg17_stg17_update_0_write13
//	stg17_stg17_update_0_write14
//	stg17_stg17_update_0_write15
//	stg17_stg17_update_0_write16
//	stg17_stg17_update_0_write17
//	stg17_stg17_update_0_write18
//	stg17_stg17_update_0_write19
//	stg17_stg17_update_0_write20
//	stg17_stg17_update_0_write21
//	stg17_stg17_update_0_write22
//	stg17_stg17_update_0_write23
//	stg17_stg17_update_0_write24
//	stg17_stg17_update_0_write25
//	stg17_stg17_update_0_write26
//	stg17_stg17_update_0_write27
//	stg17_stg17_update_0_write28
//	stg17_stg17_update_0_write29
//	stg17_stg17_update_0_write30
//	stg17_stg17_update_0_write31
inline void stg17_stg17_update_0_write_bundle_write(hw_uint<512>& stg17_update_0_write, stg17_cache& stg17, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg17_stg17_update_0_write0_res = stg17_update_0_write.extract<0, 15>();
	stg17_stg17_update_0_write0_write(stg17_stg17_update_0_write0_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write1_res = stg17_update_0_write.extract<16, 31>();
	stg17_stg17_update_0_write1_write(stg17_stg17_update_0_write1_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write2_res = stg17_update_0_write.extract<32, 47>();
	stg17_stg17_update_0_write2_write(stg17_stg17_update_0_write2_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write3_res = stg17_update_0_write.extract<48, 63>();
	stg17_stg17_update_0_write3_write(stg17_stg17_update_0_write3_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write4_res = stg17_update_0_write.extract<64, 79>();
	stg17_stg17_update_0_write4_write(stg17_stg17_update_0_write4_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write5_res = stg17_update_0_write.extract<80, 95>();
	stg17_stg17_update_0_write5_write(stg17_stg17_update_0_write5_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write6_res = stg17_update_0_write.extract<96, 111>();
	stg17_stg17_update_0_write6_write(stg17_stg17_update_0_write6_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write7_res = stg17_update_0_write.extract<112, 127>();
	stg17_stg17_update_0_write7_write(stg17_stg17_update_0_write7_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write8_res = stg17_update_0_write.extract<128, 143>();
	stg17_stg17_update_0_write8_write(stg17_stg17_update_0_write8_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write9_res = stg17_update_0_write.extract<144, 159>();
	stg17_stg17_update_0_write9_write(stg17_stg17_update_0_write9_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write10_res = stg17_update_0_write.extract<160, 175>();
	stg17_stg17_update_0_write10_write(stg17_stg17_update_0_write10_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write11_res = stg17_update_0_write.extract<176, 191>();
	stg17_stg17_update_0_write11_write(stg17_stg17_update_0_write11_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write12_res = stg17_update_0_write.extract<192, 207>();
	stg17_stg17_update_0_write12_write(stg17_stg17_update_0_write12_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write13_res = stg17_update_0_write.extract<208, 223>();
	stg17_stg17_update_0_write13_write(stg17_stg17_update_0_write13_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write14_res = stg17_update_0_write.extract<224, 239>();
	stg17_stg17_update_0_write14_write(stg17_stg17_update_0_write14_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write15_res = stg17_update_0_write.extract<240, 255>();
	stg17_stg17_update_0_write15_write(stg17_stg17_update_0_write15_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write16_res = stg17_update_0_write.extract<256, 271>();
	stg17_stg17_update_0_write16_write(stg17_stg17_update_0_write16_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write17_res = stg17_update_0_write.extract<272, 287>();
	stg17_stg17_update_0_write17_write(stg17_stg17_update_0_write17_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write18_res = stg17_update_0_write.extract<288, 303>();
	stg17_stg17_update_0_write18_write(stg17_stg17_update_0_write18_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write19_res = stg17_update_0_write.extract<304, 319>();
	stg17_stg17_update_0_write19_write(stg17_stg17_update_0_write19_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write20_res = stg17_update_0_write.extract<320, 335>();
	stg17_stg17_update_0_write20_write(stg17_stg17_update_0_write20_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write21_res = stg17_update_0_write.extract<336, 351>();
	stg17_stg17_update_0_write21_write(stg17_stg17_update_0_write21_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write22_res = stg17_update_0_write.extract<352, 367>();
	stg17_stg17_update_0_write22_write(stg17_stg17_update_0_write22_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write23_res = stg17_update_0_write.extract<368, 383>();
	stg17_stg17_update_0_write23_write(stg17_stg17_update_0_write23_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write24_res = stg17_update_0_write.extract<384, 399>();
	stg17_stg17_update_0_write24_write(stg17_stg17_update_0_write24_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write25_res = stg17_update_0_write.extract<400, 415>();
	stg17_stg17_update_0_write25_write(stg17_stg17_update_0_write25_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write26_res = stg17_update_0_write.extract<416, 431>();
	stg17_stg17_update_0_write26_write(stg17_stg17_update_0_write26_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write27_res = stg17_update_0_write.extract<432, 447>();
	stg17_stg17_update_0_write27_write(stg17_stg17_update_0_write27_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write28_res = stg17_update_0_write.extract<448, 463>();
	stg17_stg17_update_0_write28_write(stg17_stg17_update_0_write28_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write29_res = stg17_update_0_write.extract<464, 479>();
	stg17_stg17_update_0_write29_write(stg17_stg17_update_0_write29_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write30_res = stg17_update_0_write.extract<480, 495>();
	stg17_stg17_update_0_write30_write(stg17_stg17_update_0_write30_res, stg17, d0, d1, dynamic_address);
	hw_uint<16> stg17_stg17_update_0_write31_res = stg17_update_0_write.extract<496, 511>();
	stg17_stg17_update_0_write31_write(stg17_stg17_update_0_write31_res, stg17, d0, d1, dynamic_address);
}

// stg18_update_0_read
//	stg18_rd0
//	stg18_rd1
//	stg18_rd2
//	stg18_rd3
//	stg18_rd4
//	stg18_rd5
//	stg18_rd6
//	stg18_rd7
//	stg18_rd8
//	stg18_rd9
//	stg18_rd10
//	stg18_rd11
//	stg18_rd12
//	stg18_rd13
//	stg18_rd14
//	stg18_rd15
//	stg18_rd16
//	stg18_rd17
//	stg18_rd18
//	stg18_rd19
//	stg18_rd20
//	stg18_rd21
//	stg18_rd22
//	stg18_rd23
//	stg18_rd24
//	stg18_rd25
//	stg18_rd26
//	stg18_rd27
//	stg18_rd28
//	stg18_rd29
//	stg18_rd30
//	stg18_rd31
//	stg18_rd32
//	stg18_rd33
//	stg18_rd34
//	stg18_rd35
//	stg18_rd36
//	stg18_rd37
//	stg18_rd38
//	stg18_rd39
//	stg18_rd40
//	stg18_rd41
//	stg18_rd42
//	stg18_rd43
//	stg18_rd44
//	stg18_rd45
//	stg18_rd46
//	stg18_rd47
//	stg18_rd48
//	stg18_rd49
//	stg18_rd50
//	stg18_rd51
//	stg18_rd52
//	stg18_rd53
//	stg18_rd54
//	stg18_rd55
//	stg18_rd56
//	stg18_rd57
//	stg18_rd58
//	stg18_rd59
//	stg18_rd60
//	stg18_rd61
//	stg18_rd62
//	stg18_rd63
//	stg18_rd64
//	stg18_rd65
//	stg18_rd66
//	stg18_rd67
//	stg18_rd68
//	stg18_rd69
//	stg18_rd70
//	stg18_rd71
//	stg18_rd72
//	stg18_rd73
//	stg18_rd74
//	stg18_rd75
//	stg18_rd76
//	stg18_rd77
//	stg18_rd78
//	stg18_rd79
//	stg18_rd80
//	stg18_rd81
//	stg18_rd82
//	stg18_rd83
//	stg18_rd84
//	stg18_rd85
//	stg18_rd86
//	stg18_rd87
//	stg18_rd88
//	stg18_rd89
//	stg18_rd90
//	stg18_rd91
//	stg18_rd92
//	stg18_rd93
//	stg18_rd94
//	stg18_rd95
//	stg18_rd96
//	stg18_rd97
//	stg18_rd98
//	stg18_rd99
//	stg18_rd100
//	stg18_rd101
//	stg18_rd102
//	stg18_rd103
//	stg18_rd104
//	stg18_rd105
//	stg18_rd106
//	stg18_rd107
//	stg18_rd108
//	stg18_rd109
//	stg18_rd110
//	stg18_rd111
//	stg18_rd112
//	stg18_rd113
//	stg18_rd114
//	stg18_rd115
//	stg18_rd116
//	stg18_rd117
//	stg18_rd118
//	stg18_rd119
//	stg18_rd120
//	stg18_rd121
//	stg18_rd122
//	stg18_rd123
//	stg18_rd124
//	stg18_rd125
//	stg18_rd126
//	stg18_rd127
inline hw_uint<2048> stg17_stg18_update_0_read_bundle_read(stg17_cache& stg17, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg18_rd0
    // stg18_rd1
    // stg18_rd2
    // stg18_rd3
    // stg18_rd4
    // stg18_rd5
    // stg18_rd6
    // stg18_rd7
    // stg18_rd8
    // stg18_rd9
    // stg18_rd10
    // stg18_rd11
    // stg18_rd12
    // stg18_rd13
    // stg18_rd14
    // stg18_rd15
    // stg18_rd16
    // stg18_rd17
    // stg18_rd18
    // stg18_rd19
    // stg18_rd20
    // stg18_rd21
    // stg18_rd22
    // stg18_rd23
    // stg18_rd24
    // stg18_rd25
    // stg18_rd26
    // stg18_rd27
    // stg18_rd28
    // stg18_rd29
    // stg18_rd30
    // stg18_rd31
    // stg18_rd32
    // stg18_rd33
    // stg18_rd34
    // stg18_rd35
    // stg18_rd36
    // stg18_rd37
    // stg18_rd38
    // stg18_rd39
    // stg18_rd40
    // stg18_rd41
    // stg18_rd42
    // stg18_rd43
    // stg18_rd44
    // stg18_rd45
    // stg18_rd46
    // stg18_rd47
    // stg18_rd48
    // stg18_rd49
    // stg18_rd50
    // stg18_rd51
    // stg18_rd52
    // stg18_rd53
    // stg18_rd54
    // stg18_rd55
    // stg18_rd56
    // stg18_rd57
    // stg18_rd58
    // stg18_rd59
    // stg18_rd60
    // stg18_rd61
    // stg18_rd62
    // stg18_rd63
    // stg18_rd64
    // stg18_rd65
    // stg18_rd66
    // stg18_rd67
    // stg18_rd68
    // stg18_rd69
    // stg18_rd70
    // stg18_rd71
    // stg18_rd72
    // stg18_rd73
    // stg18_rd74
    // stg18_rd75
    // stg18_rd76
    // stg18_rd77
    // stg18_rd78
    // stg18_rd79
    // stg18_rd80
    // stg18_rd81
    // stg18_rd82
    // stg18_rd83
    // stg18_rd84
    // stg18_rd85
    // stg18_rd86
    // stg18_rd87
    // stg18_rd88
    // stg18_rd89
    // stg18_rd90
    // stg18_rd91
    // stg18_rd92
    // stg18_rd93
    // stg18_rd94
    // stg18_rd95
    // stg18_rd96
    // stg18_rd97
    // stg18_rd98
    // stg18_rd99
    // stg18_rd100
    // stg18_rd101
    // stg18_rd102
    // stg18_rd103
    // stg18_rd104
    // stg18_rd105
    // stg18_rd106
    // stg18_rd107
    // stg18_rd108
    // stg18_rd109
    // stg18_rd110
    // stg18_rd111
    // stg18_rd112
    // stg18_rd113
    // stg18_rd114
    // stg18_rd115
    // stg18_rd116
    // stg18_rd117
    // stg18_rd118
    // stg18_rd119
    // stg18_rd120
    // stg18_rd121
    // stg18_rd122
    // stg18_rd123
    // stg18_rd124
    // stg18_rd125
    // stg18_rd126
    // stg18_rd127

	hw_uint<2048> result;
	hw_uint<16> stg18_rd0_res = stg18_rd0_select(stg17, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg18_rd0_res);
	hw_uint<16> stg18_rd1_res = stg18_rd1_select(stg17, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg18_rd1_res);
	hw_uint<16> stg18_rd2_res = stg18_rd2_select(stg17, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg18_rd2_res);
	hw_uint<16> stg18_rd3_res = stg18_rd3_select(stg17, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg18_rd3_res);
	hw_uint<16> stg18_rd4_res = stg18_rd4_select(stg17, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg18_rd4_res);
	hw_uint<16> stg18_rd5_res = stg18_rd5_select(stg17, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg18_rd5_res);
	hw_uint<16> stg18_rd6_res = stg18_rd6_select(stg17, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg18_rd6_res);
	hw_uint<16> stg18_rd7_res = stg18_rd7_select(stg17, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg18_rd7_res);
	hw_uint<16> stg18_rd8_res = stg18_rd8_select(stg17, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg18_rd8_res);
	hw_uint<16> stg18_rd9_res = stg18_rd9_select(stg17, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg18_rd9_res);
	hw_uint<16> stg18_rd10_res = stg18_rd10_select(stg17, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg18_rd10_res);
	hw_uint<16> stg18_rd11_res = stg18_rd11_select(stg17, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg18_rd11_res);
	hw_uint<16> stg18_rd12_res = stg18_rd12_select(stg17, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg18_rd12_res);
	hw_uint<16> stg18_rd13_res = stg18_rd13_select(stg17, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg18_rd13_res);
	hw_uint<16> stg18_rd14_res = stg18_rd14_select(stg17, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg18_rd14_res);
	hw_uint<16> stg18_rd15_res = stg18_rd15_select(stg17, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg18_rd15_res);
	hw_uint<16> stg18_rd16_res = stg18_rd16_select(stg17, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg18_rd16_res);
	hw_uint<16> stg18_rd17_res = stg18_rd17_select(stg17, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg18_rd17_res);
	hw_uint<16> stg18_rd18_res = stg18_rd18_select(stg17, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg18_rd18_res);
	hw_uint<16> stg18_rd19_res = stg18_rd19_select(stg17, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg18_rd19_res);
	hw_uint<16> stg18_rd20_res = stg18_rd20_select(stg17, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg18_rd20_res);
	hw_uint<16> stg18_rd21_res = stg18_rd21_select(stg17, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg18_rd21_res);
	hw_uint<16> stg18_rd22_res = stg18_rd22_select(stg17, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg18_rd22_res);
	hw_uint<16> stg18_rd23_res = stg18_rd23_select(stg17, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg18_rd23_res);
	hw_uint<16> stg18_rd24_res = stg18_rd24_select(stg17, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg18_rd24_res);
	hw_uint<16> stg18_rd25_res = stg18_rd25_select(stg17, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg18_rd25_res);
	hw_uint<16> stg18_rd26_res = stg18_rd26_select(stg17, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg18_rd26_res);
	hw_uint<16> stg18_rd27_res = stg18_rd27_select(stg17, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg18_rd27_res);
	hw_uint<16> stg18_rd28_res = stg18_rd28_select(stg17, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg18_rd28_res);
	hw_uint<16> stg18_rd29_res = stg18_rd29_select(stg17, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg18_rd29_res);
	hw_uint<16> stg18_rd30_res = stg18_rd30_select(stg17, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg18_rd30_res);
	hw_uint<16> stg18_rd31_res = stg18_rd31_select(stg17, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg18_rd31_res);
	hw_uint<16> stg18_rd32_res = stg18_rd32_select(stg17, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg18_rd32_res);
	hw_uint<16> stg18_rd33_res = stg18_rd33_select(stg17, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg18_rd33_res);
	hw_uint<16> stg18_rd34_res = stg18_rd34_select(stg17, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg18_rd34_res);
	hw_uint<16> stg18_rd35_res = stg18_rd35_select(stg17, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg18_rd35_res);
	hw_uint<16> stg18_rd36_res = stg18_rd36_select(stg17, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg18_rd36_res);
	hw_uint<16> stg18_rd37_res = stg18_rd37_select(stg17, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg18_rd37_res);
	hw_uint<16> stg18_rd38_res = stg18_rd38_select(stg17, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg18_rd38_res);
	hw_uint<16> stg18_rd39_res = stg18_rd39_select(stg17, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg18_rd39_res);
	hw_uint<16> stg18_rd40_res = stg18_rd40_select(stg17, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg18_rd40_res);
	hw_uint<16> stg18_rd41_res = stg18_rd41_select(stg17, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg18_rd41_res);
	hw_uint<16> stg18_rd42_res = stg18_rd42_select(stg17, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg18_rd42_res);
	hw_uint<16> stg18_rd43_res = stg18_rd43_select(stg17, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg18_rd43_res);
	hw_uint<16> stg18_rd44_res = stg18_rd44_select(stg17, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg18_rd44_res);
	hw_uint<16> stg18_rd45_res = stg18_rd45_select(stg17, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg18_rd45_res);
	hw_uint<16> stg18_rd46_res = stg18_rd46_select(stg17, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg18_rd46_res);
	hw_uint<16> stg18_rd47_res = stg18_rd47_select(stg17, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg18_rd47_res);
	hw_uint<16> stg18_rd48_res = stg18_rd48_select(stg17, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg18_rd48_res);
	hw_uint<16> stg18_rd49_res = stg18_rd49_select(stg17, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg18_rd49_res);
	hw_uint<16> stg18_rd50_res = stg18_rd50_select(stg17, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg18_rd50_res);
	hw_uint<16> stg18_rd51_res = stg18_rd51_select(stg17, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg18_rd51_res);
	hw_uint<16> stg18_rd52_res = stg18_rd52_select(stg17, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg18_rd52_res);
	hw_uint<16> stg18_rd53_res = stg18_rd53_select(stg17, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg18_rd53_res);
	hw_uint<16> stg18_rd54_res = stg18_rd54_select(stg17, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg18_rd54_res);
	hw_uint<16> stg18_rd55_res = stg18_rd55_select(stg17, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg18_rd55_res);
	hw_uint<16> stg18_rd56_res = stg18_rd56_select(stg17, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg18_rd56_res);
	hw_uint<16> stg18_rd57_res = stg18_rd57_select(stg17, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg18_rd57_res);
	hw_uint<16> stg18_rd58_res = stg18_rd58_select(stg17, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg18_rd58_res);
	hw_uint<16> stg18_rd59_res = stg18_rd59_select(stg17, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg18_rd59_res);
	hw_uint<16> stg18_rd60_res = stg18_rd60_select(stg17, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg18_rd60_res);
	hw_uint<16> stg18_rd61_res = stg18_rd61_select(stg17, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg18_rd61_res);
	hw_uint<16> stg18_rd62_res = stg18_rd62_select(stg17, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg18_rd62_res);
	hw_uint<16> stg18_rd63_res = stg18_rd63_select(stg17, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg18_rd63_res);
	hw_uint<16> stg18_rd64_res = stg18_rd64_select(stg17, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg18_rd64_res);
	hw_uint<16> stg18_rd65_res = stg18_rd65_select(stg17, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg18_rd65_res);
	hw_uint<16> stg18_rd66_res = stg18_rd66_select(stg17, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg18_rd66_res);
	hw_uint<16> stg18_rd67_res = stg18_rd67_select(stg17, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg18_rd67_res);
	hw_uint<16> stg18_rd68_res = stg18_rd68_select(stg17, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg18_rd68_res);
	hw_uint<16> stg18_rd69_res = stg18_rd69_select(stg17, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg18_rd69_res);
	hw_uint<16> stg18_rd70_res = stg18_rd70_select(stg17, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg18_rd70_res);
	hw_uint<16> stg18_rd71_res = stg18_rd71_select(stg17, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg18_rd71_res);
	hw_uint<16> stg18_rd72_res = stg18_rd72_select(stg17, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg18_rd72_res);
	hw_uint<16> stg18_rd73_res = stg18_rd73_select(stg17, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg18_rd73_res);
	hw_uint<16> stg18_rd74_res = stg18_rd74_select(stg17, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg18_rd74_res);
	hw_uint<16> stg18_rd75_res = stg18_rd75_select(stg17, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg18_rd75_res);
	hw_uint<16> stg18_rd76_res = stg18_rd76_select(stg17, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg18_rd76_res);
	hw_uint<16> stg18_rd77_res = stg18_rd77_select(stg17, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg18_rd77_res);
	hw_uint<16> stg18_rd78_res = stg18_rd78_select(stg17, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg18_rd78_res);
	hw_uint<16> stg18_rd79_res = stg18_rd79_select(stg17, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg18_rd79_res);
	hw_uint<16> stg18_rd80_res = stg18_rd80_select(stg17, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg18_rd80_res);
	hw_uint<16> stg18_rd81_res = stg18_rd81_select(stg17, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg18_rd81_res);
	hw_uint<16> stg18_rd82_res = stg18_rd82_select(stg17, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg18_rd82_res);
	hw_uint<16> stg18_rd83_res = stg18_rd83_select(stg17, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg18_rd83_res);
	hw_uint<16> stg18_rd84_res = stg18_rd84_select(stg17, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg18_rd84_res);
	hw_uint<16> stg18_rd85_res = stg18_rd85_select(stg17, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg18_rd85_res);
	hw_uint<16> stg18_rd86_res = stg18_rd86_select(stg17, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg18_rd86_res);
	hw_uint<16> stg18_rd87_res = stg18_rd87_select(stg17, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg18_rd87_res);
	hw_uint<16> stg18_rd88_res = stg18_rd88_select(stg17, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg18_rd88_res);
	hw_uint<16> stg18_rd89_res = stg18_rd89_select(stg17, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg18_rd89_res);
	hw_uint<16> stg18_rd90_res = stg18_rd90_select(stg17, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg18_rd90_res);
	hw_uint<16> stg18_rd91_res = stg18_rd91_select(stg17, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg18_rd91_res);
	hw_uint<16> stg18_rd92_res = stg18_rd92_select(stg17, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg18_rd92_res);
	hw_uint<16> stg18_rd93_res = stg18_rd93_select(stg17, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg18_rd93_res);
	hw_uint<16> stg18_rd94_res = stg18_rd94_select(stg17, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg18_rd94_res);
	hw_uint<16> stg18_rd95_res = stg18_rd95_select(stg17, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg18_rd95_res);
	hw_uint<16> stg18_rd96_res = stg18_rd96_select(stg17, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg18_rd96_res);
	hw_uint<16> stg18_rd97_res = stg18_rd97_select(stg17, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg18_rd97_res);
	hw_uint<16> stg18_rd98_res = stg18_rd98_select(stg17, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg18_rd98_res);
	hw_uint<16> stg18_rd99_res = stg18_rd99_select(stg17, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg18_rd99_res);
	hw_uint<16> stg18_rd100_res = stg18_rd100_select(stg17, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg18_rd100_res);
	hw_uint<16> stg18_rd101_res = stg18_rd101_select(stg17, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg18_rd101_res);
	hw_uint<16> stg18_rd102_res = stg18_rd102_select(stg17, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg18_rd102_res);
	hw_uint<16> stg18_rd103_res = stg18_rd103_select(stg17, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg18_rd103_res);
	hw_uint<16> stg18_rd104_res = stg18_rd104_select(stg17, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg18_rd104_res);
	hw_uint<16> stg18_rd105_res = stg18_rd105_select(stg17, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg18_rd105_res);
	hw_uint<16> stg18_rd106_res = stg18_rd106_select(stg17, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg18_rd106_res);
	hw_uint<16> stg18_rd107_res = stg18_rd107_select(stg17, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg18_rd107_res);
	hw_uint<16> stg18_rd108_res = stg18_rd108_select(stg17, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg18_rd108_res);
	hw_uint<16> stg18_rd109_res = stg18_rd109_select(stg17, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg18_rd109_res);
	hw_uint<16> stg18_rd110_res = stg18_rd110_select(stg17, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg18_rd110_res);
	hw_uint<16> stg18_rd111_res = stg18_rd111_select(stg17, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg18_rd111_res);
	hw_uint<16> stg18_rd112_res = stg18_rd112_select(stg17, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg18_rd112_res);
	hw_uint<16> stg18_rd113_res = stg18_rd113_select(stg17, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg18_rd113_res);
	hw_uint<16> stg18_rd114_res = stg18_rd114_select(stg17, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg18_rd114_res);
	hw_uint<16> stg18_rd115_res = stg18_rd115_select(stg17, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg18_rd115_res);
	hw_uint<16> stg18_rd116_res = stg18_rd116_select(stg17, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg18_rd116_res);
	hw_uint<16> stg18_rd117_res = stg18_rd117_select(stg17, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg18_rd117_res);
	hw_uint<16> stg18_rd118_res = stg18_rd118_select(stg17, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg18_rd118_res);
	hw_uint<16> stg18_rd119_res = stg18_rd119_select(stg17, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg18_rd119_res);
	hw_uint<16> stg18_rd120_res = stg18_rd120_select(stg17, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg18_rd120_res);
	hw_uint<16> stg18_rd121_res = stg18_rd121_select(stg17, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg18_rd121_res);
	hw_uint<16> stg18_rd122_res = stg18_rd122_select(stg17, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg18_rd122_res);
	hw_uint<16> stg18_rd123_res = stg18_rd123_select(stg17, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg18_rd123_res);
	hw_uint<16> stg18_rd124_res = stg18_rd124_select(stg17, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg18_rd124_res);
	hw_uint<16> stg18_rd125_res = stg18_rd125_select(stg17, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg18_rd125_res);
	hw_uint<16> stg18_rd126_res = stg18_rd126_select(stg17, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg18_rd126_res);
	hw_uint<16> stg18_rd127_res = stg18_rd127_select(stg17, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg18_rd127_res);
	return result;
}

struct stg18_stg18_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 64
	// # of read delays: 4
  // 0, 1, 62, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_61() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_62() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[1, 1889], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[10, 1898], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[11, 1899], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[12, 1900], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[13, 1901], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[14, 1902], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[15, 1903], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[16, 1904], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[17, 1905], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[18, 1906], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[19, 1907], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[2, 1890], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[20, 1908], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[21, 1909], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[22, 1910], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[23, 1911], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[24, 1912], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[25, 1913], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[26, 1914], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[27, 1915], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[28, 1916], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[29, 1917], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[3, 1891], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[30, 1918], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-1, 1919], [0, 1080]}
	// Capacity: 65
	// # of read delays: 4
  // 0, 1, 63, 64
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[4, 1892], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[5, 1893], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[6, 1894], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[7, 1895], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[8, 1896], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_stg18_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[9, 1897], [0, 1080]}
	// Capacity: 64
	// # of read delays: 3
  // 0, 1, 63
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg18_cache {
  // # of banks: 32
  stg18_stg18_update_0_write0_merged_banks_4_cache stg18_stg18_update_0_write0_merged_banks_4;
  stg18_stg18_update_0_write1_merged_banks_4_cache stg18_stg18_update_0_write1_merged_banks_4;
  stg18_stg18_update_0_write10_merged_banks_4_cache stg18_stg18_update_0_write10_merged_banks_4;
  stg18_stg18_update_0_write11_merged_banks_4_cache stg18_stg18_update_0_write11_merged_banks_4;
  stg18_stg18_update_0_write12_merged_banks_4_cache stg18_stg18_update_0_write12_merged_banks_4;
  stg18_stg18_update_0_write13_merged_banks_4_cache stg18_stg18_update_0_write13_merged_banks_4;
  stg18_stg18_update_0_write14_merged_banks_4_cache stg18_stg18_update_0_write14_merged_banks_4;
  stg18_stg18_update_0_write15_merged_banks_4_cache stg18_stg18_update_0_write15_merged_banks_4;
  stg18_stg18_update_0_write16_merged_banks_4_cache stg18_stg18_update_0_write16_merged_banks_4;
  stg18_stg18_update_0_write17_merged_banks_4_cache stg18_stg18_update_0_write17_merged_banks_4;
  stg18_stg18_update_0_write18_merged_banks_4_cache stg18_stg18_update_0_write18_merged_banks_4;
  stg18_stg18_update_0_write19_merged_banks_4_cache stg18_stg18_update_0_write19_merged_banks_4;
  stg18_stg18_update_0_write2_merged_banks_4_cache stg18_stg18_update_0_write2_merged_banks_4;
  stg18_stg18_update_0_write20_merged_banks_4_cache stg18_stg18_update_0_write20_merged_banks_4;
  stg18_stg18_update_0_write21_merged_banks_4_cache stg18_stg18_update_0_write21_merged_banks_4;
  stg18_stg18_update_0_write22_merged_banks_4_cache stg18_stg18_update_0_write22_merged_banks_4;
  stg18_stg18_update_0_write23_merged_banks_4_cache stg18_stg18_update_0_write23_merged_banks_4;
  stg18_stg18_update_0_write24_merged_banks_4_cache stg18_stg18_update_0_write24_merged_banks_4;
  stg18_stg18_update_0_write25_merged_banks_4_cache stg18_stg18_update_0_write25_merged_banks_4;
  stg18_stg18_update_0_write26_merged_banks_4_cache stg18_stg18_update_0_write26_merged_banks_4;
  stg18_stg18_update_0_write27_merged_banks_4_cache stg18_stg18_update_0_write27_merged_banks_4;
  stg18_stg18_update_0_write28_merged_banks_4_cache stg18_stg18_update_0_write28_merged_banks_4;
  stg18_stg18_update_0_write29_merged_banks_4_cache stg18_stg18_update_0_write29_merged_banks_4;
  stg18_stg18_update_0_write3_merged_banks_4_cache stg18_stg18_update_0_write3_merged_banks_4;
  stg18_stg18_update_0_write30_merged_banks_4_cache stg18_stg18_update_0_write30_merged_banks_4;
  stg18_stg18_update_0_write31_merged_banks_4_cache stg18_stg18_update_0_write31_merged_banks_4;
  stg18_stg18_update_0_write4_merged_banks_4_cache stg18_stg18_update_0_write4_merged_banks_4;
  stg18_stg18_update_0_write5_merged_banks_4_cache stg18_stg18_update_0_write5_merged_banks_4;
  stg18_stg18_update_0_write6_merged_banks_4_cache stg18_stg18_update_0_write6_merged_banks_4;
  stg18_stg18_update_0_write7_merged_banks_4_cache stg18_stg18_update_0_write7_merged_banks_4;
  stg18_stg18_update_0_write8_merged_banks_4_cache stg18_stg18_update_0_write8_merged_banks_4;
  stg18_stg18_update_0_write9_merged_banks_4_cache stg18_stg18_update_0_write9_merged_banks_4;
};



inline void stg18_stg18_update_0_write0_write(hw_uint<16>& stg18_stg18_update_0_write0, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write0_merged_banks_4.push(stg18_stg18_update_0_write0);
}

inline void stg18_stg18_update_0_write1_write(hw_uint<16>& stg18_stg18_update_0_write1, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write1_merged_banks_4.push(stg18_stg18_update_0_write1);
}

inline void stg18_stg18_update_0_write10_write(hw_uint<16>& stg18_stg18_update_0_write10, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write10_merged_banks_4.push(stg18_stg18_update_0_write10);
}

inline void stg18_stg18_update_0_write11_write(hw_uint<16>& stg18_stg18_update_0_write11, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write11_merged_banks_4.push(stg18_stg18_update_0_write11);
}

inline void stg18_stg18_update_0_write12_write(hw_uint<16>& stg18_stg18_update_0_write12, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write12_merged_banks_4.push(stg18_stg18_update_0_write12);
}

inline void stg18_stg18_update_0_write13_write(hw_uint<16>& stg18_stg18_update_0_write13, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write13_merged_banks_4.push(stg18_stg18_update_0_write13);
}

inline void stg18_stg18_update_0_write14_write(hw_uint<16>& stg18_stg18_update_0_write14, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write14_merged_banks_4.push(stg18_stg18_update_0_write14);
}

inline void stg18_stg18_update_0_write15_write(hw_uint<16>& stg18_stg18_update_0_write15, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write15_merged_banks_4.push(stg18_stg18_update_0_write15);
}

inline void stg18_stg18_update_0_write16_write(hw_uint<16>& stg18_stg18_update_0_write16, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write16_merged_banks_4.push(stg18_stg18_update_0_write16);
}

inline void stg18_stg18_update_0_write17_write(hw_uint<16>& stg18_stg18_update_0_write17, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write17_merged_banks_4.push(stg18_stg18_update_0_write17);
}

inline void stg18_stg18_update_0_write18_write(hw_uint<16>& stg18_stg18_update_0_write18, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write18_merged_banks_4.push(stg18_stg18_update_0_write18);
}

inline void stg18_stg18_update_0_write19_write(hw_uint<16>& stg18_stg18_update_0_write19, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write19_merged_banks_4.push(stg18_stg18_update_0_write19);
}

inline void stg18_stg18_update_0_write2_write(hw_uint<16>& stg18_stg18_update_0_write2, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write2_merged_banks_4.push(stg18_stg18_update_0_write2);
}

inline void stg18_stg18_update_0_write20_write(hw_uint<16>& stg18_stg18_update_0_write20, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write20_merged_banks_4.push(stg18_stg18_update_0_write20);
}

inline void stg18_stg18_update_0_write21_write(hw_uint<16>& stg18_stg18_update_0_write21, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write21_merged_banks_4.push(stg18_stg18_update_0_write21);
}

inline void stg18_stg18_update_0_write22_write(hw_uint<16>& stg18_stg18_update_0_write22, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write22_merged_banks_4.push(stg18_stg18_update_0_write22);
}

inline void stg18_stg18_update_0_write23_write(hw_uint<16>& stg18_stg18_update_0_write23, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write23_merged_banks_4.push(stg18_stg18_update_0_write23);
}

inline void stg18_stg18_update_0_write24_write(hw_uint<16>& stg18_stg18_update_0_write24, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write24_merged_banks_4.push(stg18_stg18_update_0_write24);
}

inline void stg18_stg18_update_0_write25_write(hw_uint<16>& stg18_stg18_update_0_write25, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write25_merged_banks_4.push(stg18_stg18_update_0_write25);
}

inline void stg18_stg18_update_0_write26_write(hw_uint<16>& stg18_stg18_update_0_write26, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write26_merged_banks_4.push(stg18_stg18_update_0_write26);
}

inline void stg18_stg18_update_0_write27_write(hw_uint<16>& stg18_stg18_update_0_write27, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write27_merged_banks_4.push(stg18_stg18_update_0_write27);
}

inline void stg18_stg18_update_0_write28_write(hw_uint<16>& stg18_stg18_update_0_write28, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write28_merged_banks_4.push(stg18_stg18_update_0_write28);
}

inline void stg18_stg18_update_0_write29_write(hw_uint<16>& stg18_stg18_update_0_write29, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write29_merged_banks_4.push(stg18_stg18_update_0_write29);
}

inline void stg18_stg18_update_0_write3_write(hw_uint<16>& stg18_stg18_update_0_write3, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write3_merged_banks_4.push(stg18_stg18_update_0_write3);
}

inline void stg18_stg18_update_0_write30_write(hw_uint<16>& stg18_stg18_update_0_write30, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write30_merged_banks_4.push(stg18_stg18_update_0_write30);
}

inline void stg18_stg18_update_0_write31_write(hw_uint<16>& stg18_stg18_update_0_write31, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write31_merged_banks_4.push(stg18_stg18_update_0_write31);
}

inline void stg18_stg18_update_0_write4_write(hw_uint<16>& stg18_stg18_update_0_write4, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write4_merged_banks_4.push(stg18_stg18_update_0_write4);
}

inline void stg18_stg18_update_0_write5_write(hw_uint<16>& stg18_stg18_update_0_write5, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write5_merged_banks_4.push(stg18_stg18_update_0_write5);
}

inline void stg18_stg18_update_0_write6_write(hw_uint<16>& stg18_stg18_update_0_write6, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write6_merged_banks_4.push(stg18_stg18_update_0_write6);
}

inline void stg18_stg18_update_0_write7_write(hw_uint<16>& stg18_stg18_update_0_write7, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write7_merged_banks_4.push(stg18_stg18_update_0_write7);
}

inline void stg18_stg18_update_0_write8_write(hw_uint<16>& stg18_stg18_update_0_write8, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write8_merged_banks_4.push(stg18_stg18_update_0_write8);
}

inline void stg18_stg18_update_0_write9_write(hw_uint<16>& stg18_stg18_update_0_write9, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  stg18.stg18_stg18_update_0_write9_merged_banks_4.push(stg18_stg18_update_0_write9);
}

inline hw_uint<16> stg19_rd0_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd0 read pattern: { stg19_update_0[d0, d1] -> stg18[-1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write31 = stg18.stg18_stg18_update_0_write31_merged_banks_4.peek_64();
  return value_stg18_stg18_update_0_write31;
  return 0;
}

inline hw_uint<16> stg19_rd1_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd1 read pattern: { stg19_update_0[d0, d1] -> stg18[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write0 = stg18.stg18_stg18_update_0_write0_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write0;
  return 0;
}

inline hw_uint<16> stg19_rd10_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd10 read pattern: { stg19_update_0[d0, d1] -> stg18[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write2 = stg18.stg18_stg18_update_0_write2_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write2;
  return 0;
}

inline hw_uint<16> stg19_rd100_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd100 read pattern: { stg19_update_0[d0, d1] -> stg18[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write24 = stg18.stg18_stg18_update_0_write24_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write24;
  return 0;
}

inline hw_uint<16> stg19_rd101_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd101 read pattern: { stg19_update_0[d0, d1] -> stg18[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write25 = stg18.stg18_stg18_update_0_write25_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write25;
  return 0;
}

inline hw_uint<16> stg19_rd102_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd102 read pattern: { stg19_update_0[d0, d1] -> stg18[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write25 = stg18.stg18_stg18_update_0_write25_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write25;
  return 0;
}

inline hw_uint<16> stg19_rd103_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd103 read pattern: { stg19_update_0[d0, d1] -> stg18[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write26 = stg18.stg18_stg18_update_0_write26_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write26;
  return 0;
}

inline hw_uint<16> stg19_rd104_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd104 read pattern: { stg19_update_0[d0, d1] -> stg18[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write25 = stg18.stg18_stg18_update_0_write25_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write25;
  return 0;
}

inline hw_uint<16> stg19_rd105_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd105 read pattern: { stg19_update_0[d0, d1] -> stg18[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write26 = stg18.stg18_stg18_update_0_write26_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write26;
  return 0;
}

inline hw_uint<16> stg19_rd106_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd106 read pattern: { stg19_update_0[d0, d1] -> stg18[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write26 = stg18.stg18_stg18_update_0_write26_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write26;
  return 0;
}

inline hw_uint<16> stg19_rd107_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd107 read pattern: { stg19_update_0[d0, d1] -> stg18[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write27 = stg18.stg18_stg18_update_0_write27_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write27;
  return 0;
}

inline hw_uint<16> stg19_rd108_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd108 read pattern: { stg19_update_0[d0, d1] -> stg18[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write26 = stg18.stg18_stg18_update_0_write26_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write26;
  return 0;
}

inline hw_uint<16> stg19_rd109_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd109 read pattern: { stg19_update_0[d0, d1] -> stg18[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write27 = stg18.stg18_stg18_update_0_write27_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write27;
  return 0;
}

inline hw_uint<16> stg19_rd11_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd11 read pattern: { stg19_update_0[d0, d1] -> stg18[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write3 = stg18.stg18_stg18_update_0_write3_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write3;
  return 0;
}

inline hw_uint<16> stg19_rd110_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd110 read pattern: { stg19_update_0[d0, d1] -> stg18[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write27 = stg18.stg18_stg18_update_0_write27_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write27;
  return 0;
}

inline hw_uint<16> stg19_rd111_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd111 read pattern: { stg19_update_0[d0, d1] -> stg18[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write28 = stg18.stg18_stg18_update_0_write28_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write28;
  return 0;
}

inline hw_uint<16> stg19_rd112_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd112 read pattern: { stg19_update_0[d0, d1] -> stg18[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write27 = stg18.stg18_stg18_update_0_write27_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write27;
  return 0;
}

inline hw_uint<16> stg19_rd113_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd113 read pattern: { stg19_update_0[d0, d1] -> stg18[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write28 = stg18.stg18_stg18_update_0_write28_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write28;
  return 0;
}

inline hw_uint<16> stg19_rd114_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd114 read pattern: { stg19_update_0[d0, d1] -> stg18[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write28 = stg18.stg18_stg18_update_0_write28_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write28;
  return 0;
}

inline hw_uint<16> stg19_rd115_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd115 read pattern: { stg19_update_0[d0, d1] -> stg18[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write29 = stg18.stg18_stg18_update_0_write29_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write29;
  return 0;
}

inline hw_uint<16> stg19_rd116_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd116 read pattern: { stg19_update_0[d0, d1] -> stg18[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write28 = stg18.stg18_stg18_update_0_write28_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write28;
  return 0;
}

inline hw_uint<16> stg19_rd117_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd117 read pattern: { stg19_update_0[d0, d1] -> stg18[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write29 = stg18.stg18_stg18_update_0_write29_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write29;
  return 0;
}

inline hw_uint<16> stg19_rd118_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd118 read pattern: { stg19_update_0[d0, d1] -> stg18[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write29 = stg18.stg18_stg18_update_0_write29_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write29;
  return 0;
}

inline hw_uint<16> stg19_rd119_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd119 read pattern: { stg19_update_0[d0, d1] -> stg18[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write30 = stg18.stg18_stg18_update_0_write30_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write30;
  return 0;
}

inline hw_uint<16> stg19_rd12_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd12 read pattern: { stg19_update_0[d0, d1] -> stg18[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write2 = stg18.stg18_stg18_update_0_write2_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write2;
  return 0;
}

inline hw_uint<16> stg19_rd120_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd120 read pattern: { stg19_update_0[d0, d1] -> stg18[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write29 = stg18.stg18_stg18_update_0_write29_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write29;
  return 0;
}

inline hw_uint<16> stg19_rd121_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd121 read pattern: { stg19_update_0[d0, d1] -> stg18[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write30 = stg18.stg18_stg18_update_0_write30_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write30;
  return 0;
}

inline hw_uint<16> stg19_rd122_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd122 read pattern: { stg19_update_0[d0, d1] -> stg18[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write30 = stg18.stg18_stg18_update_0_write30_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write30;
  return 0;
}

inline hw_uint<16> stg19_rd123_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd123 read pattern: { stg19_update_0[d0, d1] -> stg18[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write31 = stg18.stg18_stg18_update_0_write31_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write31;
  return 0;
}

inline hw_uint<16> stg19_rd124_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd124 read pattern: { stg19_update_0[d0, d1] -> stg18[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write30 = stg18.stg18_stg18_update_0_write30_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write30;
  return 0;
}

inline hw_uint<16> stg19_rd125_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd125 read pattern: { stg19_update_0[d0, d1] -> stg18[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write31 = stg18.stg18_stg18_update_0_write31_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write31;
  return 0;
}

inline hw_uint<16> stg19_rd126_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd126 read pattern: { stg19_update_0[d0, d1] -> stg18[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write31 = stg18.stg18_stg18_update_0_write31_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write31;
  return 0;
}

inline hw_uint<16> stg19_rd127_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd127 read pattern: { stg19_update_0[d0, d1] -> stg18[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write0 = stg18.stg18_stg18_update_0_write0_merged_banks_4.peek_62();
  return value_stg18_stg18_update_0_write0;
  return 0;
}

inline hw_uint<16> stg19_rd13_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd13 read pattern: { stg19_update_0[d0, d1] -> stg18[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write3 = stg18.stg18_stg18_update_0_write3_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write3;
  return 0;
}

inline hw_uint<16> stg19_rd14_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd14 read pattern: { stg19_update_0[d0, d1] -> stg18[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write3 = stg18.stg18_stg18_update_0_write3_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write3;
  return 0;
}

inline hw_uint<16> stg19_rd15_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd15 read pattern: { stg19_update_0[d0, d1] -> stg18[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write4 = stg18.stg18_stg18_update_0_write4_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write4;
  return 0;
}

inline hw_uint<16> stg19_rd16_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd16 read pattern: { stg19_update_0[d0, d1] -> stg18[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write3 = stg18.stg18_stg18_update_0_write3_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write3;
  return 0;
}

inline hw_uint<16> stg19_rd17_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd17 read pattern: { stg19_update_0[d0, d1] -> stg18[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write4 = stg18.stg18_stg18_update_0_write4_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write4;
  return 0;
}

inline hw_uint<16> stg19_rd18_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd18 read pattern: { stg19_update_0[d0, d1] -> stg18[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write4 = stg18.stg18_stg18_update_0_write4_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write4;
  return 0;
}

inline hw_uint<16> stg19_rd19_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd19 read pattern: { stg19_update_0[d0, d1] -> stg18[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write5 = stg18.stg18_stg18_update_0_write5_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write5;
  return 0;
}

inline hw_uint<16> stg19_rd2_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd2 read pattern: { stg19_update_0[d0, d1] -> stg18[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write0 = stg18.stg18_stg18_update_0_write0_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write0;
  return 0;
}

inline hw_uint<16> stg19_rd20_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd20 read pattern: { stg19_update_0[d0, d1] -> stg18[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write4 = stg18.stg18_stg18_update_0_write4_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write4;
  return 0;
}

inline hw_uint<16> stg19_rd21_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd21 read pattern: { stg19_update_0[d0, d1] -> stg18[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write5 = stg18.stg18_stg18_update_0_write5_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write5;
  return 0;
}

inline hw_uint<16> stg19_rd22_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd22 read pattern: { stg19_update_0[d0, d1] -> stg18[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write5 = stg18.stg18_stg18_update_0_write5_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write5;
  return 0;
}

inline hw_uint<16> stg19_rd23_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd23 read pattern: { stg19_update_0[d0, d1] -> stg18[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write6 = stg18.stg18_stg18_update_0_write6_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write6;
  return 0;
}

inline hw_uint<16> stg19_rd24_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd24 read pattern: { stg19_update_0[d0, d1] -> stg18[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write5 = stg18.stg18_stg18_update_0_write5_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write5;
  return 0;
}

inline hw_uint<16> stg19_rd25_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd25 read pattern: { stg19_update_0[d0, d1] -> stg18[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write6 = stg18.stg18_stg18_update_0_write6_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write6;
  return 0;
}

inline hw_uint<16> stg19_rd26_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd26 read pattern: { stg19_update_0[d0, d1] -> stg18[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write6 = stg18.stg18_stg18_update_0_write6_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write6;
  return 0;
}

inline hw_uint<16> stg19_rd27_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd27 read pattern: { stg19_update_0[d0, d1] -> stg18[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write7 = stg18.stg18_stg18_update_0_write7_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write7;
  return 0;
}

inline hw_uint<16> stg19_rd28_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd28 read pattern: { stg19_update_0[d0, d1] -> stg18[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write6 = stg18.stg18_stg18_update_0_write6_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write6;
  return 0;
}

inline hw_uint<16> stg19_rd29_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd29 read pattern: { stg19_update_0[d0, d1] -> stg18[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write7 = stg18.stg18_stg18_update_0_write7_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write7;
  return 0;
}

inline hw_uint<16> stg19_rd3_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd3 read pattern: { stg19_update_0[d0, d1] -> stg18[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write1 = stg18.stg18_stg18_update_0_write1_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write1;
  return 0;
}

inline hw_uint<16> stg19_rd30_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd30 read pattern: { stg19_update_0[d0, d1] -> stg18[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write7 = stg18.stg18_stg18_update_0_write7_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write7;
  return 0;
}

inline hw_uint<16> stg19_rd31_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd31 read pattern: { stg19_update_0[d0, d1] -> stg18[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write8 = stg18.stg18_stg18_update_0_write8_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write8;
  return 0;
}

inline hw_uint<16> stg19_rd32_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd32 read pattern: { stg19_update_0[d0, d1] -> stg18[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write7 = stg18.stg18_stg18_update_0_write7_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write7;
  return 0;
}

inline hw_uint<16> stg19_rd33_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd33 read pattern: { stg19_update_0[d0, d1] -> stg18[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write8 = stg18.stg18_stg18_update_0_write8_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write8;
  return 0;
}

inline hw_uint<16> stg19_rd34_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd34 read pattern: { stg19_update_0[d0, d1] -> stg18[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write8 = stg18.stg18_stg18_update_0_write8_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write8;
  return 0;
}

inline hw_uint<16> stg19_rd35_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd35 read pattern: { stg19_update_0[d0, d1] -> stg18[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write9 = stg18.stg18_stg18_update_0_write9_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write9;
  return 0;
}

inline hw_uint<16> stg19_rd36_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd36 read pattern: { stg19_update_0[d0, d1] -> stg18[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write8 = stg18.stg18_stg18_update_0_write8_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write8;
  return 0;
}

inline hw_uint<16> stg19_rd37_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd37 read pattern: { stg19_update_0[d0, d1] -> stg18[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write9 = stg18.stg18_stg18_update_0_write9_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write9;
  return 0;
}

inline hw_uint<16> stg19_rd38_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd38 read pattern: { stg19_update_0[d0, d1] -> stg18[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write9 = stg18.stg18_stg18_update_0_write9_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write9;
  return 0;
}

inline hw_uint<16> stg19_rd39_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd39 read pattern: { stg19_update_0[d0, d1] -> stg18[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write10 = stg18.stg18_stg18_update_0_write10_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write10;
  return 0;
}

inline hw_uint<16> stg19_rd4_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd4 read pattern: { stg19_update_0[d0, d1] -> stg18[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write0 = stg18.stg18_stg18_update_0_write0_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write0;
  return 0;
}

inline hw_uint<16> stg19_rd40_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd40 read pattern: { stg19_update_0[d0, d1] -> stg18[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write9 = stg18.stg18_stg18_update_0_write9_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write9;
  return 0;
}

inline hw_uint<16> stg19_rd41_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd41 read pattern: { stg19_update_0[d0, d1] -> stg18[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write10 = stg18.stg18_stg18_update_0_write10_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write10;
  return 0;
}

inline hw_uint<16> stg19_rd42_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd42 read pattern: { stg19_update_0[d0, d1] -> stg18[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write10 = stg18.stg18_stg18_update_0_write10_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write10;
  return 0;
}

inline hw_uint<16> stg19_rd43_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd43 read pattern: { stg19_update_0[d0, d1] -> stg18[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write11 = stg18.stg18_stg18_update_0_write11_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write11;
  return 0;
}

inline hw_uint<16> stg19_rd44_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd44 read pattern: { stg19_update_0[d0, d1] -> stg18[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write10 = stg18.stg18_stg18_update_0_write10_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write10;
  return 0;
}

inline hw_uint<16> stg19_rd45_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd45 read pattern: { stg19_update_0[d0, d1] -> stg18[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write11 = stg18.stg18_stg18_update_0_write11_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write11;
  return 0;
}

inline hw_uint<16> stg19_rd46_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd46 read pattern: { stg19_update_0[d0, d1] -> stg18[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write11 = stg18.stg18_stg18_update_0_write11_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write11;
  return 0;
}

inline hw_uint<16> stg19_rd47_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd47 read pattern: { stg19_update_0[d0, d1] -> stg18[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write12 = stg18.stg18_stg18_update_0_write12_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write12;
  return 0;
}

inline hw_uint<16> stg19_rd48_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd48 read pattern: { stg19_update_0[d0, d1] -> stg18[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write11 = stg18.stg18_stg18_update_0_write11_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write11;
  return 0;
}

inline hw_uint<16> stg19_rd49_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd49 read pattern: { stg19_update_0[d0, d1] -> stg18[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write12 = stg18.stg18_stg18_update_0_write12_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write12;
  return 0;
}

inline hw_uint<16> stg19_rd5_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd5 read pattern: { stg19_update_0[d0, d1] -> stg18[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write1 = stg18.stg18_stg18_update_0_write1_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write1;
  return 0;
}

inline hw_uint<16> stg19_rd50_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd50 read pattern: { stg19_update_0[d0, d1] -> stg18[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write12 = stg18.stg18_stg18_update_0_write12_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write12;
  return 0;
}

inline hw_uint<16> stg19_rd51_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd51 read pattern: { stg19_update_0[d0, d1] -> stg18[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write13 = stg18.stg18_stg18_update_0_write13_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write13;
  return 0;
}

inline hw_uint<16> stg19_rd52_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd52 read pattern: { stg19_update_0[d0, d1] -> stg18[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write12 = stg18.stg18_stg18_update_0_write12_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write12;
  return 0;
}

inline hw_uint<16> stg19_rd53_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd53 read pattern: { stg19_update_0[d0, d1] -> stg18[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write13 = stg18.stg18_stg18_update_0_write13_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write13;
  return 0;
}

inline hw_uint<16> stg19_rd54_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd54 read pattern: { stg19_update_0[d0, d1] -> stg18[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write13 = stg18.stg18_stg18_update_0_write13_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write13;
  return 0;
}

inline hw_uint<16> stg19_rd55_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd55 read pattern: { stg19_update_0[d0, d1] -> stg18[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write14 = stg18.stg18_stg18_update_0_write14_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write14;
  return 0;
}

inline hw_uint<16> stg19_rd56_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd56 read pattern: { stg19_update_0[d0, d1] -> stg18[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write13 = stg18.stg18_stg18_update_0_write13_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write13;
  return 0;
}

inline hw_uint<16> stg19_rd57_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd57 read pattern: { stg19_update_0[d0, d1] -> stg18[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write14 = stg18.stg18_stg18_update_0_write14_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write14;
  return 0;
}

inline hw_uint<16> stg19_rd58_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd58 read pattern: { stg19_update_0[d0, d1] -> stg18[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write14 = stg18.stg18_stg18_update_0_write14_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write14;
  return 0;
}

inline hw_uint<16> stg19_rd59_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd59 read pattern: { stg19_update_0[d0, d1] -> stg18[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write15 = stg18.stg18_stg18_update_0_write15_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write15;
  return 0;
}

inline hw_uint<16> stg19_rd6_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd6 read pattern: { stg19_update_0[d0, d1] -> stg18[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write1 = stg18.stg18_stg18_update_0_write1_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write1;
  return 0;
}

inline hw_uint<16> stg19_rd60_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd60 read pattern: { stg19_update_0[d0, d1] -> stg18[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write14 = stg18.stg18_stg18_update_0_write14_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write14;
  return 0;
}

inline hw_uint<16> stg19_rd61_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd61 read pattern: { stg19_update_0[d0, d1] -> stg18[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write15 = stg18.stg18_stg18_update_0_write15_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write15;
  return 0;
}

inline hw_uint<16> stg19_rd62_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd62 read pattern: { stg19_update_0[d0, d1] -> stg18[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write15 = stg18.stg18_stg18_update_0_write15_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write15;
  return 0;
}

inline hw_uint<16> stg19_rd63_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd63 read pattern: { stg19_update_0[d0, d1] -> stg18[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write16 = stg18.stg18_stg18_update_0_write16_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write16;
  return 0;
}

inline hw_uint<16> stg19_rd64_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd64 read pattern: { stg19_update_0[d0, d1] -> stg18[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write15 = stg18.stg18_stg18_update_0_write15_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write15;
  return 0;
}

inline hw_uint<16> stg19_rd65_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd65 read pattern: { stg19_update_0[d0, d1] -> stg18[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write16 = stg18.stg18_stg18_update_0_write16_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write16;
  return 0;
}

inline hw_uint<16> stg19_rd66_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd66 read pattern: { stg19_update_0[d0, d1] -> stg18[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write16 = stg18.stg18_stg18_update_0_write16_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write16;
  return 0;
}

inline hw_uint<16> stg19_rd67_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd67 read pattern: { stg19_update_0[d0, d1] -> stg18[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write17 = stg18.stg18_stg18_update_0_write17_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write17;
  return 0;
}

inline hw_uint<16> stg19_rd68_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd68 read pattern: { stg19_update_0[d0, d1] -> stg18[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write16 = stg18.stg18_stg18_update_0_write16_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write16;
  return 0;
}

inline hw_uint<16> stg19_rd69_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd69 read pattern: { stg19_update_0[d0, d1] -> stg18[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write17 = stg18.stg18_stg18_update_0_write17_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write17;
  return 0;
}

inline hw_uint<16> stg19_rd7_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd7 read pattern: { stg19_update_0[d0, d1] -> stg18[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write2 = stg18.stg18_stg18_update_0_write2_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write2;
  return 0;
}

inline hw_uint<16> stg19_rd70_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd70 read pattern: { stg19_update_0[d0, d1] -> stg18[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write17 = stg18.stg18_stg18_update_0_write17_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write17;
  return 0;
}

inline hw_uint<16> stg19_rd71_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd71 read pattern: { stg19_update_0[d0, d1] -> stg18[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write18 = stg18.stg18_stg18_update_0_write18_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write18;
  return 0;
}

inline hw_uint<16> stg19_rd72_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd72 read pattern: { stg19_update_0[d0, d1] -> stg18[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write17 = stg18.stg18_stg18_update_0_write17_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write17;
  return 0;
}

inline hw_uint<16> stg19_rd73_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd73 read pattern: { stg19_update_0[d0, d1] -> stg18[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write18 = stg18.stg18_stg18_update_0_write18_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write18;
  return 0;
}

inline hw_uint<16> stg19_rd74_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd74 read pattern: { stg19_update_0[d0, d1] -> stg18[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write18 = stg18.stg18_stg18_update_0_write18_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write18;
  return 0;
}

inline hw_uint<16> stg19_rd75_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd75 read pattern: { stg19_update_0[d0, d1] -> stg18[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write19 = stg18.stg18_stg18_update_0_write19_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write19;
  return 0;
}

inline hw_uint<16> stg19_rd76_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd76 read pattern: { stg19_update_0[d0, d1] -> stg18[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write18 = stg18.stg18_stg18_update_0_write18_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write18;
  return 0;
}

inline hw_uint<16> stg19_rd77_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd77 read pattern: { stg19_update_0[d0, d1] -> stg18[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write19 = stg18.stg18_stg18_update_0_write19_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write19;
  return 0;
}

inline hw_uint<16> stg19_rd78_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd78 read pattern: { stg19_update_0[d0, d1] -> stg18[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write19 = stg18.stg18_stg18_update_0_write19_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write19;
  return 0;
}

inline hw_uint<16> stg19_rd79_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd79 read pattern: { stg19_update_0[d0, d1] -> stg18[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write20 = stg18.stg18_stg18_update_0_write20_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write20;
  return 0;
}

inline hw_uint<16> stg19_rd8_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd8 read pattern: { stg19_update_0[d0, d1] -> stg18[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write1 = stg18.stg18_stg18_update_0_write1_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write1;
  return 0;
}

inline hw_uint<16> stg19_rd80_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd80 read pattern: { stg19_update_0[d0, d1] -> stg18[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write19 = stg18.stg18_stg18_update_0_write19_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write19;
  return 0;
}

inline hw_uint<16> stg19_rd81_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd81 read pattern: { stg19_update_0[d0, d1] -> stg18[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write20 = stg18.stg18_stg18_update_0_write20_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write20;
  return 0;
}

inline hw_uint<16> stg19_rd82_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd82 read pattern: { stg19_update_0[d0, d1] -> stg18[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write20 = stg18.stg18_stg18_update_0_write20_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write20;
  return 0;
}

inline hw_uint<16> stg19_rd83_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd83 read pattern: { stg19_update_0[d0, d1] -> stg18[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write21 = stg18.stg18_stg18_update_0_write21_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write21;
  return 0;
}

inline hw_uint<16> stg19_rd84_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd84 read pattern: { stg19_update_0[d0, d1] -> stg18[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write20 = stg18.stg18_stg18_update_0_write20_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write20;
  return 0;
}

inline hw_uint<16> stg19_rd85_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd85 read pattern: { stg19_update_0[d0, d1] -> stg18[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write21 = stg18.stg18_stg18_update_0_write21_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write21;
  return 0;
}

inline hw_uint<16> stg19_rd86_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd86 read pattern: { stg19_update_0[d0, d1] -> stg18[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write21 = stg18.stg18_stg18_update_0_write21_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write21;
  return 0;
}

inline hw_uint<16> stg19_rd87_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd87 read pattern: { stg19_update_0[d0, d1] -> stg18[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write22 = stg18.stg18_stg18_update_0_write22_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write22;
  return 0;
}

inline hw_uint<16> stg19_rd88_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd88 read pattern: { stg19_update_0[d0, d1] -> stg18[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write21 = stg18.stg18_stg18_update_0_write21_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write21;
  return 0;
}

inline hw_uint<16> stg19_rd89_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd89 read pattern: { stg19_update_0[d0, d1] -> stg18[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write22 = stg18.stg18_stg18_update_0_write22_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write22;
  return 0;
}

inline hw_uint<16> stg19_rd9_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd9 read pattern: { stg19_update_0[d0, d1] -> stg18[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write2 = stg18.stg18_stg18_update_0_write2_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write2;
  return 0;
}

inline hw_uint<16> stg19_rd90_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd90 read pattern: { stg19_update_0[d0, d1] -> stg18[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write22 = stg18.stg18_stg18_update_0_write22_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write22;
  return 0;
}

inline hw_uint<16> stg19_rd91_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd91 read pattern: { stg19_update_0[d0, d1] -> stg18[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write23 = stg18.stg18_stg18_update_0_write23_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write23;
  return 0;
}

inline hw_uint<16> stg19_rd92_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd92 read pattern: { stg19_update_0[d0, d1] -> stg18[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write22 = stg18.stg18_stg18_update_0_write22_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write22;
  return 0;
}

inline hw_uint<16> stg19_rd93_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd93 read pattern: { stg19_update_0[d0, d1] -> stg18[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write23 = stg18.stg18_stg18_update_0_write23_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write23;
  return 0;
}

inline hw_uint<16> stg19_rd94_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd94 read pattern: { stg19_update_0[d0, d1] -> stg18[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write23 = stg18.stg18_stg18_update_0_write23_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write23;
  return 0;
}

inline hw_uint<16> stg19_rd95_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd95 read pattern: { stg19_update_0[d0, d1] -> stg18[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write24 = stg18.stg18_stg18_update_0_write24_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write24;
  return 0;
}

inline hw_uint<16> stg19_rd96_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd96 read pattern: { stg19_update_0[d0, d1] -> stg18[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write23 = stg18.stg18_stg18_update_0_write23_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write23;
  return 0;
}

inline hw_uint<16> stg19_rd97_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd97 read pattern: { stg19_update_0[d0, d1] -> stg18[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write24 = stg18.stg18_stg18_update_0_write24_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write24;
  return 0;
}

inline hw_uint<16> stg19_rd98_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd98 read pattern: { stg19_update_0[d0, d1] -> stg18[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write24 = stg18.stg18_stg18_update_0_write24_merged_banks_4.peek_1();
  return value_stg18_stg18_update_0_write24;
  return 0;
}

inline hw_uint<16> stg19_rd99_select(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg19_rd99 read pattern: { stg19_update_0[d0, d1] -> stg18[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
  auto value_stg18_stg18_update_0_write25 = stg18.stg18_stg18_update_0_write25_merged_banks_4.peek_63();
  return value_stg18_stg18_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg18_update_0_write
//	stg18_stg18_update_0_write0
//	stg18_stg18_update_0_write1
//	stg18_stg18_update_0_write2
//	stg18_stg18_update_0_write3
//	stg18_stg18_update_0_write4
//	stg18_stg18_update_0_write5
//	stg18_stg18_update_0_write6
//	stg18_stg18_update_0_write7
//	stg18_stg18_update_0_write8
//	stg18_stg18_update_0_write9
//	stg18_stg18_update_0_write10
//	stg18_stg18_update_0_write11
//	stg18_stg18_update_0_write12
//	stg18_stg18_update_0_write13
//	stg18_stg18_update_0_write14
//	stg18_stg18_update_0_write15
//	stg18_stg18_update_0_write16
//	stg18_stg18_update_0_write17
//	stg18_stg18_update_0_write18
//	stg18_stg18_update_0_write19
//	stg18_stg18_update_0_write20
//	stg18_stg18_update_0_write21
//	stg18_stg18_update_0_write22
//	stg18_stg18_update_0_write23
//	stg18_stg18_update_0_write24
//	stg18_stg18_update_0_write25
//	stg18_stg18_update_0_write26
//	stg18_stg18_update_0_write27
//	stg18_stg18_update_0_write28
//	stg18_stg18_update_0_write29
//	stg18_stg18_update_0_write30
//	stg18_stg18_update_0_write31
inline void stg18_stg18_update_0_write_bundle_write(hw_uint<512>& stg18_update_0_write, stg18_cache& stg18, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg18_stg18_update_0_write0_res = stg18_update_0_write.extract<0, 15>();
	stg18_stg18_update_0_write0_write(stg18_stg18_update_0_write0_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write1_res = stg18_update_0_write.extract<16, 31>();
	stg18_stg18_update_0_write1_write(stg18_stg18_update_0_write1_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write2_res = stg18_update_0_write.extract<32, 47>();
	stg18_stg18_update_0_write2_write(stg18_stg18_update_0_write2_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write3_res = stg18_update_0_write.extract<48, 63>();
	stg18_stg18_update_0_write3_write(stg18_stg18_update_0_write3_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write4_res = stg18_update_0_write.extract<64, 79>();
	stg18_stg18_update_0_write4_write(stg18_stg18_update_0_write4_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write5_res = stg18_update_0_write.extract<80, 95>();
	stg18_stg18_update_0_write5_write(stg18_stg18_update_0_write5_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write6_res = stg18_update_0_write.extract<96, 111>();
	stg18_stg18_update_0_write6_write(stg18_stg18_update_0_write6_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write7_res = stg18_update_0_write.extract<112, 127>();
	stg18_stg18_update_0_write7_write(stg18_stg18_update_0_write7_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write8_res = stg18_update_0_write.extract<128, 143>();
	stg18_stg18_update_0_write8_write(stg18_stg18_update_0_write8_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write9_res = stg18_update_0_write.extract<144, 159>();
	stg18_stg18_update_0_write9_write(stg18_stg18_update_0_write9_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write10_res = stg18_update_0_write.extract<160, 175>();
	stg18_stg18_update_0_write10_write(stg18_stg18_update_0_write10_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write11_res = stg18_update_0_write.extract<176, 191>();
	stg18_stg18_update_0_write11_write(stg18_stg18_update_0_write11_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write12_res = stg18_update_0_write.extract<192, 207>();
	stg18_stg18_update_0_write12_write(stg18_stg18_update_0_write12_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write13_res = stg18_update_0_write.extract<208, 223>();
	stg18_stg18_update_0_write13_write(stg18_stg18_update_0_write13_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write14_res = stg18_update_0_write.extract<224, 239>();
	stg18_stg18_update_0_write14_write(stg18_stg18_update_0_write14_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write15_res = stg18_update_0_write.extract<240, 255>();
	stg18_stg18_update_0_write15_write(stg18_stg18_update_0_write15_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write16_res = stg18_update_0_write.extract<256, 271>();
	stg18_stg18_update_0_write16_write(stg18_stg18_update_0_write16_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write17_res = stg18_update_0_write.extract<272, 287>();
	stg18_stg18_update_0_write17_write(stg18_stg18_update_0_write17_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write18_res = stg18_update_0_write.extract<288, 303>();
	stg18_stg18_update_0_write18_write(stg18_stg18_update_0_write18_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write19_res = stg18_update_0_write.extract<304, 319>();
	stg18_stg18_update_0_write19_write(stg18_stg18_update_0_write19_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write20_res = stg18_update_0_write.extract<320, 335>();
	stg18_stg18_update_0_write20_write(stg18_stg18_update_0_write20_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write21_res = stg18_update_0_write.extract<336, 351>();
	stg18_stg18_update_0_write21_write(stg18_stg18_update_0_write21_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write22_res = stg18_update_0_write.extract<352, 367>();
	stg18_stg18_update_0_write22_write(stg18_stg18_update_0_write22_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write23_res = stg18_update_0_write.extract<368, 383>();
	stg18_stg18_update_0_write23_write(stg18_stg18_update_0_write23_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write24_res = stg18_update_0_write.extract<384, 399>();
	stg18_stg18_update_0_write24_write(stg18_stg18_update_0_write24_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write25_res = stg18_update_0_write.extract<400, 415>();
	stg18_stg18_update_0_write25_write(stg18_stg18_update_0_write25_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write26_res = stg18_update_0_write.extract<416, 431>();
	stg18_stg18_update_0_write26_write(stg18_stg18_update_0_write26_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write27_res = stg18_update_0_write.extract<432, 447>();
	stg18_stg18_update_0_write27_write(stg18_stg18_update_0_write27_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write28_res = stg18_update_0_write.extract<448, 463>();
	stg18_stg18_update_0_write28_write(stg18_stg18_update_0_write28_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write29_res = stg18_update_0_write.extract<464, 479>();
	stg18_stg18_update_0_write29_write(stg18_stg18_update_0_write29_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write30_res = stg18_update_0_write.extract<480, 495>();
	stg18_stg18_update_0_write30_write(stg18_stg18_update_0_write30_res, stg18, d0, d1, dynamic_address);
	hw_uint<16> stg18_stg18_update_0_write31_res = stg18_update_0_write.extract<496, 511>();
	stg18_stg18_update_0_write31_write(stg18_stg18_update_0_write31_res, stg18, d0, d1, dynamic_address);
}

// stg19_update_0_read
//	stg19_rd0
//	stg19_rd1
//	stg19_rd2
//	stg19_rd3
//	stg19_rd4
//	stg19_rd5
//	stg19_rd6
//	stg19_rd7
//	stg19_rd8
//	stg19_rd9
//	stg19_rd10
//	stg19_rd11
//	stg19_rd12
//	stg19_rd13
//	stg19_rd14
//	stg19_rd15
//	stg19_rd16
//	stg19_rd17
//	stg19_rd18
//	stg19_rd19
//	stg19_rd20
//	stg19_rd21
//	stg19_rd22
//	stg19_rd23
//	stg19_rd24
//	stg19_rd25
//	stg19_rd26
//	stg19_rd27
//	stg19_rd28
//	stg19_rd29
//	stg19_rd30
//	stg19_rd31
//	stg19_rd32
//	stg19_rd33
//	stg19_rd34
//	stg19_rd35
//	stg19_rd36
//	stg19_rd37
//	stg19_rd38
//	stg19_rd39
//	stg19_rd40
//	stg19_rd41
//	stg19_rd42
//	stg19_rd43
//	stg19_rd44
//	stg19_rd45
//	stg19_rd46
//	stg19_rd47
//	stg19_rd48
//	stg19_rd49
//	stg19_rd50
//	stg19_rd51
//	stg19_rd52
//	stg19_rd53
//	stg19_rd54
//	stg19_rd55
//	stg19_rd56
//	stg19_rd57
//	stg19_rd58
//	stg19_rd59
//	stg19_rd60
//	stg19_rd61
//	stg19_rd62
//	stg19_rd63
//	stg19_rd64
//	stg19_rd65
//	stg19_rd66
//	stg19_rd67
//	stg19_rd68
//	stg19_rd69
//	stg19_rd70
//	stg19_rd71
//	stg19_rd72
//	stg19_rd73
//	stg19_rd74
//	stg19_rd75
//	stg19_rd76
//	stg19_rd77
//	stg19_rd78
//	stg19_rd79
//	stg19_rd80
//	stg19_rd81
//	stg19_rd82
//	stg19_rd83
//	stg19_rd84
//	stg19_rd85
//	stg19_rd86
//	stg19_rd87
//	stg19_rd88
//	stg19_rd89
//	stg19_rd90
//	stg19_rd91
//	stg19_rd92
//	stg19_rd93
//	stg19_rd94
//	stg19_rd95
//	stg19_rd96
//	stg19_rd97
//	stg19_rd98
//	stg19_rd99
//	stg19_rd100
//	stg19_rd101
//	stg19_rd102
//	stg19_rd103
//	stg19_rd104
//	stg19_rd105
//	stg19_rd106
//	stg19_rd107
//	stg19_rd108
//	stg19_rd109
//	stg19_rd110
//	stg19_rd111
//	stg19_rd112
//	stg19_rd113
//	stg19_rd114
//	stg19_rd115
//	stg19_rd116
//	stg19_rd117
//	stg19_rd118
//	stg19_rd119
//	stg19_rd120
//	stg19_rd121
//	stg19_rd122
//	stg19_rd123
//	stg19_rd124
//	stg19_rd125
//	stg19_rd126
//	stg19_rd127
inline hw_uint<2048> stg18_stg19_update_0_read_bundle_read(stg18_cache& stg18, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg19_rd0
    // stg19_rd1
    // stg19_rd2
    // stg19_rd3
    // stg19_rd4
    // stg19_rd5
    // stg19_rd6
    // stg19_rd7
    // stg19_rd8
    // stg19_rd9
    // stg19_rd10
    // stg19_rd11
    // stg19_rd12
    // stg19_rd13
    // stg19_rd14
    // stg19_rd15
    // stg19_rd16
    // stg19_rd17
    // stg19_rd18
    // stg19_rd19
    // stg19_rd20
    // stg19_rd21
    // stg19_rd22
    // stg19_rd23
    // stg19_rd24
    // stg19_rd25
    // stg19_rd26
    // stg19_rd27
    // stg19_rd28
    // stg19_rd29
    // stg19_rd30
    // stg19_rd31
    // stg19_rd32
    // stg19_rd33
    // stg19_rd34
    // stg19_rd35
    // stg19_rd36
    // stg19_rd37
    // stg19_rd38
    // stg19_rd39
    // stg19_rd40
    // stg19_rd41
    // stg19_rd42
    // stg19_rd43
    // stg19_rd44
    // stg19_rd45
    // stg19_rd46
    // stg19_rd47
    // stg19_rd48
    // stg19_rd49
    // stg19_rd50
    // stg19_rd51
    // stg19_rd52
    // stg19_rd53
    // stg19_rd54
    // stg19_rd55
    // stg19_rd56
    // stg19_rd57
    // stg19_rd58
    // stg19_rd59
    // stg19_rd60
    // stg19_rd61
    // stg19_rd62
    // stg19_rd63
    // stg19_rd64
    // stg19_rd65
    // stg19_rd66
    // stg19_rd67
    // stg19_rd68
    // stg19_rd69
    // stg19_rd70
    // stg19_rd71
    // stg19_rd72
    // stg19_rd73
    // stg19_rd74
    // stg19_rd75
    // stg19_rd76
    // stg19_rd77
    // stg19_rd78
    // stg19_rd79
    // stg19_rd80
    // stg19_rd81
    // stg19_rd82
    // stg19_rd83
    // stg19_rd84
    // stg19_rd85
    // stg19_rd86
    // stg19_rd87
    // stg19_rd88
    // stg19_rd89
    // stg19_rd90
    // stg19_rd91
    // stg19_rd92
    // stg19_rd93
    // stg19_rd94
    // stg19_rd95
    // stg19_rd96
    // stg19_rd97
    // stg19_rd98
    // stg19_rd99
    // stg19_rd100
    // stg19_rd101
    // stg19_rd102
    // stg19_rd103
    // stg19_rd104
    // stg19_rd105
    // stg19_rd106
    // stg19_rd107
    // stg19_rd108
    // stg19_rd109
    // stg19_rd110
    // stg19_rd111
    // stg19_rd112
    // stg19_rd113
    // stg19_rd114
    // stg19_rd115
    // stg19_rd116
    // stg19_rd117
    // stg19_rd118
    // stg19_rd119
    // stg19_rd120
    // stg19_rd121
    // stg19_rd122
    // stg19_rd123
    // stg19_rd124
    // stg19_rd125
    // stg19_rd126
    // stg19_rd127

	hw_uint<2048> result;
	hw_uint<16> stg19_rd0_res = stg19_rd0_select(stg18, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg19_rd0_res);
	hw_uint<16> stg19_rd1_res = stg19_rd1_select(stg18, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg19_rd1_res);
	hw_uint<16> stg19_rd2_res = stg19_rd2_select(stg18, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg19_rd2_res);
	hw_uint<16> stg19_rd3_res = stg19_rd3_select(stg18, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg19_rd3_res);
	hw_uint<16> stg19_rd4_res = stg19_rd4_select(stg18, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg19_rd4_res);
	hw_uint<16> stg19_rd5_res = stg19_rd5_select(stg18, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg19_rd5_res);
	hw_uint<16> stg19_rd6_res = stg19_rd6_select(stg18, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg19_rd6_res);
	hw_uint<16> stg19_rd7_res = stg19_rd7_select(stg18, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg19_rd7_res);
	hw_uint<16> stg19_rd8_res = stg19_rd8_select(stg18, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg19_rd8_res);
	hw_uint<16> stg19_rd9_res = stg19_rd9_select(stg18, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg19_rd9_res);
	hw_uint<16> stg19_rd10_res = stg19_rd10_select(stg18, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg19_rd10_res);
	hw_uint<16> stg19_rd11_res = stg19_rd11_select(stg18, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg19_rd11_res);
	hw_uint<16> stg19_rd12_res = stg19_rd12_select(stg18, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg19_rd12_res);
	hw_uint<16> stg19_rd13_res = stg19_rd13_select(stg18, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg19_rd13_res);
	hw_uint<16> stg19_rd14_res = stg19_rd14_select(stg18, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg19_rd14_res);
	hw_uint<16> stg19_rd15_res = stg19_rd15_select(stg18, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg19_rd15_res);
	hw_uint<16> stg19_rd16_res = stg19_rd16_select(stg18, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg19_rd16_res);
	hw_uint<16> stg19_rd17_res = stg19_rd17_select(stg18, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg19_rd17_res);
	hw_uint<16> stg19_rd18_res = stg19_rd18_select(stg18, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg19_rd18_res);
	hw_uint<16> stg19_rd19_res = stg19_rd19_select(stg18, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg19_rd19_res);
	hw_uint<16> stg19_rd20_res = stg19_rd20_select(stg18, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg19_rd20_res);
	hw_uint<16> stg19_rd21_res = stg19_rd21_select(stg18, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg19_rd21_res);
	hw_uint<16> stg19_rd22_res = stg19_rd22_select(stg18, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg19_rd22_res);
	hw_uint<16> stg19_rd23_res = stg19_rd23_select(stg18, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg19_rd23_res);
	hw_uint<16> stg19_rd24_res = stg19_rd24_select(stg18, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg19_rd24_res);
	hw_uint<16> stg19_rd25_res = stg19_rd25_select(stg18, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg19_rd25_res);
	hw_uint<16> stg19_rd26_res = stg19_rd26_select(stg18, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg19_rd26_res);
	hw_uint<16> stg19_rd27_res = stg19_rd27_select(stg18, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg19_rd27_res);
	hw_uint<16> stg19_rd28_res = stg19_rd28_select(stg18, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg19_rd28_res);
	hw_uint<16> stg19_rd29_res = stg19_rd29_select(stg18, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg19_rd29_res);
	hw_uint<16> stg19_rd30_res = stg19_rd30_select(stg18, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg19_rd30_res);
	hw_uint<16> stg19_rd31_res = stg19_rd31_select(stg18, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg19_rd31_res);
	hw_uint<16> stg19_rd32_res = stg19_rd32_select(stg18, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg19_rd32_res);
	hw_uint<16> stg19_rd33_res = stg19_rd33_select(stg18, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg19_rd33_res);
	hw_uint<16> stg19_rd34_res = stg19_rd34_select(stg18, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg19_rd34_res);
	hw_uint<16> stg19_rd35_res = stg19_rd35_select(stg18, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg19_rd35_res);
	hw_uint<16> stg19_rd36_res = stg19_rd36_select(stg18, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg19_rd36_res);
	hw_uint<16> stg19_rd37_res = stg19_rd37_select(stg18, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg19_rd37_res);
	hw_uint<16> stg19_rd38_res = stg19_rd38_select(stg18, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg19_rd38_res);
	hw_uint<16> stg19_rd39_res = stg19_rd39_select(stg18, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg19_rd39_res);
	hw_uint<16> stg19_rd40_res = stg19_rd40_select(stg18, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg19_rd40_res);
	hw_uint<16> stg19_rd41_res = stg19_rd41_select(stg18, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg19_rd41_res);
	hw_uint<16> stg19_rd42_res = stg19_rd42_select(stg18, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg19_rd42_res);
	hw_uint<16> stg19_rd43_res = stg19_rd43_select(stg18, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg19_rd43_res);
	hw_uint<16> stg19_rd44_res = stg19_rd44_select(stg18, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg19_rd44_res);
	hw_uint<16> stg19_rd45_res = stg19_rd45_select(stg18, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg19_rd45_res);
	hw_uint<16> stg19_rd46_res = stg19_rd46_select(stg18, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg19_rd46_res);
	hw_uint<16> stg19_rd47_res = stg19_rd47_select(stg18, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg19_rd47_res);
	hw_uint<16> stg19_rd48_res = stg19_rd48_select(stg18, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg19_rd48_res);
	hw_uint<16> stg19_rd49_res = stg19_rd49_select(stg18, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg19_rd49_res);
	hw_uint<16> stg19_rd50_res = stg19_rd50_select(stg18, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg19_rd50_res);
	hw_uint<16> stg19_rd51_res = stg19_rd51_select(stg18, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg19_rd51_res);
	hw_uint<16> stg19_rd52_res = stg19_rd52_select(stg18, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg19_rd52_res);
	hw_uint<16> stg19_rd53_res = stg19_rd53_select(stg18, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg19_rd53_res);
	hw_uint<16> stg19_rd54_res = stg19_rd54_select(stg18, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg19_rd54_res);
	hw_uint<16> stg19_rd55_res = stg19_rd55_select(stg18, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg19_rd55_res);
	hw_uint<16> stg19_rd56_res = stg19_rd56_select(stg18, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg19_rd56_res);
	hw_uint<16> stg19_rd57_res = stg19_rd57_select(stg18, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg19_rd57_res);
	hw_uint<16> stg19_rd58_res = stg19_rd58_select(stg18, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg19_rd58_res);
	hw_uint<16> stg19_rd59_res = stg19_rd59_select(stg18, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg19_rd59_res);
	hw_uint<16> stg19_rd60_res = stg19_rd60_select(stg18, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg19_rd60_res);
	hw_uint<16> stg19_rd61_res = stg19_rd61_select(stg18, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg19_rd61_res);
	hw_uint<16> stg19_rd62_res = stg19_rd62_select(stg18, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg19_rd62_res);
	hw_uint<16> stg19_rd63_res = stg19_rd63_select(stg18, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg19_rd63_res);
	hw_uint<16> stg19_rd64_res = stg19_rd64_select(stg18, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg19_rd64_res);
	hw_uint<16> stg19_rd65_res = stg19_rd65_select(stg18, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg19_rd65_res);
	hw_uint<16> stg19_rd66_res = stg19_rd66_select(stg18, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg19_rd66_res);
	hw_uint<16> stg19_rd67_res = stg19_rd67_select(stg18, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg19_rd67_res);
	hw_uint<16> stg19_rd68_res = stg19_rd68_select(stg18, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg19_rd68_res);
	hw_uint<16> stg19_rd69_res = stg19_rd69_select(stg18, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg19_rd69_res);
	hw_uint<16> stg19_rd70_res = stg19_rd70_select(stg18, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg19_rd70_res);
	hw_uint<16> stg19_rd71_res = stg19_rd71_select(stg18, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg19_rd71_res);
	hw_uint<16> stg19_rd72_res = stg19_rd72_select(stg18, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg19_rd72_res);
	hw_uint<16> stg19_rd73_res = stg19_rd73_select(stg18, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg19_rd73_res);
	hw_uint<16> stg19_rd74_res = stg19_rd74_select(stg18, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg19_rd74_res);
	hw_uint<16> stg19_rd75_res = stg19_rd75_select(stg18, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg19_rd75_res);
	hw_uint<16> stg19_rd76_res = stg19_rd76_select(stg18, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg19_rd76_res);
	hw_uint<16> stg19_rd77_res = stg19_rd77_select(stg18, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg19_rd77_res);
	hw_uint<16> stg19_rd78_res = stg19_rd78_select(stg18, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg19_rd78_res);
	hw_uint<16> stg19_rd79_res = stg19_rd79_select(stg18, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg19_rd79_res);
	hw_uint<16> stg19_rd80_res = stg19_rd80_select(stg18, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg19_rd80_res);
	hw_uint<16> stg19_rd81_res = stg19_rd81_select(stg18, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg19_rd81_res);
	hw_uint<16> stg19_rd82_res = stg19_rd82_select(stg18, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg19_rd82_res);
	hw_uint<16> stg19_rd83_res = stg19_rd83_select(stg18, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg19_rd83_res);
	hw_uint<16> stg19_rd84_res = stg19_rd84_select(stg18, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg19_rd84_res);
	hw_uint<16> stg19_rd85_res = stg19_rd85_select(stg18, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg19_rd85_res);
	hw_uint<16> stg19_rd86_res = stg19_rd86_select(stg18, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg19_rd86_res);
	hw_uint<16> stg19_rd87_res = stg19_rd87_select(stg18, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg19_rd87_res);
	hw_uint<16> stg19_rd88_res = stg19_rd88_select(stg18, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg19_rd88_res);
	hw_uint<16> stg19_rd89_res = stg19_rd89_select(stg18, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg19_rd89_res);
	hw_uint<16> stg19_rd90_res = stg19_rd90_select(stg18, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg19_rd90_res);
	hw_uint<16> stg19_rd91_res = stg19_rd91_select(stg18, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg19_rd91_res);
	hw_uint<16> stg19_rd92_res = stg19_rd92_select(stg18, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg19_rd92_res);
	hw_uint<16> stg19_rd93_res = stg19_rd93_select(stg18, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg19_rd93_res);
	hw_uint<16> stg19_rd94_res = stg19_rd94_select(stg18, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg19_rd94_res);
	hw_uint<16> stg19_rd95_res = stg19_rd95_select(stg18, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg19_rd95_res);
	hw_uint<16> stg19_rd96_res = stg19_rd96_select(stg18, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg19_rd96_res);
	hw_uint<16> stg19_rd97_res = stg19_rd97_select(stg18, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg19_rd97_res);
	hw_uint<16> stg19_rd98_res = stg19_rd98_select(stg18, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg19_rd98_res);
	hw_uint<16> stg19_rd99_res = stg19_rd99_select(stg18, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg19_rd99_res);
	hw_uint<16> stg19_rd100_res = stg19_rd100_select(stg18, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg19_rd100_res);
	hw_uint<16> stg19_rd101_res = stg19_rd101_select(stg18, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg19_rd101_res);
	hw_uint<16> stg19_rd102_res = stg19_rd102_select(stg18, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg19_rd102_res);
	hw_uint<16> stg19_rd103_res = stg19_rd103_select(stg18, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg19_rd103_res);
	hw_uint<16> stg19_rd104_res = stg19_rd104_select(stg18, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg19_rd104_res);
	hw_uint<16> stg19_rd105_res = stg19_rd105_select(stg18, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg19_rd105_res);
	hw_uint<16> stg19_rd106_res = stg19_rd106_select(stg18, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg19_rd106_res);
	hw_uint<16> stg19_rd107_res = stg19_rd107_select(stg18, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg19_rd107_res);
	hw_uint<16> stg19_rd108_res = stg19_rd108_select(stg18, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg19_rd108_res);
	hw_uint<16> stg19_rd109_res = stg19_rd109_select(stg18, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg19_rd109_res);
	hw_uint<16> stg19_rd110_res = stg19_rd110_select(stg18, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg19_rd110_res);
	hw_uint<16> stg19_rd111_res = stg19_rd111_select(stg18, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg19_rd111_res);
	hw_uint<16> stg19_rd112_res = stg19_rd112_select(stg18, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg19_rd112_res);
	hw_uint<16> stg19_rd113_res = stg19_rd113_select(stg18, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg19_rd113_res);
	hw_uint<16> stg19_rd114_res = stg19_rd114_select(stg18, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg19_rd114_res);
	hw_uint<16> stg19_rd115_res = stg19_rd115_select(stg18, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg19_rd115_res);
	hw_uint<16> stg19_rd116_res = stg19_rd116_select(stg18, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg19_rd116_res);
	hw_uint<16> stg19_rd117_res = stg19_rd117_select(stg18, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg19_rd117_res);
	hw_uint<16> stg19_rd118_res = stg19_rd118_select(stg18, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg19_rd118_res);
	hw_uint<16> stg19_rd119_res = stg19_rd119_select(stg18, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg19_rd119_res);
	hw_uint<16> stg19_rd120_res = stg19_rd120_select(stg18, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg19_rd120_res);
	hw_uint<16> stg19_rd121_res = stg19_rd121_select(stg18, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg19_rd121_res);
	hw_uint<16> stg19_rd122_res = stg19_rd122_select(stg18, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg19_rd122_res);
	hw_uint<16> stg19_rd123_res = stg19_rd123_select(stg18, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg19_rd123_res);
	hw_uint<16> stg19_rd124_res = stg19_rd124_select(stg18, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg19_rd124_res);
	hw_uint<16> stg19_rd125_res = stg19_rd125_select(stg18, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg19_rd125_res);
	hw_uint<16> stg19_rd126_res = stg19_rd126_select(stg18, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg19_rd126_res);
	hw_uint<16> stg19_rd127_res = stg19_rd127_select(stg18, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg19_rd127_res);
	return result;
}

struct stg19_stg19_update_0_write0_to_icsc_ndln_32_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write1_to_icsc_ndln_32_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write10_to_icsc_ndln_32_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write11_to_icsc_ndln_32_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write12_to_icsc_ndln_32_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write13_to_icsc_ndln_32_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write14_to_icsc_ndln_32_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write15_to_icsc_ndln_32_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write16_to_icsc_ndln_32_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write17_to_icsc_ndln_32_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write18_to_icsc_ndln_32_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write19_to_icsc_ndln_32_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write2_to_icsc_ndln_32_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write20_to_icsc_ndln_32_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write21_to_icsc_ndln_32_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write22_to_icsc_ndln_32_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write23_to_icsc_ndln_32_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write24_to_icsc_ndln_32_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write25_to_icsc_ndln_32_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write26_to_icsc_ndln_32_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write27_to_icsc_ndln_32_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write28_to_icsc_ndln_32_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write29_to_icsc_ndln_32_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write3_to_icsc_ndln_32_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write30_to_icsc_ndln_32_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write31_to_icsc_ndln_32_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write4_to_icsc_ndln_32_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write5_to_icsc_ndln_32_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write6_to_icsc_ndln_32_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write7_to_icsc_ndln_32_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write8_to_icsc_ndln_32_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_stg19_update_0_write9_to_icsc_ndln_32_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg19_cache {
  // # of banks: 32
  stg19_stg19_update_0_write0_to_icsc_ndln_32_rd0_cache stg19_stg19_update_0_write0_to_icsc_ndln_32_rd0;
  stg19_stg19_update_0_write1_to_icsc_ndln_32_rd1_cache stg19_stg19_update_0_write1_to_icsc_ndln_32_rd1;
  stg19_stg19_update_0_write10_to_icsc_ndln_32_rd10_cache stg19_stg19_update_0_write10_to_icsc_ndln_32_rd10;
  stg19_stg19_update_0_write11_to_icsc_ndln_32_rd11_cache stg19_stg19_update_0_write11_to_icsc_ndln_32_rd11;
  stg19_stg19_update_0_write12_to_icsc_ndln_32_rd12_cache stg19_stg19_update_0_write12_to_icsc_ndln_32_rd12;
  stg19_stg19_update_0_write13_to_icsc_ndln_32_rd13_cache stg19_stg19_update_0_write13_to_icsc_ndln_32_rd13;
  stg19_stg19_update_0_write14_to_icsc_ndln_32_rd14_cache stg19_stg19_update_0_write14_to_icsc_ndln_32_rd14;
  stg19_stg19_update_0_write15_to_icsc_ndln_32_rd15_cache stg19_stg19_update_0_write15_to_icsc_ndln_32_rd15;
  stg19_stg19_update_0_write16_to_icsc_ndln_32_rd16_cache stg19_stg19_update_0_write16_to_icsc_ndln_32_rd16;
  stg19_stg19_update_0_write17_to_icsc_ndln_32_rd17_cache stg19_stg19_update_0_write17_to_icsc_ndln_32_rd17;
  stg19_stg19_update_0_write18_to_icsc_ndln_32_rd18_cache stg19_stg19_update_0_write18_to_icsc_ndln_32_rd18;
  stg19_stg19_update_0_write19_to_icsc_ndln_32_rd19_cache stg19_stg19_update_0_write19_to_icsc_ndln_32_rd19;
  stg19_stg19_update_0_write2_to_icsc_ndln_32_rd2_cache stg19_stg19_update_0_write2_to_icsc_ndln_32_rd2;
  stg19_stg19_update_0_write20_to_icsc_ndln_32_rd20_cache stg19_stg19_update_0_write20_to_icsc_ndln_32_rd20;
  stg19_stg19_update_0_write21_to_icsc_ndln_32_rd21_cache stg19_stg19_update_0_write21_to_icsc_ndln_32_rd21;
  stg19_stg19_update_0_write22_to_icsc_ndln_32_rd22_cache stg19_stg19_update_0_write22_to_icsc_ndln_32_rd22;
  stg19_stg19_update_0_write23_to_icsc_ndln_32_rd23_cache stg19_stg19_update_0_write23_to_icsc_ndln_32_rd23;
  stg19_stg19_update_0_write24_to_icsc_ndln_32_rd24_cache stg19_stg19_update_0_write24_to_icsc_ndln_32_rd24;
  stg19_stg19_update_0_write25_to_icsc_ndln_32_rd25_cache stg19_stg19_update_0_write25_to_icsc_ndln_32_rd25;
  stg19_stg19_update_0_write26_to_icsc_ndln_32_rd26_cache stg19_stg19_update_0_write26_to_icsc_ndln_32_rd26;
  stg19_stg19_update_0_write27_to_icsc_ndln_32_rd27_cache stg19_stg19_update_0_write27_to_icsc_ndln_32_rd27;
  stg19_stg19_update_0_write28_to_icsc_ndln_32_rd28_cache stg19_stg19_update_0_write28_to_icsc_ndln_32_rd28;
  stg19_stg19_update_0_write29_to_icsc_ndln_32_rd29_cache stg19_stg19_update_0_write29_to_icsc_ndln_32_rd29;
  stg19_stg19_update_0_write3_to_icsc_ndln_32_rd3_cache stg19_stg19_update_0_write3_to_icsc_ndln_32_rd3;
  stg19_stg19_update_0_write30_to_icsc_ndln_32_rd30_cache stg19_stg19_update_0_write30_to_icsc_ndln_32_rd30;
  stg19_stg19_update_0_write31_to_icsc_ndln_32_rd31_cache stg19_stg19_update_0_write31_to_icsc_ndln_32_rd31;
  stg19_stg19_update_0_write4_to_icsc_ndln_32_rd4_cache stg19_stg19_update_0_write4_to_icsc_ndln_32_rd4;
  stg19_stg19_update_0_write5_to_icsc_ndln_32_rd5_cache stg19_stg19_update_0_write5_to_icsc_ndln_32_rd5;
  stg19_stg19_update_0_write6_to_icsc_ndln_32_rd6_cache stg19_stg19_update_0_write6_to_icsc_ndln_32_rd6;
  stg19_stg19_update_0_write7_to_icsc_ndln_32_rd7_cache stg19_stg19_update_0_write7_to_icsc_ndln_32_rd7;
  stg19_stg19_update_0_write8_to_icsc_ndln_32_rd8_cache stg19_stg19_update_0_write8_to_icsc_ndln_32_rd8;
  stg19_stg19_update_0_write9_to_icsc_ndln_32_rd9_cache stg19_stg19_update_0_write9_to_icsc_ndln_32_rd9;
};



inline void stg19_stg19_update_0_write0_write(hw_uint<16>& stg19_stg19_update_0_write0, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write0_to_icsc_ndln_32_rd0.push(stg19_stg19_update_0_write0);
}

inline void stg19_stg19_update_0_write1_write(hw_uint<16>& stg19_stg19_update_0_write1, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write1_to_icsc_ndln_32_rd1.push(stg19_stg19_update_0_write1);
}

inline void stg19_stg19_update_0_write10_write(hw_uint<16>& stg19_stg19_update_0_write10, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write10_to_icsc_ndln_32_rd10.push(stg19_stg19_update_0_write10);
}

inline void stg19_stg19_update_0_write11_write(hw_uint<16>& stg19_stg19_update_0_write11, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write11_to_icsc_ndln_32_rd11.push(stg19_stg19_update_0_write11);
}

inline void stg19_stg19_update_0_write12_write(hw_uint<16>& stg19_stg19_update_0_write12, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write12_to_icsc_ndln_32_rd12.push(stg19_stg19_update_0_write12);
}

inline void stg19_stg19_update_0_write13_write(hw_uint<16>& stg19_stg19_update_0_write13, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write13_to_icsc_ndln_32_rd13.push(stg19_stg19_update_0_write13);
}

inline void stg19_stg19_update_0_write14_write(hw_uint<16>& stg19_stg19_update_0_write14, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write14_to_icsc_ndln_32_rd14.push(stg19_stg19_update_0_write14);
}

inline void stg19_stg19_update_0_write15_write(hw_uint<16>& stg19_stg19_update_0_write15, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write15_to_icsc_ndln_32_rd15.push(stg19_stg19_update_0_write15);
}

inline void stg19_stg19_update_0_write16_write(hw_uint<16>& stg19_stg19_update_0_write16, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write16_to_icsc_ndln_32_rd16.push(stg19_stg19_update_0_write16);
}

inline void stg19_stg19_update_0_write17_write(hw_uint<16>& stg19_stg19_update_0_write17, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write17_to_icsc_ndln_32_rd17.push(stg19_stg19_update_0_write17);
}

inline void stg19_stg19_update_0_write18_write(hw_uint<16>& stg19_stg19_update_0_write18, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write18_to_icsc_ndln_32_rd18.push(stg19_stg19_update_0_write18);
}

inline void stg19_stg19_update_0_write19_write(hw_uint<16>& stg19_stg19_update_0_write19, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write19_to_icsc_ndln_32_rd19.push(stg19_stg19_update_0_write19);
}

inline void stg19_stg19_update_0_write2_write(hw_uint<16>& stg19_stg19_update_0_write2, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write2_to_icsc_ndln_32_rd2.push(stg19_stg19_update_0_write2);
}

inline void stg19_stg19_update_0_write20_write(hw_uint<16>& stg19_stg19_update_0_write20, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write20_to_icsc_ndln_32_rd20.push(stg19_stg19_update_0_write20);
}

inline void stg19_stg19_update_0_write21_write(hw_uint<16>& stg19_stg19_update_0_write21, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write21_to_icsc_ndln_32_rd21.push(stg19_stg19_update_0_write21);
}

inline void stg19_stg19_update_0_write22_write(hw_uint<16>& stg19_stg19_update_0_write22, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write22_to_icsc_ndln_32_rd22.push(stg19_stg19_update_0_write22);
}

inline void stg19_stg19_update_0_write23_write(hw_uint<16>& stg19_stg19_update_0_write23, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write23_to_icsc_ndln_32_rd23.push(stg19_stg19_update_0_write23);
}

inline void stg19_stg19_update_0_write24_write(hw_uint<16>& stg19_stg19_update_0_write24, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write24_to_icsc_ndln_32_rd24.push(stg19_stg19_update_0_write24);
}

inline void stg19_stg19_update_0_write25_write(hw_uint<16>& stg19_stg19_update_0_write25, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write25_to_icsc_ndln_32_rd25.push(stg19_stg19_update_0_write25);
}

inline void stg19_stg19_update_0_write26_write(hw_uint<16>& stg19_stg19_update_0_write26, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write26_to_icsc_ndln_32_rd26.push(stg19_stg19_update_0_write26);
}

inline void stg19_stg19_update_0_write27_write(hw_uint<16>& stg19_stg19_update_0_write27, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write27_to_icsc_ndln_32_rd27.push(stg19_stg19_update_0_write27);
}

inline void stg19_stg19_update_0_write28_write(hw_uint<16>& stg19_stg19_update_0_write28, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write28_to_icsc_ndln_32_rd28.push(stg19_stg19_update_0_write28);
}

inline void stg19_stg19_update_0_write29_write(hw_uint<16>& stg19_stg19_update_0_write29, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write29_to_icsc_ndln_32_rd29.push(stg19_stg19_update_0_write29);
}

inline void stg19_stg19_update_0_write3_write(hw_uint<16>& stg19_stg19_update_0_write3, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write3_to_icsc_ndln_32_rd3.push(stg19_stg19_update_0_write3);
}

inline void stg19_stg19_update_0_write30_write(hw_uint<16>& stg19_stg19_update_0_write30, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write30_to_icsc_ndln_32_rd30.push(stg19_stg19_update_0_write30);
}

inline void stg19_stg19_update_0_write31_write(hw_uint<16>& stg19_stg19_update_0_write31, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write31_to_icsc_ndln_32_rd31.push(stg19_stg19_update_0_write31);
}

inline void stg19_stg19_update_0_write4_write(hw_uint<16>& stg19_stg19_update_0_write4, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write4_to_icsc_ndln_32_rd4.push(stg19_stg19_update_0_write4);
}

inline void stg19_stg19_update_0_write5_write(hw_uint<16>& stg19_stg19_update_0_write5, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write5_to_icsc_ndln_32_rd5.push(stg19_stg19_update_0_write5);
}

inline void stg19_stg19_update_0_write6_write(hw_uint<16>& stg19_stg19_update_0_write6, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write6_to_icsc_ndln_32_rd6.push(stg19_stg19_update_0_write6);
}

inline void stg19_stg19_update_0_write7_write(hw_uint<16>& stg19_stg19_update_0_write7, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write7_to_icsc_ndln_32_rd7.push(stg19_stg19_update_0_write7);
}

inline void stg19_stg19_update_0_write8_write(hw_uint<16>& stg19_stg19_update_0_write8, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write8_to_icsc_ndln_32_rd8.push(stg19_stg19_update_0_write8);
}

inline void stg19_stg19_update_0_write9_write(hw_uint<16>& stg19_stg19_update_0_write9, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  stg19.stg19_stg19_update_0_write9_to_icsc_ndln_32_rd9.push(stg19_stg19_update_0_write9);
}

inline hw_uint<16> icsc_ndln_32_rd0_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd0 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write0 = stg19.stg19_stg19_update_0_write0_to_icsc_ndln_32_rd0.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write0;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd1_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd1 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write1 = stg19.stg19_stg19_update_0_write1_to_icsc_ndln_32_rd1.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write1;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd10_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd10 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write10 = stg19.stg19_stg19_update_0_write10_to_icsc_ndln_32_rd10.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write10;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd11_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd11 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write11 = stg19.stg19_stg19_update_0_write11_to_icsc_ndln_32_rd11.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write11;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd12_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd12 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write12 = stg19.stg19_stg19_update_0_write12_to_icsc_ndln_32_rd12.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write12;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd13_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd13 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write13 = stg19.stg19_stg19_update_0_write13_to_icsc_ndln_32_rd13.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write13;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd14_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd14 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write14 = stg19.stg19_stg19_update_0_write14_to_icsc_ndln_32_rd14.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write14;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd15_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd15 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write15 = stg19.stg19_stg19_update_0_write15_to_icsc_ndln_32_rd15.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write15;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd16_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd16 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write16 = stg19.stg19_stg19_update_0_write16_to_icsc_ndln_32_rd16.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write16;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd17_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd17 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write17 = stg19.stg19_stg19_update_0_write17_to_icsc_ndln_32_rd17.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write17;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd18_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd18 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write18 = stg19.stg19_stg19_update_0_write18_to_icsc_ndln_32_rd18.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write18;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd19_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd19 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write19 = stg19.stg19_stg19_update_0_write19_to_icsc_ndln_32_rd19.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write19;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd2_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd2 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write2 = stg19.stg19_stg19_update_0_write2_to_icsc_ndln_32_rd2.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write2;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd20_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd20 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write20 = stg19.stg19_stg19_update_0_write20_to_icsc_ndln_32_rd20.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write20;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd21_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd21 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write21 = stg19.stg19_stg19_update_0_write21_to_icsc_ndln_32_rd21.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write21;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd22_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd22 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write22 = stg19.stg19_stg19_update_0_write22_to_icsc_ndln_32_rd22.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write22;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd23_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd23 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write23 = stg19.stg19_stg19_update_0_write23_to_icsc_ndln_32_rd23.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write23;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd24_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd24 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write24 = stg19.stg19_stg19_update_0_write24_to_icsc_ndln_32_rd24.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write24;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd25_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd25 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write25 = stg19.stg19_stg19_update_0_write25_to_icsc_ndln_32_rd25.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write25;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd26_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd26 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write26 = stg19.stg19_stg19_update_0_write26_to_icsc_ndln_32_rd26.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write26;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd27_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd27 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write27 = stg19.stg19_stg19_update_0_write27_to_icsc_ndln_32_rd27.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write27;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd28_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd28 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write28 = stg19.stg19_stg19_update_0_write28_to_icsc_ndln_32_rd28.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write28;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd29_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd29 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write29 = stg19.stg19_stg19_update_0_write29_to_icsc_ndln_32_rd29.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write29;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd3_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd3 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write3 = stg19.stg19_stg19_update_0_write3_to_icsc_ndln_32_rd3.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write3;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd30_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd30 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write30 = stg19.stg19_stg19_update_0_write30_to_icsc_ndln_32_rd30.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write30;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd31_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd31 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write31 = stg19.stg19_stg19_update_0_write31_to_icsc_ndln_32_rd31.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write31;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd4_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd4 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write4 = stg19.stg19_stg19_update_0_write4_to_icsc_ndln_32_rd4.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write4;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd5_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd5 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write5 = stg19.stg19_stg19_update_0_write5_to_icsc_ndln_32_rd5.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write5;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd6_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd6 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write6 = stg19.stg19_stg19_update_0_write6_to_icsc_ndln_32_rd6.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write6;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd7_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd7 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write7 = stg19.stg19_stg19_update_0_write7_to_icsc_ndln_32_rd7.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write7;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd8_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd8 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write8 = stg19.stg19_stg19_update_0_write8_to_icsc_ndln_32_rd8.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write8;
  return 0;
}

inline hw_uint<16> icsc_ndln_32_rd9_select(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // icsc_ndln_32_rd9 read pattern: { icsc_ndln_32_update_0[d0, d1] -> stg19[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_stg19_stg19_update_0_write9 = stg19.stg19_stg19_update_0_write9_to_icsc_ndln_32_rd9.peek(/* one reader or all rams */ 0);
  return value_stg19_stg19_update_0_write9;
  return 0;
}

// # of bundles = 2
// icsc_ndln_32_update_0_read
//	icsc_ndln_32_rd0
//	icsc_ndln_32_rd1
//	icsc_ndln_32_rd2
//	icsc_ndln_32_rd3
//	icsc_ndln_32_rd4
//	icsc_ndln_32_rd5
//	icsc_ndln_32_rd6
//	icsc_ndln_32_rd7
//	icsc_ndln_32_rd8
//	icsc_ndln_32_rd9
//	icsc_ndln_32_rd10
//	icsc_ndln_32_rd11
//	icsc_ndln_32_rd12
//	icsc_ndln_32_rd13
//	icsc_ndln_32_rd14
//	icsc_ndln_32_rd15
//	icsc_ndln_32_rd16
//	icsc_ndln_32_rd17
//	icsc_ndln_32_rd18
//	icsc_ndln_32_rd19
//	icsc_ndln_32_rd20
//	icsc_ndln_32_rd21
//	icsc_ndln_32_rd22
//	icsc_ndln_32_rd23
//	icsc_ndln_32_rd24
//	icsc_ndln_32_rd25
//	icsc_ndln_32_rd26
//	icsc_ndln_32_rd27
//	icsc_ndln_32_rd28
//	icsc_ndln_32_rd29
//	icsc_ndln_32_rd30
//	icsc_ndln_32_rd31
inline hw_uint<512> stg19_icsc_ndln_32_update_0_read_bundle_read(stg19_cache& stg19, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // icsc_ndln_32_rd0
    // icsc_ndln_32_rd1
    // icsc_ndln_32_rd2
    // icsc_ndln_32_rd3
    // icsc_ndln_32_rd4
    // icsc_ndln_32_rd5
    // icsc_ndln_32_rd6
    // icsc_ndln_32_rd7
    // icsc_ndln_32_rd8
    // icsc_ndln_32_rd9
    // icsc_ndln_32_rd10
    // icsc_ndln_32_rd11
    // icsc_ndln_32_rd12
    // icsc_ndln_32_rd13
    // icsc_ndln_32_rd14
    // icsc_ndln_32_rd15
    // icsc_ndln_32_rd16
    // icsc_ndln_32_rd17
    // icsc_ndln_32_rd18
    // icsc_ndln_32_rd19
    // icsc_ndln_32_rd20
    // icsc_ndln_32_rd21
    // icsc_ndln_32_rd22
    // icsc_ndln_32_rd23
    // icsc_ndln_32_rd24
    // icsc_ndln_32_rd25
    // icsc_ndln_32_rd26
    // icsc_ndln_32_rd27
    // icsc_ndln_32_rd28
    // icsc_ndln_32_rd29
    // icsc_ndln_32_rd30
    // icsc_ndln_32_rd31

	hw_uint<512> result;
	hw_uint<16> icsc_ndln_32_rd0_res = icsc_ndln_32_rd0_select(stg19, d0, d1, dynamic_address);
	set_at<0, 512>(result, icsc_ndln_32_rd0_res);
	hw_uint<16> icsc_ndln_32_rd1_res = icsc_ndln_32_rd1_select(stg19, d0, d1, dynamic_address);
	set_at<16, 512>(result, icsc_ndln_32_rd1_res);
	hw_uint<16> icsc_ndln_32_rd2_res = icsc_ndln_32_rd2_select(stg19, d0, d1, dynamic_address);
	set_at<32, 512>(result, icsc_ndln_32_rd2_res);
	hw_uint<16> icsc_ndln_32_rd3_res = icsc_ndln_32_rd3_select(stg19, d0, d1, dynamic_address);
	set_at<48, 512>(result, icsc_ndln_32_rd3_res);
	hw_uint<16> icsc_ndln_32_rd4_res = icsc_ndln_32_rd4_select(stg19, d0, d1, dynamic_address);
	set_at<64, 512>(result, icsc_ndln_32_rd4_res);
	hw_uint<16> icsc_ndln_32_rd5_res = icsc_ndln_32_rd5_select(stg19, d0, d1, dynamic_address);
	set_at<80, 512>(result, icsc_ndln_32_rd5_res);
	hw_uint<16> icsc_ndln_32_rd6_res = icsc_ndln_32_rd6_select(stg19, d0, d1, dynamic_address);
	set_at<96, 512>(result, icsc_ndln_32_rd6_res);
	hw_uint<16> icsc_ndln_32_rd7_res = icsc_ndln_32_rd7_select(stg19, d0, d1, dynamic_address);
	set_at<112, 512>(result, icsc_ndln_32_rd7_res);
	hw_uint<16> icsc_ndln_32_rd8_res = icsc_ndln_32_rd8_select(stg19, d0, d1, dynamic_address);
	set_at<128, 512>(result, icsc_ndln_32_rd8_res);
	hw_uint<16> icsc_ndln_32_rd9_res = icsc_ndln_32_rd9_select(stg19, d0, d1, dynamic_address);
	set_at<144, 512>(result, icsc_ndln_32_rd9_res);
	hw_uint<16> icsc_ndln_32_rd10_res = icsc_ndln_32_rd10_select(stg19, d0, d1, dynamic_address);
	set_at<160, 512>(result, icsc_ndln_32_rd10_res);
	hw_uint<16> icsc_ndln_32_rd11_res = icsc_ndln_32_rd11_select(stg19, d0, d1, dynamic_address);
	set_at<176, 512>(result, icsc_ndln_32_rd11_res);
	hw_uint<16> icsc_ndln_32_rd12_res = icsc_ndln_32_rd12_select(stg19, d0, d1, dynamic_address);
	set_at<192, 512>(result, icsc_ndln_32_rd12_res);
	hw_uint<16> icsc_ndln_32_rd13_res = icsc_ndln_32_rd13_select(stg19, d0, d1, dynamic_address);
	set_at<208, 512>(result, icsc_ndln_32_rd13_res);
	hw_uint<16> icsc_ndln_32_rd14_res = icsc_ndln_32_rd14_select(stg19, d0, d1, dynamic_address);
	set_at<224, 512>(result, icsc_ndln_32_rd14_res);
	hw_uint<16> icsc_ndln_32_rd15_res = icsc_ndln_32_rd15_select(stg19, d0, d1, dynamic_address);
	set_at<240, 512>(result, icsc_ndln_32_rd15_res);
	hw_uint<16> icsc_ndln_32_rd16_res = icsc_ndln_32_rd16_select(stg19, d0, d1, dynamic_address);
	set_at<256, 512>(result, icsc_ndln_32_rd16_res);
	hw_uint<16> icsc_ndln_32_rd17_res = icsc_ndln_32_rd17_select(stg19, d0, d1, dynamic_address);
	set_at<272, 512>(result, icsc_ndln_32_rd17_res);
	hw_uint<16> icsc_ndln_32_rd18_res = icsc_ndln_32_rd18_select(stg19, d0, d1, dynamic_address);
	set_at<288, 512>(result, icsc_ndln_32_rd18_res);
	hw_uint<16> icsc_ndln_32_rd19_res = icsc_ndln_32_rd19_select(stg19, d0, d1, dynamic_address);
	set_at<304, 512>(result, icsc_ndln_32_rd19_res);
	hw_uint<16> icsc_ndln_32_rd20_res = icsc_ndln_32_rd20_select(stg19, d0, d1, dynamic_address);
	set_at<320, 512>(result, icsc_ndln_32_rd20_res);
	hw_uint<16> icsc_ndln_32_rd21_res = icsc_ndln_32_rd21_select(stg19, d0, d1, dynamic_address);
	set_at<336, 512>(result, icsc_ndln_32_rd21_res);
	hw_uint<16> icsc_ndln_32_rd22_res = icsc_ndln_32_rd22_select(stg19, d0, d1, dynamic_address);
	set_at<352, 512>(result, icsc_ndln_32_rd22_res);
	hw_uint<16> icsc_ndln_32_rd23_res = icsc_ndln_32_rd23_select(stg19, d0, d1, dynamic_address);
	set_at<368, 512>(result, icsc_ndln_32_rd23_res);
	hw_uint<16> icsc_ndln_32_rd24_res = icsc_ndln_32_rd24_select(stg19, d0, d1, dynamic_address);
	set_at<384, 512>(result, icsc_ndln_32_rd24_res);
	hw_uint<16> icsc_ndln_32_rd25_res = icsc_ndln_32_rd25_select(stg19, d0, d1, dynamic_address);
	set_at<400, 512>(result, icsc_ndln_32_rd25_res);
	hw_uint<16> icsc_ndln_32_rd26_res = icsc_ndln_32_rd26_select(stg19, d0, d1, dynamic_address);
	set_at<416, 512>(result, icsc_ndln_32_rd26_res);
	hw_uint<16> icsc_ndln_32_rd27_res = icsc_ndln_32_rd27_select(stg19, d0, d1, dynamic_address);
	set_at<432, 512>(result, icsc_ndln_32_rd27_res);
	hw_uint<16> icsc_ndln_32_rd28_res = icsc_ndln_32_rd28_select(stg19, d0, d1, dynamic_address);
	set_at<448, 512>(result, icsc_ndln_32_rd28_res);
	hw_uint<16> icsc_ndln_32_rd29_res = icsc_ndln_32_rd29_select(stg19, d0, d1, dynamic_address);
	set_at<464, 512>(result, icsc_ndln_32_rd29_res);
	hw_uint<16> icsc_ndln_32_rd30_res = icsc_ndln_32_rd30_select(stg19, d0, d1, dynamic_address);
	set_at<480, 512>(result, icsc_ndln_32_rd30_res);
	hw_uint<16> icsc_ndln_32_rd31_res = icsc_ndln_32_rd31_select(stg19, d0, d1, dynamic_address);
	set_at<496, 512>(result, icsc_ndln_32_rd31_res);
	return result;
}

// stg19_update_0_write
//	stg19_stg19_update_0_write0
//	stg19_stg19_update_0_write1
//	stg19_stg19_update_0_write2
//	stg19_stg19_update_0_write3
//	stg19_stg19_update_0_write4
//	stg19_stg19_update_0_write5
//	stg19_stg19_update_0_write6
//	stg19_stg19_update_0_write7
//	stg19_stg19_update_0_write8
//	stg19_stg19_update_0_write9
//	stg19_stg19_update_0_write10
//	stg19_stg19_update_0_write11
//	stg19_stg19_update_0_write12
//	stg19_stg19_update_0_write13
//	stg19_stg19_update_0_write14
//	stg19_stg19_update_0_write15
//	stg19_stg19_update_0_write16
//	stg19_stg19_update_0_write17
//	stg19_stg19_update_0_write18
//	stg19_stg19_update_0_write19
//	stg19_stg19_update_0_write20
//	stg19_stg19_update_0_write21
//	stg19_stg19_update_0_write22
//	stg19_stg19_update_0_write23
//	stg19_stg19_update_0_write24
//	stg19_stg19_update_0_write25
//	stg19_stg19_update_0_write26
//	stg19_stg19_update_0_write27
//	stg19_stg19_update_0_write28
//	stg19_stg19_update_0_write29
//	stg19_stg19_update_0_write30
//	stg19_stg19_update_0_write31
inline void stg19_stg19_update_0_write_bundle_write(hw_uint<512>& stg19_update_0_write, stg19_cache& stg19, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg19_stg19_update_0_write0_res = stg19_update_0_write.extract<0, 15>();
	stg19_stg19_update_0_write0_write(stg19_stg19_update_0_write0_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write1_res = stg19_update_0_write.extract<16, 31>();
	stg19_stg19_update_0_write1_write(stg19_stg19_update_0_write1_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write2_res = stg19_update_0_write.extract<32, 47>();
	stg19_stg19_update_0_write2_write(stg19_stg19_update_0_write2_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write3_res = stg19_update_0_write.extract<48, 63>();
	stg19_stg19_update_0_write3_write(stg19_stg19_update_0_write3_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write4_res = stg19_update_0_write.extract<64, 79>();
	stg19_stg19_update_0_write4_write(stg19_stg19_update_0_write4_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write5_res = stg19_update_0_write.extract<80, 95>();
	stg19_stg19_update_0_write5_write(stg19_stg19_update_0_write5_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write6_res = stg19_update_0_write.extract<96, 111>();
	stg19_stg19_update_0_write6_write(stg19_stg19_update_0_write6_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write7_res = stg19_update_0_write.extract<112, 127>();
	stg19_stg19_update_0_write7_write(stg19_stg19_update_0_write7_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write8_res = stg19_update_0_write.extract<128, 143>();
	stg19_stg19_update_0_write8_write(stg19_stg19_update_0_write8_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write9_res = stg19_update_0_write.extract<144, 159>();
	stg19_stg19_update_0_write9_write(stg19_stg19_update_0_write9_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write10_res = stg19_update_0_write.extract<160, 175>();
	stg19_stg19_update_0_write10_write(stg19_stg19_update_0_write10_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write11_res = stg19_update_0_write.extract<176, 191>();
	stg19_stg19_update_0_write11_write(stg19_stg19_update_0_write11_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write12_res = stg19_update_0_write.extract<192, 207>();
	stg19_stg19_update_0_write12_write(stg19_stg19_update_0_write12_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write13_res = stg19_update_0_write.extract<208, 223>();
	stg19_stg19_update_0_write13_write(stg19_stg19_update_0_write13_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write14_res = stg19_update_0_write.extract<224, 239>();
	stg19_stg19_update_0_write14_write(stg19_stg19_update_0_write14_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write15_res = stg19_update_0_write.extract<240, 255>();
	stg19_stg19_update_0_write15_write(stg19_stg19_update_0_write15_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write16_res = stg19_update_0_write.extract<256, 271>();
	stg19_stg19_update_0_write16_write(stg19_stg19_update_0_write16_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write17_res = stg19_update_0_write.extract<272, 287>();
	stg19_stg19_update_0_write17_write(stg19_stg19_update_0_write17_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write18_res = stg19_update_0_write.extract<288, 303>();
	stg19_stg19_update_0_write18_write(stg19_stg19_update_0_write18_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write19_res = stg19_update_0_write.extract<304, 319>();
	stg19_stg19_update_0_write19_write(stg19_stg19_update_0_write19_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write20_res = stg19_update_0_write.extract<320, 335>();
	stg19_stg19_update_0_write20_write(stg19_stg19_update_0_write20_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write21_res = stg19_update_0_write.extract<336, 351>();
	stg19_stg19_update_0_write21_write(stg19_stg19_update_0_write21_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write22_res = stg19_update_0_write.extract<352, 367>();
	stg19_stg19_update_0_write22_write(stg19_stg19_update_0_write22_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write23_res = stg19_update_0_write.extract<368, 383>();
	stg19_stg19_update_0_write23_write(stg19_stg19_update_0_write23_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write24_res = stg19_update_0_write.extract<384, 399>();
	stg19_stg19_update_0_write24_write(stg19_stg19_update_0_write24_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write25_res = stg19_update_0_write.extract<400, 415>();
	stg19_stg19_update_0_write25_write(stg19_stg19_update_0_write25_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write26_res = stg19_update_0_write.extract<416, 431>();
	stg19_stg19_update_0_write26_write(stg19_stg19_update_0_write26_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write27_res = stg19_update_0_write.extract<432, 447>();
	stg19_stg19_update_0_write27_write(stg19_stg19_update_0_write27_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write28_res = stg19_update_0_write.extract<448, 463>();
	stg19_stg19_update_0_write28_write(stg19_stg19_update_0_write28_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write29_res = stg19_update_0_write.extract<464, 479>();
	stg19_stg19_update_0_write29_write(stg19_stg19_update_0_write29_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write30_res = stg19_update_0_write.extract<480, 495>();
	stg19_stg19_update_0_write30_write(stg19_stg19_update_0_write30_res, stg19, d0, d1, dynamic_address);
	hw_uint<16> stg19_stg19_update_0_write31_res = stg19_update_0_write.extract<496, 511>();
	stg19_stg19_update_0_write31_write(stg19_stg19_update_0_write31_res, stg19, d0, d1, dynamic_address);
}

struct stg2_stg2_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-512, 2432], [0, 1095]}
	// Capacity: 96
	// # of read delays: 4
  // 0, 1, 94, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 92> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_93() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_94() {
		return f4;
	}

	inline hw_uint<16> peek_95() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 92
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 92 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-511, 2401], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-502, 2410], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-501, 2411], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-500, 2412], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-499, 2413], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-498, 2414], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-497, 2415], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-496, 2416], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-495, 2417], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-494, 2418], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-493, 2419], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-510, 2402], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-492, 2420], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-491, 2421], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-490, 2422], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-489, 2423], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-488, 2424], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-487, 2425], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-486, 2426], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-485, 2427], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-484, 2428], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-483, 2429], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-509, 2403], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-482, 2430], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-513, 2431], [0, 1096]}
	// Capacity: 97
	// # of read delays: 4
  // 0, 1, 95, 96
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}

	inline hw_uint<16> peek_96() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-508, 2404], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-507, 2405], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-506, 2406], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-505, 2407], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-504, 2408], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-503, 2409], [0, 1096]}
	// Capacity: 96
	// # of read delays: 3
  // 0, 1, 95
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 93> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_94() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_95() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 93
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 93 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_cache {
  // # of banks: 32
  stg2_stg2_update_0_write0_merged_banks_4_cache stg2_stg2_update_0_write0_merged_banks_4;
  stg2_stg2_update_0_write1_merged_banks_4_cache stg2_stg2_update_0_write1_merged_banks_4;
  stg2_stg2_update_0_write10_merged_banks_4_cache stg2_stg2_update_0_write10_merged_banks_4;
  stg2_stg2_update_0_write11_merged_banks_4_cache stg2_stg2_update_0_write11_merged_banks_4;
  stg2_stg2_update_0_write12_merged_banks_4_cache stg2_stg2_update_0_write12_merged_banks_4;
  stg2_stg2_update_0_write13_merged_banks_4_cache stg2_stg2_update_0_write13_merged_banks_4;
  stg2_stg2_update_0_write14_merged_banks_4_cache stg2_stg2_update_0_write14_merged_banks_4;
  stg2_stg2_update_0_write15_merged_banks_4_cache stg2_stg2_update_0_write15_merged_banks_4;
  stg2_stg2_update_0_write16_merged_banks_4_cache stg2_stg2_update_0_write16_merged_banks_4;
  stg2_stg2_update_0_write17_merged_banks_4_cache stg2_stg2_update_0_write17_merged_banks_4;
  stg2_stg2_update_0_write18_merged_banks_4_cache stg2_stg2_update_0_write18_merged_banks_4;
  stg2_stg2_update_0_write19_merged_banks_4_cache stg2_stg2_update_0_write19_merged_banks_4;
  stg2_stg2_update_0_write2_merged_banks_4_cache stg2_stg2_update_0_write2_merged_banks_4;
  stg2_stg2_update_0_write20_merged_banks_4_cache stg2_stg2_update_0_write20_merged_banks_4;
  stg2_stg2_update_0_write21_merged_banks_4_cache stg2_stg2_update_0_write21_merged_banks_4;
  stg2_stg2_update_0_write22_merged_banks_4_cache stg2_stg2_update_0_write22_merged_banks_4;
  stg2_stg2_update_0_write23_merged_banks_4_cache stg2_stg2_update_0_write23_merged_banks_4;
  stg2_stg2_update_0_write24_merged_banks_4_cache stg2_stg2_update_0_write24_merged_banks_4;
  stg2_stg2_update_0_write25_merged_banks_4_cache stg2_stg2_update_0_write25_merged_banks_4;
  stg2_stg2_update_0_write26_merged_banks_4_cache stg2_stg2_update_0_write26_merged_banks_4;
  stg2_stg2_update_0_write27_merged_banks_4_cache stg2_stg2_update_0_write27_merged_banks_4;
  stg2_stg2_update_0_write28_merged_banks_4_cache stg2_stg2_update_0_write28_merged_banks_4;
  stg2_stg2_update_0_write29_merged_banks_4_cache stg2_stg2_update_0_write29_merged_banks_4;
  stg2_stg2_update_0_write3_merged_banks_4_cache stg2_stg2_update_0_write3_merged_banks_4;
  stg2_stg2_update_0_write30_merged_banks_4_cache stg2_stg2_update_0_write30_merged_banks_4;
  stg2_stg2_update_0_write31_merged_banks_4_cache stg2_stg2_update_0_write31_merged_banks_4;
  stg2_stg2_update_0_write4_merged_banks_4_cache stg2_stg2_update_0_write4_merged_banks_4;
  stg2_stg2_update_0_write5_merged_banks_4_cache stg2_stg2_update_0_write5_merged_banks_4;
  stg2_stg2_update_0_write6_merged_banks_4_cache stg2_stg2_update_0_write6_merged_banks_4;
  stg2_stg2_update_0_write7_merged_banks_4_cache stg2_stg2_update_0_write7_merged_banks_4;
  stg2_stg2_update_0_write8_merged_banks_4_cache stg2_stg2_update_0_write8_merged_banks_4;
  stg2_stg2_update_0_write9_merged_banks_4_cache stg2_stg2_update_0_write9_merged_banks_4;
};



inline void stg2_stg2_update_0_write0_write(hw_uint<16>& stg2_stg2_update_0_write0, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write0_merged_banks_4.push(stg2_stg2_update_0_write0);
}

inline void stg2_stg2_update_0_write1_write(hw_uint<16>& stg2_stg2_update_0_write1, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write1_merged_banks_4.push(stg2_stg2_update_0_write1);
}

inline void stg2_stg2_update_0_write10_write(hw_uint<16>& stg2_stg2_update_0_write10, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write10_merged_banks_4.push(stg2_stg2_update_0_write10);
}

inline void stg2_stg2_update_0_write11_write(hw_uint<16>& stg2_stg2_update_0_write11, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write11_merged_banks_4.push(stg2_stg2_update_0_write11);
}

inline void stg2_stg2_update_0_write12_write(hw_uint<16>& stg2_stg2_update_0_write12, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write12_merged_banks_4.push(stg2_stg2_update_0_write12);
}

inline void stg2_stg2_update_0_write13_write(hw_uint<16>& stg2_stg2_update_0_write13, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write13_merged_banks_4.push(stg2_stg2_update_0_write13);
}

inline void stg2_stg2_update_0_write14_write(hw_uint<16>& stg2_stg2_update_0_write14, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write14_merged_banks_4.push(stg2_stg2_update_0_write14);
}

inline void stg2_stg2_update_0_write15_write(hw_uint<16>& stg2_stg2_update_0_write15, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write15_merged_banks_4.push(stg2_stg2_update_0_write15);
}

inline void stg2_stg2_update_0_write16_write(hw_uint<16>& stg2_stg2_update_0_write16, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write16_merged_banks_4.push(stg2_stg2_update_0_write16);
}

inline void stg2_stg2_update_0_write17_write(hw_uint<16>& stg2_stg2_update_0_write17, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write17_merged_banks_4.push(stg2_stg2_update_0_write17);
}

inline void stg2_stg2_update_0_write18_write(hw_uint<16>& stg2_stg2_update_0_write18, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write18_merged_banks_4.push(stg2_stg2_update_0_write18);
}

inline void stg2_stg2_update_0_write19_write(hw_uint<16>& stg2_stg2_update_0_write19, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write19_merged_banks_4.push(stg2_stg2_update_0_write19);
}

inline void stg2_stg2_update_0_write2_write(hw_uint<16>& stg2_stg2_update_0_write2, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write2_merged_banks_4.push(stg2_stg2_update_0_write2);
}

inline void stg2_stg2_update_0_write20_write(hw_uint<16>& stg2_stg2_update_0_write20, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write20_merged_banks_4.push(stg2_stg2_update_0_write20);
}

inline void stg2_stg2_update_0_write21_write(hw_uint<16>& stg2_stg2_update_0_write21, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write21_merged_banks_4.push(stg2_stg2_update_0_write21);
}

inline void stg2_stg2_update_0_write22_write(hw_uint<16>& stg2_stg2_update_0_write22, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write22_merged_banks_4.push(stg2_stg2_update_0_write22);
}

inline void stg2_stg2_update_0_write23_write(hw_uint<16>& stg2_stg2_update_0_write23, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write23_merged_banks_4.push(stg2_stg2_update_0_write23);
}

inline void stg2_stg2_update_0_write24_write(hw_uint<16>& stg2_stg2_update_0_write24, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write24_merged_banks_4.push(stg2_stg2_update_0_write24);
}

inline void stg2_stg2_update_0_write25_write(hw_uint<16>& stg2_stg2_update_0_write25, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write25_merged_banks_4.push(stg2_stg2_update_0_write25);
}

inline void stg2_stg2_update_0_write26_write(hw_uint<16>& stg2_stg2_update_0_write26, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write26_merged_banks_4.push(stg2_stg2_update_0_write26);
}

inline void stg2_stg2_update_0_write27_write(hw_uint<16>& stg2_stg2_update_0_write27, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write27_merged_banks_4.push(stg2_stg2_update_0_write27);
}

inline void stg2_stg2_update_0_write28_write(hw_uint<16>& stg2_stg2_update_0_write28, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write28_merged_banks_4.push(stg2_stg2_update_0_write28);
}

inline void stg2_stg2_update_0_write29_write(hw_uint<16>& stg2_stg2_update_0_write29, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write29_merged_banks_4.push(stg2_stg2_update_0_write29);
}

inline void stg2_stg2_update_0_write3_write(hw_uint<16>& stg2_stg2_update_0_write3, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write3_merged_banks_4.push(stg2_stg2_update_0_write3);
}

inline void stg2_stg2_update_0_write30_write(hw_uint<16>& stg2_stg2_update_0_write30, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write30_merged_banks_4.push(stg2_stg2_update_0_write30);
}

inline void stg2_stg2_update_0_write31_write(hw_uint<16>& stg2_stg2_update_0_write31, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write31_merged_banks_4.push(stg2_stg2_update_0_write31);
}

inline void stg2_stg2_update_0_write4_write(hw_uint<16>& stg2_stg2_update_0_write4, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write4_merged_banks_4.push(stg2_stg2_update_0_write4);
}

inline void stg2_stg2_update_0_write5_write(hw_uint<16>& stg2_stg2_update_0_write5, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write5_merged_banks_4.push(stg2_stg2_update_0_write5);
}

inline void stg2_stg2_update_0_write6_write(hw_uint<16>& stg2_stg2_update_0_write6, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write6_merged_banks_4.push(stg2_stg2_update_0_write6);
}

inline void stg2_stg2_update_0_write7_write(hw_uint<16>& stg2_stg2_update_0_write7, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write7_merged_banks_4.push(stg2_stg2_update_0_write7);
}

inline void stg2_stg2_update_0_write8_write(hw_uint<16>& stg2_stg2_update_0_write8, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write8_merged_banks_4.push(stg2_stg2_update_0_write8);
}

inline void stg2_stg2_update_0_write9_write(hw_uint<16>& stg2_stg2_update_0_write9, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  stg2.stg2_stg2_update_0_write9_merged_banks_4.push(stg2_stg2_update_0_write9);
}

inline hw_uint<16> stg3_rd0_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd0 read pattern: { stg3_update_0[d0, d1] -> stg2[-1 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write31 = stg2.stg2_stg2_update_0_write31_merged_banks_4.peek_96();
  return value_stg2_stg2_update_0_write31;
  return 0;
}

inline hw_uint<16> stg3_rd1_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd1 read pattern: { stg3_update_0[d0, d1] -> stg2[32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write0 = stg2.stg2_stg2_update_0_write0_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write0;
  return 0;
}

inline hw_uint<16> stg3_rd10_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd10 read pattern: { stg3_update_0[d0, d1] -> stg2[2 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write2 = stg2.stg2_stg2_update_0_write2_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write2;
  return 0;
}

inline hw_uint<16> stg3_rd100_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd100 read pattern: { stg3_update_0[d0, d1] -> stg2[24 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write24 = stg2.stg2_stg2_update_0_write24_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write24;
  return 0;
}

inline hw_uint<16> stg3_rd101_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd101 read pattern: { stg3_update_0[d0, d1] -> stg2[25 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write25 = stg2.stg2_stg2_update_0_write25_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write25;
  return 0;
}

inline hw_uint<16> stg3_rd102_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd102 read pattern: { stg3_update_0[d0, d1] -> stg2[25 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write25 = stg2.stg2_stg2_update_0_write25_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write25;
  return 0;
}

inline hw_uint<16> stg3_rd103_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd103 read pattern: { stg3_update_0[d0, d1] -> stg2[26 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write26 = stg2.stg2_stg2_update_0_write26_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write26;
  return 0;
}

inline hw_uint<16> stg3_rd104_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd104 read pattern: { stg3_update_0[d0, d1] -> stg2[25 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write25 = stg2.stg2_stg2_update_0_write25_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write25;
  return 0;
}

inline hw_uint<16> stg3_rd105_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd105 read pattern: { stg3_update_0[d0, d1] -> stg2[26 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write26 = stg2.stg2_stg2_update_0_write26_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write26;
  return 0;
}

inline hw_uint<16> stg3_rd106_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd106 read pattern: { stg3_update_0[d0, d1] -> stg2[26 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write26 = stg2.stg2_stg2_update_0_write26_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write26;
  return 0;
}

inline hw_uint<16> stg3_rd107_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd107 read pattern: { stg3_update_0[d0, d1] -> stg2[27 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write27 = stg2.stg2_stg2_update_0_write27_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write27;
  return 0;
}

inline hw_uint<16> stg3_rd108_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd108 read pattern: { stg3_update_0[d0, d1] -> stg2[26 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write26 = stg2.stg2_stg2_update_0_write26_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write26;
  return 0;
}

inline hw_uint<16> stg3_rd109_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd109 read pattern: { stg3_update_0[d0, d1] -> stg2[27 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write27 = stg2.stg2_stg2_update_0_write27_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write27;
  return 0;
}

inline hw_uint<16> stg3_rd11_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd11 read pattern: { stg3_update_0[d0, d1] -> stg2[3 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write3 = stg2.stg2_stg2_update_0_write3_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write3;
  return 0;
}

inline hw_uint<16> stg3_rd110_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd110 read pattern: { stg3_update_0[d0, d1] -> stg2[27 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write27 = stg2.stg2_stg2_update_0_write27_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write27;
  return 0;
}

inline hw_uint<16> stg3_rd111_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd111 read pattern: { stg3_update_0[d0, d1] -> stg2[28 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write28 = stg2.stg2_stg2_update_0_write28_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write28;
  return 0;
}

inline hw_uint<16> stg3_rd112_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd112 read pattern: { stg3_update_0[d0, d1] -> stg2[27 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write27 = stg2.stg2_stg2_update_0_write27_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write27;
  return 0;
}

inline hw_uint<16> stg3_rd113_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd113 read pattern: { stg3_update_0[d0, d1] -> stg2[28 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write28 = stg2.stg2_stg2_update_0_write28_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write28;
  return 0;
}

inline hw_uint<16> stg3_rd114_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd114 read pattern: { stg3_update_0[d0, d1] -> stg2[28 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write28 = stg2.stg2_stg2_update_0_write28_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write28;
  return 0;
}

inline hw_uint<16> stg3_rd115_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd115 read pattern: { stg3_update_0[d0, d1] -> stg2[29 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write29 = stg2.stg2_stg2_update_0_write29_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write29;
  return 0;
}

inline hw_uint<16> stg3_rd116_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd116 read pattern: { stg3_update_0[d0, d1] -> stg2[28 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write28 = stg2.stg2_stg2_update_0_write28_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write28;
  return 0;
}

inline hw_uint<16> stg3_rd117_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd117 read pattern: { stg3_update_0[d0, d1] -> stg2[29 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write29 = stg2.stg2_stg2_update_0_write29_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write29;
  return 0;
}

inline hw_uint<16> stg3_rd118_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd118 read pattern: { stg3_update_0[d0, d1] -> stg2[29 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write29 = stg2.stg2_stg2_update_0_write29_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write29;
  return 0;
}

inline hw_uint<16> stg3_rd119_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd119 read pattern: { stg3_update_0[d0, d1] -> stg2[30 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write30 = stg2.stg2_stg2_update_0_write30_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write30;
  return 0;
}

inline hw_uint<16> stg3_rd12_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd12 read pattern: { stg3_update_0[d0, d1] -> stg2[2 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write2 = stg2.stg2_stg2_update_0_write2_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write2;
  return 0;
}

inline hw_uint<16> stg3_rd120_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd120 read pattern: { stg3_update_0[d0, d1] -> stg2[29 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write29 = stg2.stg2_stg2_update_0_write29_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write29;
  return 0;
}

inline hw_uint<16> stg3_rd121_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd121 read pattern: { stg3_update_0[d0, d1] -> stg2[30 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write30 = stg2.stg2_stg2_update_0_write30_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write30;
  return 0;
}

inline hw_uint<16> stg3_rd122_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd122 read pattern: { stg3_update_0[d0, d1] -> stg2[30 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write30 = stg2.stg2_stg2_update_0_write30_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write30;
  return 0;
}

inline hw_uint<16> stg3_rd123_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd123 read pattern: { stg3_update_0[d0, d1] -> stg2[31 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write31 = stg2.stg2_stg2_update_0_write31_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write31;
  return 0;
}

inline hw_uint<16> stg3_rd124_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd124 read pattern: { stg3_update_0[d0, d1] -> stg2[30 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write30 = stg2.stg2_stg2_update_0_write30_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write30;
  return 0;
}

inline hw_uint<16> stg3_rd125_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd125 read pattern: { stg3_update_0[d0, d1] -> stg2[31 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write31 = stg2.stg2_stg2_update_0_write31_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write31;
  return 0;
}

inline hw_uint<16> stg3_rd126_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd126 read pattern: { stg3_update_0[d0, d1] -> stg2[31 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write31 = stg2.stg2_stg2_update_0_write31_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write31;
  return 0;
}

inline hw_uint<16> stg3_rd127_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd127 read pattern: { stg3_update_0[d0, d1] -> stg2[32 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write0 = stg2.stg2_stg2_update_0_write0_merged_banks_4.peek_94();
  return value_stg2_stg2_update_0_write0;
  return 0;
}

inline hw_uint<16> stg3_rd13_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd13 read pattern: { stg3_update_0[d0, d1] -> stg2[3 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write3 = stg2.stg2_stg2_update_0_write3_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write3;
  return 0;
}

inline hw_uint<16> stg3_rd14_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd14 read pattern: { stg3_update_0[d0, d1] -> stg2[3 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write3 = stg2.stg2_stg2_update_0_write3_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write3;
  return 0;
}

inline hw_uint<16> stg3_rd15_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd15 read pattern: { stg3_update_0[d0, d1] -> stg2[4 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write4 = stg2.stg2_stg2_update_0_write4_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write4;
  return 0;
}

inline hw_uint<16> stg3_rd16_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd16 read pattern: { stg3_update_0[d0, d1] -> stg2[3 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write3 = stg2.stg2_stg2_update_0_write3_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write3;
  return 0;
}

inline hw_uint<16> stg3_rd17_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd17 read pattern: { stg3_update_0[d0, d1] -> stg2[4 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write4 = stg2.stg2_stg2_update_0_write4_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write4;
  return 0;
}

inline hw_uint<16> stg3_rd18_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd18 read pattern: { stg3_update_0[d0, d1] -> stg2[4 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write4 = stg2.stg2_stg2_update_0_write4_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write4;
  return 0;
}

inline hw_uint<16> stg3_rd19_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd19 read pattern: { stg3_update_0[d0, d1] -> stg2[5 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write5 = stg2.stg2_stg2_update_0_write5_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write5;
  return 0;
}

inline hw_uint<16> stg3_rd2_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd2 read pattern: { stg3_update_0[d0, d1] -> stg2[32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write0 = stg2.stg2_stg2_update_0_write0_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write0;
  return 0;
}

inline hw_uint<16> stg3_rd20_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd20 read pattern: { stg3_update_0[d0, d1] -> stg2[4 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write4 = stg2.stg2_stg2_update_0_write4_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write4;
  return 0;
}

inline hw_uint<16> stg3_rd21_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd21 read pattern: { stg3_update_0[d0, d1] -> stg2[5 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write5 = stg2.stg2_stg2_update_0_write5_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write5;
  return 0;
}

inline hw_uint<16> stg3_rd22_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd22 read pattern: { stg3_update_0[d0, d1] -> stg2[5 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write5 = stg2.stg2_stg2_update_0_write5_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write5;
  return 0;
}

inline hw_uint<16> stg3_rd23_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd23 read pattern: { stg3_update_0[d0, d1] -> stg2[6 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write6 = stg2.stg2_stg2_update_0_write6_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write6;
  return 0;
}

inline hw_uint<16> stg3_rd24_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd24 read pattern: { stg3_update_0[d0, d1] -> stg2[5 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write5 = stg2.stg2_stg2_update_0_write5_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write5;
  return 0;
}

inline hw_uint<16> stg3_rd25_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd25 read pattern: { stg3_update_0[d0, d1] -> stg2[6 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write6 = stg2.stg2_stg2_update_0_write6_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write6;
  return 0;
}

inline hw_uint<16> stg3_rd26_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd26 read pattern: { stg3_update_0[d0, d1] -> stg2[6 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write6 = stg2.stg2_stg2_update_0_write6_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write6;
  return 0;
}

inline hw_uint<16> stg3_rd27_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd27 read pattern: { stg3_update_0[d0, d1] -> stg2[7 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write7 = stg2.stg2_stg2_update_0_write7_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write7;
  return 0;
}

inline hw_uint<16> stg3_rd28_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd28 read pattern: { stg3_update_0[d0, d1] -> stg2[6 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write6 = stg2.stg2_stg2_update_0_write6_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write6;
  return 0;
}

inline hw_uint<16> stg3_rd29_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd29 read pattern: { stg3_update_0[d0, d1] -> stg2[7 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write7 = stg2.stg2_stg2_update_0_write7_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write7;
  return 0;
}

inline hw_uint<16> stg3_rd3_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd3 read pattern: { stg3_update_0[d0, d1] -> stg2[1 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write1 = stg2.stg2_stg2_update_0_write1_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write1;
  return 0;
}

inline hw_uint<16> stg3_rd30_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd30 read pattern: { stg3_update_0[d0, d1] -> stg2[7 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write7 = stg2.stg2_stg2_update_0_write7_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write7;
  return 0;
}

inline hw_uint<16> stg3_rd31_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd31 read pattern: { stg3_update_0[d0, d1] -> stg2[8 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write8 = stg2.stg2_stg2_update_0_write8_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write8;
  return 0;
}

inline hw_uint<16> stg3_rd32_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd32 read pattern: { stg3_update_0[d0, d1] -> stg2[7 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write7 = stg2.stg2_stg2_update_0_write7_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write7;
  return 0;
}

inline hw_uint<16> stg3_rd33_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd33 read pattern: { stg3_update_0[d0, d1] -> stg2[8 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write8 = stg2.stg2_stg2_update_0_write8_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write8;
  return 0;
}

inline hw_uint<16> stg3_rd34_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd34 read pattern: { stg3_update_0[d0, d1] -> stg2[8 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write8 = stg2.stg2_stg2_update_0_write8_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write8;
  return 0;
}

inline hw_uint<16> stg3_rd35_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd35 read pattern: { stg3_update_0[d0, d1] -> stg2[9 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write9 = stg2.stg2_stg2_update_0_write9_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write9;
  return 0;
}

inline hw_uint<16> stg3_rd36_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd36 read pattern: { stg3_update_0[d0, d1] -> stg2[8 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write8 = stg2.stg2_stg2_update_0_write8_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write8;
  return 0;
}

inline hw_uint<16> stg3_rd37_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd37 read pattern: { stg3_update_0[d0, d1] -> stg2[9 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write9 = stg2.stg2_stg2_update_0_write9_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write9;
  return 0;
}

inline hw_uint<16> stg3_rd38_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd38 read pattern: { stg3_update_0[d0, d1] -> stg2[9 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write9 = stg2.stg2_stg2_update_0_write9_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write9;
  return 0;
}

inline hw_uint<16> stg3_rd39_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd39 read pattern: { stg3_update_0[d0, d1] -> stg2[10 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write10 = stg2.stg2_stg2_update_0_write10_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write10;
  return 0;
}

inline hw_uint<16> stg3_rd4_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd4 read pattern: { stg3_update_0[d0, d1] -> stg2[32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write0 = stg2.stg2_stg2_update_0_write0_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write0;
  return 0;
}

inline hw_uint<16> stg3_rd40_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd40 read pattern: { stg3_update_0[d0, d1] -> stg2[9 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write9 = stg2.stg2_stg2_update_0_write9_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write9;
  return 0;
}

inline hw_uint<16> stg3_rd41_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd41 read pattern: { stg3_update_0[d0, d1] -> stg2[10 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write10 = stg2.stg2_stg2_update_0_write10_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write10;
  return 0;
}

inline hw_uint<16> stg3_rd42_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd42 read pattern: { stg3_update_0[d0, d1] -> stg2[10 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write10 = stg2.stg2_stg2_update_0_write10_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write10;
  return 0;
}

inline hw_uint<16> stg3_rd43_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd43 read pattern: { stg3_update_0[d0, d1] -> stg2[11 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write11 = stg2.stg2_stg2_update_0_write11_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write11;
  return 0;
}

inline hw_uint<16> stg3_rd44_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd44 read pattern: { stg3_update_0[d0, d1] -> stg2[10 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write10 = stg2.stg2_stg2_update_0_write10_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write10;
  return 0;
}

inline hw_uint<16> stg3_rd45_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd45 read pattern: { stg3_update_0[d0, d1] -> stg2[11 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write11 = stg2.stg2_stg2_update_0_write11_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write11;
  return 0;
}

inline hw_uint<16> stg3_rd46_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd46 read pattern: { stg3_update_0[d0, d1] -> stg2[11 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write11 = stg2.stg2_stg2_update_0_write11_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write11;
  return 0;
}

inline hw_uint<16> stg3_rd47_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd47 read pattern: { stg3_update_0[d0, d1] -> stg2[12 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write12 = stg2.stg2_stg2_update_0_write12_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write12;
  return 0;
}

inline hw_uint<16> stg3_rd48_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd48 read pattern: { stg3_update_0[d0, d1] -> stg2[11 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write11 = stg2.stg2_stg2_update_0_write11_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write11;
  return 0;
}

inline hw_uint<16> stg3_rd49_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd49 read pattern: { stg3_update_0[d0, d1] -> stg2[12 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write12 = stg2.stg2_stg2_update_0_write12_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write12;
  return 0;
}

inline hw_uint<16> stg3_rd5_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd5 read pattern: { stg3_update_0[d0, d1] -> stg2[1 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write1 = stg2.stg2_stg2_update_0_write1_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write1;
  return 0;
}

inline hw_uint<16> stg3_rd50_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd50 read pattern: { stg3_update_0[d0, d1] -> stg2[12 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write12 = stg2.stg2_stg2_update_0_write12_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write12;
  return 0;
}

inline hw_uint<16> stg3_rd51_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd51 read pattern: { stg3_update_0[d0, d1] -> stg2[13 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write13 = stg2.stg2_stg2_update_0_write13_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write13;
  return 0;
}

inline hw_uint<16> stg3_rd52_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd52 read pattern: { stg3_update_0[d0, d1] -> stg2[12 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write12 = stg2.stg2_stg2_update_0_write12_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write12;
  return 0;
}

inline hw_uint<16> stg3_rd53_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd53 read pattern: { stg3_update_0[d0, d1] -> stg2[13 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write13 = stg2.stg2_stg2_update_0_write13_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write13;
  return 0;
}

inline hw_uint<16> stg3_rd54_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd54 read pattern: { stg3_update_0[d0, d1] -> stg2[13 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write13 = stg2.stg2_stg2_update_0_write13_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write13;
  return 0;
}

inline hw_uint<16> stg3_rd55_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd55 read pattern: { stg3_update_0[d0, d1] -> stg2[14 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write14 = stg2.stg2_stg2_update_0_write14_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write14;
  return 0;
}

inline hw_uint<16> stg3_rd56_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd56 read pattern: { stg3_update_0[d0, d1] -> stg2[13 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write13 = stg2.stg2_stg2_update_0_write13_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write13;
  return 0;
}

inline hw_uint<16> stg3_rd57_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd57 read pattern: { stg3_update_0[d0, d1] -> stg2[14 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write14 = stg2.stg2_stg2_update_0_write14_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write14;
  return 0;
}

inline hw_uint<16> stg3_rd58_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd58 read pattern: { stg3_update_0[d0, d1] -> stg2[14 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write14 = stg2.stg2_stg2_update_0_write14_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write14;
  return 0;
}

inline hw_uint<16> stg3_rd59_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd59 read pattern: { stg3_update_0[d0, d1] -> stg2[15 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write15 = stg2.stg2_stg2_update_0_write15_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write15;
  return 0;
}

inline hw_uint<16> stg3_rd6_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd6 read pattern: { stg3_update_0[d0, d1] -> stg2[1 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write1 = stg2.stg2_stg2_update_0_write1_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write1;
  return 0;
}

inline hw_uint<16> stg3_rd60_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd60 read pattern: { stg3_update_0[d0, d1] -> stg2[14 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write14 = stg2.stg2_stg2_update_0_write14_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write14;
  return 0;
}

inline hw_uint<16> stg3_rd61_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd61 read pattern: { stg3_update_0[d0, d1] -> stg2[15 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write15 = stg2.stg2_stg2_update_0_write15_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write15;
  return 0;
}

inline hw_uint<16> stg3_rd62_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd62 read pattern: { stg3_update_0[d0, d1] -> stg2[15 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write15 = stg2.stg2_stg2_update_0_write15_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write15;
  return 0;
}

inline hw_uint<16> stg3_rd63_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd63 read pattern: { stg3_update_0[d0, d1] -> stg2[16 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write16 = stg2.stg2_stg2_update_0_write16_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write16;
  return 0;
}

inline hw_uint<16> stg3_rd64_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd64 read pattern: { stg3_update_0[d0, d1] -> stg2[15 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write15 = stg2.stg2_stg2_update_0_write15_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write15;
  return 0;
}

inline hw_uint<16> stg3_rd65_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd65 read pattern: { stg3_update_0[d0, d1] -> stg2[16 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write16 = stg2.stg2_stg2_update_0_write16_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write16;
  return 0;
}

inline hw_uint<16> stg3_rd66_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd66 read pattern: { stg3_update_0[d0, d1] -> stg2[16 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write16 = stg2.stg2_stg2_update_0_write16_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write16;
  return 0;
}

inline hw_uint<16> stg3_rd67_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd67 read pattern: { stg3_update_0[d0, d1] -> stg2[17 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write17 = stg2.stg2_stg2_update_0_write17_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write17;
  return 0;
}

inline hw_uint<16> stg3_rd68_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd68 read pattern: { stg3_update_0[d0, d1] -> stg2[16 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write16 = stg2.stg2_stg2_update_0_write16_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write16;
  return 0;
}

inline hw_uint<16> stg3_rd69_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd69 read pattern: { stg3_update_0[d0, d1] -> stg2[17 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write17 = stg2.stg2_stg2_update_0_write17_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write17;
  return 0;
}

inline hw_uint<16> stg3_rd7_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd7 read pattern: { stg3_update_0[d0, d1] -> stg2[2 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write2 = stg2.stg2_stg2_update_0_write2_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write2;
  return 0;
}

inline hw_uint<16> stg3_rd70_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd70 read pattern: { stg3_update_0[d0, d1] -> stg2[17 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write17 = stg2.stg2_stg2_update_0_write17_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write17;
  return 0;
}

inline hw_uint<16> stg3_rd71_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd71 read pattern: { stg3_update_0[d0, d1] -> stg2[18 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write18 = stg2.stg2_stg2_update_0_write18_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write18;
  return 0;
}

inline hw_uint<16> stg3_rd72_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd72 read pattern: { stg3_update_0[d0, d1] -> stg2[17 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write17 = stg2.stg2_stg2_update_0_write17_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write17;
  return 0;
}

inline hw_uint<16> stg3_rd73_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd73 read pattern: { stg3_update_0[d0, d1] -> stg2[18 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write18 = stg2.stg2_stg2_update_0_write18_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write18;
  return 0;
}

inline hw_uint<16> stg3_rd74_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd74 read pattern: { stg3_update_0[d0, d1] -> stg2[18 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write18 = stg2.stg2_stg2_update_0_write18_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write18;
  return 0;
}

inline hw_uint<16> stg3_rd75_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd75 read pattern: { stg3_update_0[d0, d1] -> stg2[19 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write19 = stg2.stg2_stg2_update_0_write19_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write19;
  return 0;
}

inline hw_uint<16> stg3_rd76_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd76 read pattern: { stg3_update_0[d0, d1] -> stg2[18 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write18 = stg2.stg2_stg2_update_0_write18_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write18;
  return 0;
}

inline hw_uint<16> stg3_rd77_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd77 read pattern: { stg3_update_0[d0, d1] -> stg2[19 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write19 = stg2.stg2_stg2_update_0_write19_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write19;
  return 0;
}

inline hw_uint<16> stg3_rd78_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd78 read pattern: { stg3_update_0[d0, d1] -> stg2[19 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write19 = stg2.stg2_stg2_update_0_write19_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write19;
  return 0;
}

inline hw_uint<16> stg3_rd79_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd79 read pattern: { stg3_update_0[d0, d1] -> stg2[20 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write20 = stg2.stg2_stg2_update_0_write20_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write20;
  return 0;
}

inline hw_uint<16> stg3_rd8_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd8 read pattern: { stg3_update_0[d0, d1] -> stg2[1 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write1 = stg2.stg2_stg2_update_0_write1_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write1;
  return 0;
}

inline hw_uint<16> stg3_rd80_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd80 read pattern: { stg3_update_0[d0, d1] -> stg2[19 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write19 = stg2.stg2_stg2_update_0_write19_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write19;
  return 0;
}

inline hw_uint<16> stg3_rd81_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd81 read pattern: { stg3_update_0[d0, d1] -> stg2[20 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write20 = stg2.stg2_stg2_update_0_write20_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write20;
  return 0;
}

inline hw_uint<16> stg3_rd82_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd82 read pattern: { stg3_update_0[d0, d1] -> stg2[20 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write20 = stg2.stg2_stg2_update_0_write20_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write20;
  return 0;
}

inline hw_uint<16> stg3_rd83_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd83 read pattern: { stg3_update_0[d0, d1] -> stg2[21 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write21 = stg2.stg2_stg2_update_0_write21_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write21;
  return 0;
}

inline hw_uint<16> stg3_rd84_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd84 read pattern: { stg3_update_0[d0, d1] -> stg2[20 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write20 = stg2.stg2_stg2_update_0_write20_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write20;
  return 0;
}

inline hw_uint<16> stg3_rd85_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd85 read pattern: { stg3_update_0[d0, d1] -> stg2[21 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write21 = stg2.stg2_stg2_update_0_write21_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write21;
  return 0;
}

inline hw_uint<16> stg3_rd86_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd86 read pattern: { stg3_update_0[d0, d1] -> stg2[21 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write21 = stg2.stg2_stg2_update_0_write21_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write21;
  return 0;
}

inline hw_uint<16> stg3_rd87_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd87 read pattern: { stg3_update_0[d0, d1] -> stg2[22 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write22 = stg2.stg2_stg2_update_0_write22_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write22;
  return 0;
}

inline hw_uint<16> stg3_rd88_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd88 read pattern: { stg3_update_0[d0, d1] -> stg2[21 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write21 = stg2.stg2_stg2_update_0_write21_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write21;
  return 0;
}

inline hw_uint<16> stg3_rd89_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd89 read pattern: { stg3_update_0[d0, d1] -> stg2[22 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write22 = stg2.stg2_stg2_update_0_write22_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write22;
  return 0;
}

inline hw_uint<16> stg3_rd9_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd9 read pattern: { stg3_update_0[d0, d1] -> stg2[2 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write2 = stg2.stg2_stg2_update_0_write2_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write2;
  return 0;
}

inline hw_uint<16> stg3_rd90_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd90 read pattern: { stg3_update_0[d0, d1] -> stg2[22 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write22 = stg2.stg2_stg2_update_0_write22_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write22;
  return 0;
}

inline hw_uint<16> stg3_rd91_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd91 read pattern: { stg3_update_0[d0, d1] -> stg2[23 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write23 = stg2.stg2_stg2_update_0_write23_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write23;
  return 0;
}

inline hw_uint<16> stg3_rd92_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd92 read pattern: { stg3_update_0[d0, d1] -> stg2[22 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write22 = stg2.stg2_stg2_update_0_write22_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write22;
  return 0;
}

inline hw_uint<16> stg3_rd93_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd93 read pattern: { stg3_update_0[d0, d1] -> stg2[23 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write23 = stg2.stg2_stg2_update_0_write23_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write23;
  return 0;
}

inline hw_uint<16> stg3_rd94_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd94 read pattern: { stg3_update_0[d0, d1] -> stg2[23 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write23 = stg2.stg2_stg2_update_0_write23_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write23;
  return 0;
}

inline hw_uint<16> stg3_rd95_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd95 read pattern: { stg3_update_0[d0, d1] -> stg2[24 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write24 = stg2.stg2_stg2_update_0_write24_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write24;
  return 0;
}

inline hw_uint<16> stg3_rd96_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd96 read pattern: { stg3_update_0[d0, d1] -> stg2[23 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write23 = stg2.stg2_stg2_update_0_write23_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write23;
  return 0;
}

inline hw_uint<16> stg3_rd97_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd97 read pattern: { stg3_update_0[d0, d1] -> stg2[24 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write24 = stg2.stg2_stg2_update_0_write24_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write24;
  return 0;
}

inline hw_uint<16> stg3_rd98_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd98 read pattern: { stg3_update_0[d0, d1] -> stg2[24 + 32d0, 1 + d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write24 = stg2.stg2_stg2_update_0_write24_merged_banks_4.peek_1();
  return value_stg2_stg2_update_0_write24;
  return 0;
}

inline hw_uint<16> stg3_rd99_select(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_rd99 read pattern: { stg3_update_0[d0, d1] -> stg2[25 + 32d0, d1] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Read schedule : { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  // Write schedule: { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
  auto value_stg2_stg2_update_0_write25 = stg2.stg2_stg2_update_0_write25_merged_banks_4.peek_95();
  return value_stg2_stg2_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg2_update_0_write
//	stg2_stg2_update_0_write0
//	stg2_stg2_update_0_write1
//	stg2_stg2_update_0_write2
//	stg2_stg2_update_0_write3
//	stg2_stg2_update_0_write4
//	stg2_stg2_update_0_write5
//	stg2_stg2_update_0_write6
//	stg2_stg2_update_0_write7
//	stg2_stg2_update_0_write8
//	stg2_stg2_update_0_write9
//	stg2_stg2_update_0_write10
//	stg2_stg2_update_0_write11
//	stg2_stg2_update_0_write12
//	stg2_stg2_update_0_write13
//	stg2_stg2_update_0_write14
//	stg2_stg2_update_0_write15
//	stg2_stg2_update_0_write16
//	stg2_stg2_update_0_write17
//	stg2_stg2_update_0_write18
//	stg2_stg2_update_0_write19
//	stg2_stg2_update_0_write20
//	stg2_stg2_update_0_write21
//	stg2_stg2_update_0_write22
//	stg2_stg2_update_0_write23
//	stg2_stg2_update_0_write24
//	stg2_stg2_update_0_write25
//	stg2_stg2_update_0_write26
//	stg2_stg2_update_0_write27
//	stg2_stg2_update_0_write28
//	stg2_stg2_update_0_write29
//	stg2_stg2_update_0_write30
//	stg2_stg2_update_0_write31
inline void stg2_stg2_update_0_write_bundle_write(hw_uint<512>& stg2_update_0_write, stg2_cache& stg2, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg2_stg2_update_0_write0_res = stg2_update_0_write.extract<0, 15>();
	stg2_stg2_update_0_write0_write(stg2_stg2_update_0_write0_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write1_res = stg2_update_0_write.extract<16, 31>();
	stg2_stg2_update_0_write1_write(stg2_stg2_update_0_write1_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write2_res = stg2_update_0_write.extract<32, 47>();
	stg2_stg2_update_0_write2_write(stg2_stg2_update_0_write2_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write3_res = stg2_update_0_write.extract<48, 63>();
	stg2_stg2_update_0_write3_write(stg2_stg2_update_0_write3_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write4_res = stg2_update_0_write.extract<64, 79>();
	stg2_stg2_update_0_write4_write(stg2_stg2_update_0_write4_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write5_res = stg2_update_0_write.extract<80, 95>();
	stg2_stg2_update_0_write5_write(stg2_stg2_update_0_write5_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write6_res = stg2_update_0_write.extract<96, 111>();
	stg2_stg2_update_0_write6_write(stg2_stg2_update_0_write6_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write7_res = stg2_update_0_write.extract<112, 127>();
	stg2_stg2_update_0_write7_write(stg2_stg2_update_0_write7_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write8_res = stg2_update_0_write.extract<128, 143>();
	stg2_stg2_update_0_write8_write(stg2_stg2_update_0_write8_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write9_res = stg2_update_0_write.extract<144, 159>();
	stg2_stg2_update_0_write9_write(stg2_stg2_update_0_write9_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write10_res = stg2_update_0_write.extract<160, 175>();
	stg2_stg2_update_0_write10_write(stg2_stg2_update_0_write10_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write11_res = stg2_update_0_write.extract<176, 191>();
	stg2_stg2_update_0_write11_write(stg2_stg2_update_0_write11_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write12_res = stg2_update_0_write.extract<192, 207>();
	stg2_stg2_update_0_write12_write(stg2_stg2_update_0_write12_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write13_res = stg2_update_0_write.extract<208, 223>();
	stg2_stg2_update_0_write13_write(stg2_stg2_update_0_write13_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write14_res = stg2_update_0_write.extract<224, 239>();
	stg2_stg2_update_0_write14_write(stg2_stg2_update_0_write14_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write15_res = stg2_update_0_write.extract<240, 255>();
	stg2_stg2_update_0_write15_write(stg2_stg2_update_0_write15_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write16_res = stg2_update_0_write.extract<256, 271>();
	stg2_stg2_update_0_write16_write(stg2_stg2_update_0_write16_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write17_res = stg2_update_0_write.extract<272, 287>();
	stg2_stg2_update_0_write17_write(stg2_stg2_update_0_write17_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write18_res = stg2_update_0_write.extract<288, 303>();
	stg2_stg2_update_0_write18_write(stg2_stg2_update_0_write18_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write19_res = stg2_update_0_write.extract<304, 319>();
	stg2_stg2_update_0_write19_write(stg2_stg2_update_0_write19_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write20_res = stg2_update_0_write.extract<320, 335>();
	stg2_stg2_update_0_write20_write(stg2_stg2_update_0_write20_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write21_res = stg2_update_0_write.extract<336, 351>();
	stg2_stg2_update_0_write21_write(stg2_stg2_update_0_write21_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write22_res = stg2_update_0_write.extract<352, 367>();
	stg2_stg2_update_0_write22_write(stg2_stg2_update_0_write22_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write23_res = stg2_update_0_write.extract<368, 383>();
	stg2_stg2_update_0_write23_write(stg2_stg2_update_0_write23_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write24_res = stg2_update_0_write.extract<384, 399>();
	stg2_stg2_update_0_write24_write(stg2_stg2_update_0_write24_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write25_res = stg2_update_0_write.extract<400, 415>();
	stg2_stg2_update_0_write25_write(stg2_stg2_update_0_write25_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write26_res = stg2_update_0_write.extract<416, 431>();
	stg2_stg2_update_0_write26_write(stg2_stg2_update_0_write26_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write27_res = stg2_update_0_write.extract<432, 447>();
	stg2_stg2_update_0_write27_write(stg2_stg2_update_0_write27_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write28_res = stg2_update_0_write.extract<448, 463>();
	stg2_stg2_update_0_write28_write(stg2_stg2_update_0_write28_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write29_res = stg2_update_0_write.extract<464, 479>();
	stg2_stg2_update_0_write29_write(stg2_stg2_update_0_write29_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write30_res = stg2_update_0_write.extract<480, 495>();
	stg2_stg2_update_0_write30_write(stg2_stg2_update_0_write30_res, stg2, d0, d1, dynamic_address);
	hw_uint<16> stg2_stg2_update_0_write31_res = stg2_update_0_write.extract<496, 511>();
	stg2_stg2_update_0_write31_write(stg2_stg2_update_0_write31_res, stg2, d0, d1, dynamic_address);
}

// stg3_update_0_read
//	stg3_rd0
//	stg3_rd1
//	stg3_rd2
//	stg3_rd3
//	stg3_rd4
//	stg3_rd5
//	stg3_rd6
//	stg3_rd7
//	stg3_rd8
//	stg3_rd9
//	stg3_rd10
//	stg3_rd11
//	stg3_rd12
//	stg3_rd13
//	stg3_rd14
//	stg3_rd15
//	stg3_rd16
//	stg3_rd17
//	stg3_rd18
//	stg3_rd19
//	stg3_rd20
//	stg3_rd21
//	stg3_rd22
//	stg3_rd23
//	stg3_rd24
//	stg3_rd25
//	stg3_rd26
//	stg3_rd27
//	stg3_rd28
//	stg3_rd29
//	stg3_rd30
//	stg3_rd31
//	stg3_rd32
//	stg3_rd33
//	stg3_rd34
//	stg3_rd35
//	stg3_rd36
//	stg3_rd37
//	stg3_rd38
//	stg3_rd39
//	stg3_rd40
//	stg3_rd41
//	stg3_rd42
//	stg3_rd43
//	stg3_rd44
//	stg3_rd45
//	stg3_rd46
//	stg3_rd47
//	stg3_rd48
//	stg3_rd49
//	stg3_rd50
//	stg3_rd51
//	stg3_rd52
//	stg3_rd53
//	stg3_rd54
//	stg3_rd55
//	stg3_rd56
//	stg3_rd57
//	stg3_rd58
//	stg3_rd59
//	stg3_rd60
//	stg3_rd61
//	stg3_rd62
//	stg3_rd63
//	stg3_rd64
//	stg3_rd65
//	stg3_rd66
//	stg3_rd67
//	stg3_rd68
//	stg3_rd69
//	stg3_rd70
//	stg3_rd71
//	stg3_rd72
//	stg3_rd73
//	stg3_rd74
//	stg3_rd75
//	stg3_rd76
//	stg3_rd77
//	stg3_rd78
//	stg3_rd79
//	stg3_rd80
//	stg3_rd81
//	stg3_rd82
//	stg3_rd83
//	stg3_rd84
//	stg3_rd85
//	stg3_rd86
//	stg3_rd87
//	stg3_rd88
//	stg3_rd89
//	stg3_rd90
//	stg3_rd91
//	stg3_rd92
//	stg3_rd93
//	stg3_rd94
//	stg3_rd95
//	stg3_rd96
//	stg3_rd97
//	stg3_rd98
//	stg3_rd99
//	stg3_rd100
//	stg3_rd101
//	stg3_rd102
//	stg3_rd103
//	stg3_rd104
//	stg3_rd105
//	stg3_rd106
//	stg3_rd107
//	stg3_rd108
//	stg3_rd109
//	stg3_rd110
//	stg3_rd111
//	stg3_rd112
//	stg3_rd113
//	stg3_rd114
//	stg3_rd115
//	stg3_rd116
//	stg3_rd117
//	stg3_rd118
//	stg3_rd119
//	stg3_rd120
//	stg3_rd121
//	stg3_rd122
//	stg3_rd123
//	stg3_rd124
//	stg3_rd125
//	stg3_rd126
//	stg3_rd127
inline hw_uint<2048> stg2_stg3_update_0_read_bundle_read(stg2_cache& stg2, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg3_rd0
    // stg3_rd1
    // stg3_rd2
    // stg3_rd3
    // stg3_rd4
    // stg3_rd5
    // stg3_rd6
    // stg3_rd7
    // stg3_rd8
    // stg3_rd9
    // stg3_rd10
    // stg3_rd11
    // stg3_rd12
    // stg3_rd13
    // stg3_rd14
    // stg3_rd15
    // stg3_rd16
    // stg3_rd17
    // stg3_rd18
    // stg3_rd19
    // stg3_rd20
    // stg3_rd21
    // stg3_rd22
    // stg3_rd23
    // stg3_rd24
    // stg3_rd25
    // stg3_rd26
    // stg3_rd27
    // stg3_rd28
    // stg3_rd29
    // stg3_rd30
    // stg3_rd31
    // stg3_rd32
    // stg3_rd33
    // stg3_rd34
    // stg3_rd35
    // stg3_rd36
    // stg3_rd37
    // stg3_rd38
    // stg3_rd39
    // stg3_rd40
    // stg3_rd41
    // stg3_rd42
    // stg3_rd43
    // stg3_rd44
    // stg3_rd45
    // stg3_rd46
    // stg3_rd47
    // stg3_rd48
    // stg3_rd49
    // stg3_rd50
    // stg3_rd51
    // stg3_rd52
    // stg3_rd53
    // stg3_rd54
    // stg3_rd55
    // stg3_rd56
    // stg3_rd57
    // stg3_rd58
    // stg3_rd59
    // stg3_rd60
    // stg3_rd61
    // stg3_rd62
    // stg3_rd63
    // stg3_rd64
    // stg3_rd65
    // stg3_rd66
    // stg3_rd67
    // stg3_rd68
    // stg3_rd69
    // stg3_rd70
    // stg3_rd71
    // stg3_rd72
    // stg3_rd73
    // stg3_rd74
    // stg3_rd75
    // stg3_rd76
    // stg3_rd77
    // stg3_rd78
    // stg3_rd79
    // stg3_rd80
    // stg3_rd81
    // stg3_rd82
    // stg3_rd83
    // stg3_rd84
    // stg3_rd85
    // stg3_rd86
    // stg3_rd87
    // stg3_rd88
    // stg3_rd89
    // stg3_rd90
    // stg3_rd91
    // stg3_rd92
    // stg3_rd93
    // stg3_rd94
    // stg3_rd95
    // stg3_rd96
    // stg3_rd97
    // stg3_rd98
    // stg3_rd99
    // stg3_rd100
    // stg3_rd101
    // stg3_rd102
    // stg3_rd103
    // stg3_rd104
    // stg3_rd105
    // stg3_rd106
    // stg3_rd107
    // stg3_rd108
    // stg3_rd109
    // stg3_rd110
    // stg3_rd111
    // stg3_rd112
    // stg3_rd113
    // stg3_rd114
    // stg3_rd115
    // stg3_rd116
    // stg3_rd117
    // stg3_rd118
    // stg3_rd119
    // stg3_rd120
    // stg3_rd121
    // stg3_rd122
    // stg3_rd123
    // stg3_rd124
    // stg3_rd125
    // stg3_rd126
    // stg3_rd127

	hw_uint<2048> result;
	hw_uint<16> stg3_rd0_res = stg3_rd0_select(stg2, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg3_rd0_res);
	hw_uint<16> stg3_rd1_res = stg3_rd1_select(stg2, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg3_rd1_res);
	hw_uint<16> stg3_rd2_res = stg3_rd2_select(stg2, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg3_rd2_res);
	hw_uint<16> stg3_rd3_res = stg3_rd3_select(stg2, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg3_rd3_res);
	hw_uint<16> stg3_rd4_res = stg3_rd4_select(stg2, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg3_rd4_res);
	hw_uint<16> stg3_rd5_res = stg3_rd5_select(stg2, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg3_rd5_res);
	hw_uint<16> stg3_rd6_res = stg3_rd6_select(stg2, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg3_rd6_res);
	hw_uint<16> stg3_rd7_res = stg3_rd7_select(stg2, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg3_rd7_res);
	hw_uint<16> stg3_rd8_res = stg3_rd8_select(stg2, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg3_rd8_res);
	hw_uint<16> stg3_rd9_res = stg3_rd9_select(stg2, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg3_rd9_res);
	hw_uint<16> stg3_rd10_res = stg3_rd10_select(stg2, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg3_rd10_res);
	hw_uint<16> stg3_rd11_res = stg3_rd11_select(stg2, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg3_rd11_res);
	hw_uint<16> stg3_rd12_res = stg3_rd12_select(stg2, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg3_rd12_res);
	hw_uint<16> stg3_rd13_res = stg3_rd13_select(stg2, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg3_rd13_res);
	hw_uint<16> stg3_rd14_res = stg3_rd14_select(stg2, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg3_rd14_res);
	hw_uint<16> stg3_rd15_res = stg3_rd15_select(stg2, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg3_rd15_res);
	hw_uint<16> stg3_rd16_res = stg3_rd16_select(stg2, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg3_rd16_res);
	hw_uint<16> stg3_rd17_res = stg3_rd17_select(stg2, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg3_rd17_res);
	hw_uint<16> stg3_rd18_res = stg3_rd18_select(stg2, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg3_rd18_res);
	hw_uint<16> stg3_rd19_res = stg3_rd19_select(stg2, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg3_rd19_res);
	hw_uint<16> stg3_rd20_res = stg3_rd20_select(stg2, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg3_rd20_res);
	hw_uint<16> stg3_rd21_res = stg3_rd21_select(stg2, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg3_rd21_res);
	hw_uint<16> stg3_rd22_res = stg3_rd22_select(stg2, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg3_rd22_res);
	hw_uint<16> stg3_rd23_res = stg3_rd23_select(stg2, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg3_rd23_res);
	hw_uint<16> stg3_rd24_res = stg3_rd24_select(stg2, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg3_rd24_res);
	hw_uint<16> stg3_rd25_res = stg3_rd25_select(stg2, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg3_rd25_res);
	hw_uint<16> stg3_rd26_res = stg3_rd26_select(stg2, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg3_rd26_res);
	hw_uint<16> stg3_rd27_res = stg3_rd27_select(stg2, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg3_rd27_res);
	hw_uint<16> stg3_rd28_res = stg3_rd28_select(stg2, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg3_rd28_res);
	hw_uint<16> stg3_rd29_res = stg3_rd29_select(stg2, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg3_rd29_res);
	hw_uint<16> stg3_rd30_res = stg3_rd30_select(stg2, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg3_rd30_res);
	hw_uint<16> stg3_rd31_res = stg3_rd31_select(stg2, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg3_rd31_res);
	hw_uint<16> stg3_rd32_res = stg3_rd32_select(stg2, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg3_rd32_res);
	hw_uint<16> stg3_rd33_res = stg3_rd33_select(stg2, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg3_rd33_res);
	hw_uint<16> stg3_rd34_res = stg3_rd34_select(stg2, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg3_rd34_res);
	hw_uint<16> stg3_rd35_res = stg3_rd35_select(stg2, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg3_rd35_res);
	hw_uint<16> stg3_rd36_res = stg3_rd36_select(stg2, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg3_rd36_res);
	hw_uint<16> stg3_rd37_res = stg3_rd37_select(stg2, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg3_rd37_res);
	hw_uint<16> stg3_rd38_res = stg3_rd38_select(stg2, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg3_rd38_res);
	hw_uint<16> stg3_rd39_res = stg3_rd39_select(stg2, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg3_rd39_res);
	hw_uint<16> stg3_rd40_res = stg3_rd40_select(stg2, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg3_rd40_res);
	hw_uint<16> stg3_rd41_res = stg3_rd41_select(stg2, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg3_rd41_res);
	hw_uint<16> stg3_rd42_res = stg3_rd42_select(stg2, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg3_rd42_res);
	hw_uint<16> stg3_rd43_res = stg3_rd43_select(stg2, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg3_rd43_res);
	hw_uint<16> stg3_rd44_res = stg3_rd44_select(stg2, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg3_rd44_res);
	hw_uint<16> stg3_rd45_res = stg3_rd45_select(stg2, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg3_rd45_res);
	hw_uint<16> stg3_rd46_res = stg3_rd46_select(stg2, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg3_rd46_res);
	hw_uint<16> stg3_rd47_res = stg3_rd47_select(stg2, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg3_rd47_res);
	hw_uint<16> stg3_rd48_res = stg3_rd48_select(stg2, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg3_rd48_res);
	hw_uint<16> stg3_rd49_res = stg3_rd49_select(stg2, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg3_rd49_res);
	hw_uint<16> stg3_rd50_res = stg3_rd50_select(stg2, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg3_rd50_res);
	hw_uint<16> stg3_rd51_res = stg3_rd51_select(stg2, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg3_rd51_res);
	hw_uint<16> stg3_rd52_res = stg3_rd52_select(stg2, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg3_rd52_res);
	hw_uint<16> stg3_rd53_res = stg3_rd53_select(stg2, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg3_rd53_res);
	hw_uint<16> stg3_rd54_res = stg3_rd54_select(stg2, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg3_rd54_res);
	hw_uint<16> stg3_rd55_res = stg3_rd55_select(stg2, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg3_rd55_res);
	hw_uint<16> stg3_rd56_res = stg3_rd56_select(stg2, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg3_rd56_res);
	hw_uint<16> stg3_rd57_res = stg3_rd57_select(stg2, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg3_rd57_res);
	hw_uint<16> stg3_rd58_res = stg3_rd58_select(stg2, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg3_rd58_res);
	hw_uint<16> stg3_rd59_res = stg3_rd59_select(stg2, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg3_rd59_res);
	hw_uint<16> stg3_rd60_res = stg3_rd60_select(stg2, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg3_rd60_res);
	hw_uint<16> stg3_rd61_res = stg3_rd61_select(stg2, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg3_rd61_res);
	hw_uint<16> stg3_rd62_res = stg3_rd62_select(stg2, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg3_rd62_res);
	hw_uint<16> stg3_rd63_res = stg3_rd63_select(stg2, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg3_rd63_res);
	hw_uint<16> stg3_rd64_res = stg3_rd64_select(stg2, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg3_rd64_res);
	hw_uint<16> stg3_rd65_res = stg3_rd65_select(stg2, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg3_rd65_res);
	hw_uint<16> stg3_rd66_res = stg3_rd66_select(stg2, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg3_rd66_res);
	hw_uint<16> stg3_rd67_res = stg3_rd67_select(stg2, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg3_rd67_res);
	hw_uint<16> stg3_rd68_res = stg3_rd68_select(stg2, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg3_rd68_res);
	hw_uint<16> stg3_rd69_res = stg3_rd69_select(stg2, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg3_rd69_res);
	hw_uint<16> stg3_rd70_res = stg3_rd70_select(stg2, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg3_rd70_res);
	hw_uint<16> stg3_rd71_res = stg3_rd71_select(stg2, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg3_rd71_res);
	hw_uint<16> stg3_rd72_res = stg3_rd72_select(stg2, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg3_rd72_res);
	hw_uint<16> stg3_rd73_res = stg3_rd73_select(stg2, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg3_rd73_res);
	hw_uint<16> stg3_rd74_res = stg3_rd74_select(stg2, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg3_rd74_res);
	hw_uint<16> stg3_rd75_res = stg3_rd75_select(stg2, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg3_rd75_res);
	hw_uint<16> stg3_rd76_res = stg3_rd76_select(stg2, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg3_rd76_res);
	hw_uint<16> stg3_rd77_res = stg3_rd77_select(stg2, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg3_rd77_res);
	hw_uint<16> stg3_rd78_res = stg3_rd78_select(stg2, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg3_rd78_res);
	hw_uint<16> stg3_rd79_res = stg3_rd79_select(stg2, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg3_rd79_res);
	hw_uint<16> stg3_rd80_res = stg3_rd80_select(stg2, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg3_rd80_res);
	hw_uint<16> stg3_rd81_res = stg3_rd81_select(stg2, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg3_rd81_res);
	hw_uint<16> stg3_rd82_res = stg3_rd82_select(stg2, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg3_rd82_res);
	hw_uint<16> stg3_rd83_res = stg3_rd83_select(stg2, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg3_rd83_res);
	hw_uint<16> stg3_rd84_res = stg3_rd84_select(stg2, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg3_rd84_res);
	hw_uint<16> stg3_rd85_res = stg3_rd85_select(stg2, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg3_rd85_res);
	hw_uint<16> stg3_rd86_res = stg3_rd86_select(stg2, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg3_rd86_res);
	hw_uint<16> stg3_rd87_res = stg3_rd87_select(stg2, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg3_rd87_res);
	hw_uint<16> stg3_rd88_res = stg3_rd88_select(stg2, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg3_rd88_res);
	hw_uint<16> stg3_rd89_res = stg3_rd89_select(stg2, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg3_rd89_res);
	hw_uint<16> stg3_rd90_res = stg3_rd90_select(stg2, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg3_rd90_res);
	hw_uint<16> stg3_rd91_res = stg3_rd91_select(stg2, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg3_rd91_res);
	hw_uint<16> stg3_rd92_res = stg3_rd92_select(stg2, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg3_rd92_res);
	hw_uint<16> stg3_rd93_res = stg3_rd93_select(stg2, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg3_rd93_res);
	hw_uint<16> stg3_rd94_res = stg3_rd94_select(stg2, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg3_rd94_res);
	hw_uint<16> stg3_rd95_res = stg3_rd95_select(stg2, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg3_rd95_res);
	hw_uint<16> stg3_rd96_res = stg3_rd96_select(stg2, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg3_rd96_res);
	hw_uint<16> stg3_rd97_res = stg3_rd97_select(stg2, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg3_rd97_res);
	hw_uint<16> stg3_rd98_res = stg3_rd98_select(stg2, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg3_rd98_res);
	hw_uint<16> stg3_rd99_res = stg3_rd99_select(stg2, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg3_rd99_res);
	hw_uint<16> stg3_rd100_res = stg3_rd100_select(stg2, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg3_rd100_res);
	hw_uint<16> stg3_rd101_res = stg3_rd101_select(stg2, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg3_rd101_res);
	hw_uint<16> stg3_rd102_res = stg3_rd102_select(stg2, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg3_rd102_res);
	hw_uint<16> stg3_rd103_res = stg3_rd103_select(stg2, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg3_rd103_res);
	hw_uint<16> stg3_rd104_res = stg3_rd104_select(stg2, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg3_rd104_res);
	hw_uint<16> stg3_rd105_res = stg3_rd105_select(stg2, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg3_rd105_res);
	hw_uint<16> stg3_rd106_res = stg3_rd106_select(stg2, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg3_rd106_res);
	hw_uint<16> stg3_rd107_res = stg3_rd107_select(stg2, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg3_rd107_res);
	hw_uint<16> stg3_rd108_res = stg3_rd108_select(stg2, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg3_rd108_res);
	hw_uint<16> stg3_rd109_res = stg3_rd109_select(stg2, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg3_rd109_res);
	hw_uint<16> stg3_rd110_res = stg3_rd110_select(stg2, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg3_rd110_res);
	hw_uint<16> stg3_rd111_res = stg3_rd111_select(stg2, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg3_rd111_res);
	hw_uint<16> stg3_rd112_res = stg3_rd112_select(stg2, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg3_rd112_res);
	hw_uint<16> stg3_rd113_res = stg3_rd113_select(stg2, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg3_rd113_res);
	hw_uint<16> stg3_rd114_res = stg3_rd114_select(stg2, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg3_rd114_res);
	hw_uint<16> stg3_rd115_res = stg3_rd115_select(stg2, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg3_rd115_res);
	hw_uint<16> stg3_rd116_res = stg3_rd116_select(stg2, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg3_rd116_res);
	hw_uint<16> stg3_rd117_res = stg3_rd117_select(stg2, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg3_rd117_res);
	hw_uint<16> stg3_rd118_res = stg3_rd118_select(stg2, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg3_rd118_res);
	hw_uint<16> stg3_rd119_res = stg3_rd119_select(stg2, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg3_rd119_res);
	hw_uint<16> stg3_rd120_res = stg3_rd120_select(stg2, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg3_rd120_res);
	hw_uint<16> stg3_rd121_res = stg3_rd121_select(stg2, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg3_rd121_res);
	hw_uint<16> stg3_rd122_res = stg3_rd122_select(stg2, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg3_rd122_res);
	hw_uint<16> stg3_rd123_res = stg3_rd123_select(stg2, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg3_rd123_res);
	hw_uint<16> stg3_rd124_res = stg3_rd124_select(stg2, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg3_rd124_res);
	hw_uint<16> stg3_rd125_res = stg3_rd125_select(stg2, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg3_rd125_res);
	hw_uint<16> stg3_rd126_res = stg3_rd126_select(stg2, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg3_rd126_res);
	hw_uint<16> stg3_rd127_res = stg3_rd127_select(stg2, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg3_rd127_res);
	return result;
}

struct stg3_stg3_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-480, 2400], [0, 1094]}
	// Capacity: 94
	// # of read delays: 4
  // 0, 1, 92, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 90> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_91() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_92() {
		return f4;
	}

	inline hw_uint<16> peek_93() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 90
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 90 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-479, 2369], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-470, 2378], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-469, 2379], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-468, 2380], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-467, 2381], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-466, 2382], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-465, 2383], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-464, 2384], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-463, 2385], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-462, 2386], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-461, 2387], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-478, 2370], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-460, 2388], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-459, 2389], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-458, 2390], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-457, 2391], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-456, 2392], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-455, 2393], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-454, 2394], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-453, 2395], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-452, 2396], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-451, 2397], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-477, 2371], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-450, 2398], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-481, 2399], [0, 1095]}
	// Capacity: 95
	// # of read delays: 4
  // 0, 1, 93, 94
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}

	inline hw_uint<16> peek_94() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-476, 2372], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-475, 2373], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-474, 2374], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-473, 2375], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-472, 2376], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-471, 2377], [0, 1095]}
	// Capacity: 94
	// # of read delays: 3
  // 0, 1, 93
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 91> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_92() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_93() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 91
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 91 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_cache {
  // # of banks: 32
  stg3_stg3_update_0_write0_merged_banks_4_cache stg3_stg3_update_0_write0_merged_banks_4;
  stg3_stg3_update_0_write1_merged_banks_4_cache stg3_stg3_update_0_write1_merged_banks_4;
  stg3_stg3_update_0_write10_merged_banks_4_cache stg3_stg3_update_0_write10_merged_banks_4;
  stg3_stg3_update_0_write11_merged_banks_4_cache stg3_stg3_update_0_write11_merged_banks_4;
  stg3_stg3_update_0_write12_merged_banks_4_cache stg3_stg3_update_0_write12_merged_banks_4;
  stg3_stg3_update_0_write13_merged_banks_4_cache stg3_stg3_update_0_write13_merged_banks_4;
  stg3_stg3_update_0_write14_merged_banks_4_cache stg3_stg3_update_0_write14_merged_banks_4;
  stg3_stg3_update_0_write15_merged_banks_4_cache stg3_stg3_update_0_write15_merged_banks_4;
  stg3_stg3_update_0_write16_merged_banks_4_cache stg3_stg3_update_0_write16_merged_banks_4;
  stg3_stg3_update_0_write17_merged_banks_4_cache stg3_stg3_update_0_write17_merged_banks_4;
  stg3_stg3_update_0_write18_merged_banks_4_cache stg3_stg3_update_0_write18_merged_banks_4;
  stg3_stg3_update_0_write19_merged_banks_4_cache stg3_stg3_update_0_write19_merged_banks_4;
  stg3_stg3_update_0_write2_merged_banks_4_cache stg3_stg3_update_0_write2_merged_banks_4;
  stg3_stg3_update_0_write20_merged_banks_4_cache stg3_stg3_update_0_write20_merged_banks_4;
  stg3_stg3_update_0_write21_merged_banks_4_cache stg3_stg3_update_0_write21_merged_banks_4;
  stg3_stg3_update_0_write22_merged_banks_4_cache stg3_stg3_update_0_write22_merged_banks_4;
  stg3_stg3_update_0_write23_merged_banks_4_cache stg3_stg3_update_0_write23_merged_banks_4;
  stg3_stg3_update_0_write24_merged_banks_4_cache stg3_stg3_update_0_write24_merged_banks_4;
  stg3_stg3_update_0_write25_merged_banks_4_cache stg3_stg3_update_0_write25_merged_banks_4;
  stg3_stg3_update_0_write26_merged_banks_4_cache stg3_stg3_update_0_write26_merged_banks_4;
  stg3_stg3_update_0_write27_merged_banks_4_cache stg3_stg3_update_0_write27_merged_banks_4;
  stg3_stg3_update_0_write28_merged_banks_4_cache stg3_stg3_update_0_write28_merged_banks_4;
  stg3_stg3_update_0_write29_merged_banks_4_cache stg3_stg3_update_0_write29_merged_banks_4;
  stg3_stg3_update_0_write3_merged_banks_4_cache stg3_stg3_update_0_write3_merged_banks_4;
  stg3_stg3_update_0_write30_merged_banks_4_cache stg3_stg3_update_0_write30_merged_banks_4;
  stg3_stg3_update_0_write31_merged_banks_4_cache stg3_stg3_update_0_write31_merged_banks_4;
  stg3_stg3_update_0_write4_merged_banks_4_cache stg3_stg3_update_0_write4_merged_banks_4;
  stg3_stg3_update_0_write5_merged_banks_4_cache stg3_stg3_update_0_write5_merged_banks_4;
  stg3_stg3_update_0_write6_merged_banks_4_cache stg3_stg3_update_0_write6_merged_banks_4;
  stg3_stg3_update_0_write7_merged_banks_4_cache stg3_stg3_update_0_write7_merged_banks_4;
  stg3_stg3_update_0_write8_merged_banks_4_cache stg3_stg3_update_0_write8_merged_banks_4;
  stg3_stg3_update_0_write9_merged_banks_4_cache stg3_stg3_update_0_write9_merged_banks_4;
};



inline void stg3_stg3_update_0_write0_write(hw_uint<16>& stg3_stg3_update_0_write0, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write0_merged_banks_4.push(stg3_stg3_update_0_write0);
}

inline void stg3_stg3_update_0_write1_write(hw_uint<16>& stg3_stg3_update_0_write1, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write1_merged_banks_4.push(stg3_stg3_update_0_write1);
}

inline void stg3_stg3_update_0_write10_write(hw_uint<16>& stg3_stg3_update_0_write10, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write10_merged_banks_4.push(stg3_stg3_update_0_write10);
}

inline void stg3_stg3_update_0_write11_write(hw_uint<16>& stg3_stg3_update_0_write11, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write11_merged_banks_4.push(stg3_stg3_update_0_write11);
}

inline void stg3_stg3_update_0_write12_write(hw_uint<16>& stg3_stg3_update_0_write12, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write12_merged_banks_4.push(stg3_stg3_update_0_write12);
}

inline void stg3_stg3_update_0_write13_write(hw_uint<16>& stg3_stg3_update_0_write13, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write13_merged_banks_4.push(stg3_stg3_update_0_write13);
}

inline void stg3_stg3_update_0_write14_write(hw_uint<16>& stg3_stg3_update_0_write14, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write14_merged_banks_4.push(stg3_stg3_update_0_write14);
}

inline void stg3_stg3_update_0_write15_write(hw_uint<16>& stg3_stg3_update_0_write15, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write15_merged_banks_4.push(stg3_stg3_update_0_write15);
}

inline void stg3_stg3_update_0_write16_write(hw_uint<16>& stg3_stg3_update_0_write16, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write16_merged_banks_4.push(stg3_stg3_update_0_write16);
}

inline void stg3_stg3_update_0_write17_write(hw_uint<16>& stg3_stg3_update_0_write17, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write17_merged_banks_4.push(stg3_stg3_update_0_write17);
}

inline void stg3_stg3_update_0_write18_write(hw_uint<16>& stg3_stg3_update_0_write18, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write18_merged_banks_4.push(stg3_stg3_update_0_write18);
}

inline void stg3_stg3_update_0_write19_write(hw_uint<16>& stg3_stg3_update_0_write19, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write19_merged_banks_4.push(stg3_stg3_update_0_write19);
}

inline void stg3_stg3_update_0_write2_write(hw_uint<16>& stg3_stg3_update_0_write2, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write2_merged_banks_4.push(stg3_stg3_update_0_write2);
}

inline void stg3_stg3_update_0_write20_write(hw_uint<16>& stg3_stg3_update_0_write20, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write20_merged_banks_4.push(stg3_stg3_update_0_write20);
}

inline void stg3_stg3_update_0_write21_write(hw_uint<16>& stg3_stg3_update_0_write21, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write21_merged_banks_4.push(stg3_stg3_update_0_write21);
}

inline void stg3_stg3_update_0_write22_write(hw_uint<16>& stg3_stg3_update_0_write22, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write22_merged_banks_4.push(stg3_stg3_update_0_write22);
}

inline void stg3_stg3_update_0_write23_write(hw_uint<16>& stg3_stg3_update_0_write23, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write23_merged_banks_4.push(stg3_stg3_update_0_write23);
}

inline void stg3_stg3_update_0_write24_write(hw_uint<16>& stg3_stg3_update_0_write24, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write24_merged_banks_4.push(stg3_stg3_update_0_write24);
}

inline void stg3_stg3_update_0_write25_write(hw_uint<16>& stg3_stg3_update_0_write25, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write25_merged_banks_4.push(stg3_stg3_update_0_write25);
}

inline void stg3_stg3_update_0_write26_write(hw_uint<16>& stg3_stg3_update_0_write26, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write26_merged_banks_4.push(stg3_stg3_update_0_write26);
}

inline void stg3_stg3_update_0_write27_write(hw_uint<16>& stg3_stg3_update_0_write27, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write27_merged_banks_4.push(stg3_stg3_update_0_write27);
}

inline void stg3_stg3_update_0_write28_write(hw_uint<16>& stg3_stg3_update_0_write28, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write28_merged_banks_4.push(stg3_stg3_update_0_write28);
}

inline void stg3_stg3_update_0_write29_write(hw_uint<16>& stg3_stg3_update_0_write29, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write29_merged_banks_4.push(stg3_stg3_update_0_write29);
}

inline void stg3_stg3_update_0_write3_write(hw_uint<16>& stg3_stg3_update_0_write3, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write3_merged_banks_4.push(stg3_stg3_update_0_write3);
}

inline void stg3_stg3_update_0_write30_write(hw_uint<16>& stg3_stg3_update_0_write30, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write30_merged_banks_4.push(stg3_stg3_update_0_write30);
}

inline void stg3_stg3_update_0_write31_write(hw_uint<16>& stg3_stg3_update_0_write31, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write31_merged_banks_4.push(stg3_stg3_update_0_write31);
}

inline void stg3_stg3_update_0_write4_write(hw_uint<16>& stg3_stg3_update_0_write4, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write4_merged_banks_4.push(stg3_stg3_update_0_write4);
}

inline void stg3_stg3_update_0_write5_write(hw_uint<16>& stg3_stg3_update_0_write5, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write5_merged_banks_4.push(stg3_stg3_update_0_write5);
}

inline void stg3_stg3_update_0_write6_write(hw_uint<16>& stg3_stg3_update_0_write6, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write6_merged_banks_4.push(stg3_stg3_update_0_write6);
}

inline void stg3_stg3_update_0_write7_write(hw_uint<16>& stg3_stg3_update_0_write7, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write7_merged_banks_4.push(stg3_stg3_update_0_write7);
}

inline void stg3_stg3_update_0_write8_write(hw_uint<16>& stg3_stg3_update_0_write8, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write8_merged_banks_4.push(stg3_stg3_update_0_write8);
}

inline void stg3_stg3_update_0_write9_write(hw_uint<16>& stg3_stg3_update_0_write9, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  stg3.stg3_stg3_update_0_write9_merged_banks_4.push(stg3_stg3_update_0_write9);
}

inline hw_uint<16> stg4_rd0_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd0 read pattern: { stg4_update_0[d0, d1] -> stg3[-1 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write31 = stg3.stg3_stg3_update_0_write31_merged_banks_4.peek_94();
  return value_stg3_stg3_update_0_write31;
  return 0;
}

inline hw_uint<16> stg4_rd1_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd1 read pattern: { stg4_update_0[d0, d1] -> stg3[32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write0 = stg3.stg3_stg3_update_0_write0_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write0;
  return 0;
}

inline hw_uint<16> stg4_rd10_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd10 read pattern: { stg4_update_0[d0, d1] -> stg3[2 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write2 = stg3.stg3_stg3_update_0_write2_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write2;
  return 0;
}

inline hw_uint<16> stg4_rd100_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd100 read pattern: { stg4_update_0[d0, d1] -> stg3[24 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write24 = stg3.stg3_stg3_update_0_write24_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write24;
  return 0;
}

inline hw_uint<16> stg4_rd101_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd101 read pattern: { stg4_update_0[d0, d1] -> stg3[25 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write25 = stg3.stg3_stg3_update_0_write25_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write25;
  return 0;
}

inline hw_uint<16> stg4_rd102_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd102 read pattern: { stg4_update_0[d0, d1] -> stg3[25 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write25 = stg3.stg3_stg3_update_0_write25_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write25;
  return 0;
}

inline hw_uint<16> stg4_rd103_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd103 read pattern: { stg4_update_0[d0, d1] -> stg3[26 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write26 = stg3.stg3_stg3_update_0_write26_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write26;
  return 0;
}

inline hw_uint<16> stg4_rd104_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd104 read pattern: { stg4_update_0[d0, d1] -> stg3[25 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write25 = stg3.stg3_stg3_update_0_write25_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write25;
  return 0;
}

inline hw_uint<16> stg4_rd105_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd105 read pattern: { stg4_update_0[d0, d1] -> stg3[26 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write26 = stg3.stg3_stg3_update_0_write26_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write26;
  return 0;
}

inline hw_uint<16> stg4_rd106_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd106 read pattern: { stg4_update_0[d0, d1] -> stg3[26 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write26 = stg3.stg3_stg3_update_0_write26_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write26;
  return 0;
}

inline hw_uint<16> stg4_rd107_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd107 read pattern: { stg4_update_0[d0, d1] -> stg3[27 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write27 = stg3.stg3_stg3_update_0_write27_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write27;
  return 0;
}

inline hw_uint<16> stg4_rd108_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd108 read pattern: { stg4_update_0[d0, d1] -> stg3[26 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write26 = stg3.stg3_stg3_update_0_write26_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write26;
  return 0;
}

inline hw_uint<16> stg4_rd109_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd109 read pattern: { stg4_update_0[d0, d1] -> stg3[27 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write27 = stg3.stg3_stg3_update_0_write27_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write27;
  return 0;
}

inline hw_uint<16> stg4_rd11_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd11 read pattern: { stg4_update_0[d0, d1] -> stg3[3 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write3 = stg3.stg3_stg3_update_0_write3_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write3;
  return 0;
}

inline hw_uint<16> stg4_rd110_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd110 read pattern: { stg4_update_0[d0, d1] -> stg3[27 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write27 = stg3.stg3_stg3_update_0_write27_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write27;
  return 0;
}

inline hw_uint<16> stg4_rd111_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd111 read pattern: { stg4_update_0[d0, d1] -> stg3[28 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write28 = stg3.stg3_stg3_update_0_write28_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write28;
  return 0;
}

inline hw_uint<16> stg4_rd112_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd112 read pattern: { stg4_update_0[d0, d1] -> stg3[27 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write27 = stg3.stg3_stg3_update_0_write27_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write27;
  return 0;
}

inline hw_uint<16> stg4_rd113_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd113 read pattern: { stg4_update_0[d0, d1] -> stg3[28 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write28 = stg3.stg3_stg3_update_0_write28_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write28;
  return 0;
}

inline hw_uint<16> stg4_rd114_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd114 read pattern: { stg4_update_0[d0, d1] -> stg3[28 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write28 = stg3.stg3_stg3_update_0_write28_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write28;
  return 0;
}

inline hw_uint<16> stg4_rd115_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd115 read pattern: { stg4_update_0[d0, d1] -> stg3[29 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write29 = stg3.stg3_stg3_update_0_write29_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write29;
  return 0;
}

inline hw_uint<16> stg4_rd116_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd116 read pattern: { stg4_update_0[d0, d1] -> stg3[28 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write28 = stg3.stg3_stg3_update_0_write28_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write28;
  return 0;
}

inline hw_uint<16> stg4_rd117_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd117 read pattern: { stg4_update_0[d0, d1] -> stg3[29 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write29 = stg3.stg3_stg3_update_0_write29_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write29;
  return 0;
}

inline hw_uint<16> stg4_rd118_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd118 read pattern: { stg4_update_0[d0, d1] -> stg3[29 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write29 = stg3.stg3_stg3_update_0_write29_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write29;
  return 0;
}

inline hw_uint<16> stg4_rd119_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd119 read pattern: { stg4_update_0[d0, d1] -> stg3[30 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write30 = stg3.stg3_stg3_update_0_write30_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write30;
  return 0;
}

inline hw_uint<16> stg4_rd12_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd12 read pattern: { stg4_update_0[d0, d1] -> stg3[2 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write2 = stg3.stg3_stg3_update_0_write2_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write2;
  return 0;
}

inline hw_uint<16> stg4_rd120_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd120 read pattern: { stg4_update_0[d0, d1] -> stg3[29 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write29 = stg3.stg3_stg3_update_0_write29_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write29;
  return 0;
}

inline hw_uint<16> stg4_rd121_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd121 read pattern: { stg4_update_0[d0, d1] -> stg3[30 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write30 = stg3.stg3_stg3_update_0_write30_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write30;
  return 0;
}

inline hw_uint<16> stg4_rd122_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd122 read pattern: { stg4_update_0[d0, d1] -> stg3[30 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write30 = stg3.stg3_stg3_update_0_write30_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write30;
  return 0;
}

inline hw_uint<16> stg4_rd123_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd123 read pattern: { stg4_update_0[d0, d1] -> stg3[31 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write31 = stg3.stg3_stg3_update_0_write31_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write31;
  return 0;
}

inline hw_uint<16> stg4_rd124_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd124 read pattern: { stg4_update_0[d0, d1] -> stg3[30 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write30 = stg3.stg3_stg3_update_0_write30_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write30;
  return 0;
}

inline hw_uint<16> stg4_rd125_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd125 read pattern: { stg4_update_0[d0, d1] -> stg3[31 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write31 = stg3.stg3_stg3_update_0_write31_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write31;
  return 0;
}

inline hw_uint<16> stg4_rd126_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd126 read pattern: { stg4_update_0[d0, d1] -> stg3[31 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write31 = stg3.stg3_stg3_update_0_write31_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write31;
  return 0;
}

inline hw_uint<16> stg4_rd127_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd127 read pattern: { stg4_update_0[d0, d1] -> stg3[32 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write0 = stg3.stg3_stg3_update_0_write0_merged_banks_4.peek_92();
  return value_stg3_stg3_update_0_write0;
  return 0;
}

inline hw_uint<16> stg4_rd13_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd13 read pattern: { stg4_update_0[d0, d1] -> stg3[3 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write3 = stg3.stg3_stg3_update_0_write3_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write3;
  return 0;
}

inline hw_uint<16> stg4_rd14_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd14 read pattern: { stg4_update_0[d0, d1] -> stg3[3 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write3 = stg3.stg3_stg3_update_0_write3_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write3;
  return 0;
}

inline hw_uint<16> stg4_rd15_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd15 read pattern: { stg4_update_0[d0, d1] -> stg3[4 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write4 = stg3.stg3_stg3_update_0_write4_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write4;
  return 0;
}

inline hw_uint<16> stg4_rd16_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd16 read pattern: { stg4_update_0[d0, d1] -> stg3[3 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write3 = stg3.stg3_stg3_update_0_write3_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write3;
  return 0;
}

inline hw_uint<16> stg4_rd17_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd17 read pattern: { stg4_update_0[d0, d1] -> stg3[4 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write4 = stg3.stg3_stg3_update_0_write4_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write4;
  return 0;
}

inline hw_uint<16> stg4_rd18_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd18 read pattern: { stg4_update_0[d0, d1] -> stg3[4 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write4 = stg3.stg3_stg3_update_0_write4_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write4;
  return 0;
}

inline hw_uint<16> stg4_rd19_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd19 read pattern: { stg4_update_0[d0, d1] -> stg3[5 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write5 = stg3.stg3_stg3_update_0_write5_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write5;
  return 0;
}

inline hw_uint<16> stg4_rd2_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd2 read pattern: { stg4_update_0[d0, d1] -> stg3[32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write0 = stg3.stg3_stg3_update_0_write0_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write0;
  return 0;
}

inline hw_uint<16> stg4_rd20_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd20 read pattern: { stg4_update_0[d0, d1] -> stg3[4 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write4 = stg3.stg3_stg3_update_0_write4_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write4;
  return 0;
}

inline hw_uint<16> stg4_rd21_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd21 read pattern: { stg4_update_0[d0, d1] -> stg3[5 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write5 = stg3.stg3_stg3_update_0_write5_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write5;
  return 0;
}

inline hw_uint<16> stg4_rd22_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd22 read pattern: { stg4_update_0[d0, d1] -> stg3[5 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write5 = stg3.stg3_stg3_update_0_write5_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write5;
  return 0;
}

inline hw_uint<16> stg4_rd23_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd23 read pattern: { stg4_update_0[d0, d1] -> stg3[6 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write6 = stg3.stg3_stg3_update_0_write6_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write6;
  return 0;
}

inline hw_uint<16> stg4_rd24_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd24 read pattern: { stg4_update_0[d0, d1] -> stg3[5 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write5 = stg3.stg3_stg3_update_0_write5_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write5;
  return 0;
}

inline hw_uint<16> stg4_rd25_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd25 read pattern: { stg4_update_0[d0, d1] -> stg3[6 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write6 = stg3.stg3_stg3_update_0_write6_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write6;
  return 0;
}

inline hw_uint<16> stg4_rd26_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd26 read pattern: { stg4_update_0[d0, d1] -> stg3[6 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write6 = stg3.stg3_stg3_update_0_write6_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write6;
  return 0;
}

inline hw_uint<16> stg4_rd27_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd27 read pattern: { stg4_update_0[d0, d1] -> stg3[7 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write7 = stg3.stg3_stg3_update_0_write7_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write7;
  return 0;
}

inline hw_uint<16> stg4_rd28_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd28 read pattern: { stg4_update_0[d0, d1] -> stg3[6 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write6 = stg3.stg3_stg3_update_0_write6_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write6;
  return 0;
}

inline hw_uint<16> stg4_rd29_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd29 read pattern: { stg4_update_0[d0, d1] -> stg3[7 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write7 = stg3.stg3_stg3_update_0_write7_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write7;
  return 0;
}

inline hw_uint<16> stg4_rd3_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd3 read pattern: { stg4_update_0[d0, d1] -> stg3[1 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write1 = stg3.stg3_stg3_update_0_write1_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write1;
  return 0;
}

inline hw_uint<16> stg4_rd30_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd30 read pattern: { stg4_update_0[d0, d1] -> stg3[7 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write7 = stg3.stg3_stg3_update_0_write7_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write7;
  return 0;
}

inline hw_uint<16> stg4_rd31_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd31 read pattern: { stg4_update_0[d0, d1] -> stg3[8 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write8 = stg3.stg3_stg3_update_0_write8_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write8;
  return 0;
}

inline hw_uint<16> stg4_rd32_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd32 read pattern: { stg4_update_0[d0, d1] -> stg3[7 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write7 = stg3.stg3_stg3_update_0_write7_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write7;
  return 0;
}

inline hw_uint<16> stg4_rd33_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd33 read pattern: { stg4_update_0[d0, d1] -> stg3[8 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write8 = stg3.stg3_stg3_update_0_write8_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write8;
  return 0;
}

inline hw_uint<16> stg4_rd34_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd34 read pattern: { stg4_update_0[d0, d1] -> stg3[8 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write8 = stg3.stg3_stg3_update_0_write8_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write8;
  return 0;
}

inline hw_uint<16> stg4_rd35_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd35 read pattern: { stg4_update_0[d0, d1] -> stg3[9 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write9 = stg3.stg3_stg3_update_0_write9_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write9;
  return 0;
}

inline hw_uint<16> stg4_rd36_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd36 read pattern: { stg4_update_0[d0, d1] -> stg3[8 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write8 = stg3.stg3_stg3_update_0_write8_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write8;
  return 0;
}

inline hw_uint<16> stg4_rd37_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd37 read pattern: { stg4_update_0[d0, d1] -> stg3[9 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write9 = stg3.stg3_stg3_update_0_write9_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write9;
  return 0;
}

inline hw_uint<16> stg4_rd38_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd38 read pattern: { stg4_update_0[d0, d1] -> stg3[9 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write9 = stg3.stg3_stg3_update_0_write9_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write9;
  return 0;
}

inline hw_uint<16> stg4_rd39_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd39 read pattern: { stg4_update_0[d0, d1] -> stg3[10 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write10 = stg3.stg3_stg3_update_0_write10_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write10;
  return 0;
}

inline hw_uint<16> stg4_rd4_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd4 read pattern: { stg4_update_0[d0, d1] -> stg3[32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write0 = stg3.stg3_stg3_update_0_write0_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write0;
  return 0;
}

inline hw_uint<16> stg4_rd40_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd40 read pattern: { stg4_update_0[d0, d1] -> stg3[9 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write9 = stg3.stg3_stg3_update_0_write9_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write9;
  return 0;
}

inline hw_uint<16> stg4_rd41_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd41 read pattern: { stg4_update_0[d0, d1] -> stg3[10 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write10 = stg3.stg3_stg3_update_0_write10_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write10;
  return 0;
}

inline hw_uint<16> stg4_rd42_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd42 read pattern: { stg4_update_0[d0, d1] -> stg3[10 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write10 = stg3.stg3_stg3_update_0_write10_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write10;
  return 0;
}

inline hw_uint<16> stg4_rd43_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd43 read pattern: { stg4_update_0[d0, d1] -> stg3[11 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write11 = stg3.stg3_stg3_update_0_write11_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write11;
  return 0;
}

inline hw_uint<16> stg4_rd44_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd44 read pattern: { stg4_update_0[d0, d1] -> stg3[10 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write10 = stg3.stg3_stg3_update_0_write10_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write10;
  return 0;
}

inline hw_uint<16> stg4_rd45_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd45 read pattern: { stg4_update_0[d0, d1] -> stg3[11 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write11 = stg3.stg3_stg3_update_0_write11_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write11;
  return 0;
}

inline hw_uint<16> stg4_rd46_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd46 read pattern: { stg4_update_0[d0, d1] -> stg3[11 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write11 = stg3.stg3_stg3_update_0_write11_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write11;
  return 0;
}

inline hw_uint<16> stg4_rd47_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd47 read pattern: { stg4_update_0[d0, d1] -> stg3[12 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write12 = stg3.stg3_stg3_update_0_write12_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write12;
  return 0;
}

inline hw_uint<16> stg4_rd48_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd48 read pattern: { stg4_update_0[d0, d1] -> stg3[11 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write11 = stg3.stg3_stg3_update_0_write11_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write11;
  return 0;
}

inline hw_uint<16> stg4_rd49_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd49 read pattern: { stg4_update_0[d0, d1] -> stg3[12 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write12 = stg3.stg3_stg3_update_0_write12_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write12;
  return 0;
}

inline hw_uint<16> stg4_rd5_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd5 read pattern: { stg4_update_0[d0, d1] -> stg3[1 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write1 = stg3.stg3_stg3_update_0_write1_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write1;
  return 0;
}

inline hw_uint<16> stg4_rd50_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd50 read pattern: { stg4_update_0[d0, d1] -> stg3[12 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write12 = stg3.stg3_stg3_update_0_write12_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write12;
  return 0;
}

inline hw_uint<16> stg4_rd51_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd51 read pattern: { stg4_update_0[d0, d1] -> stg3[13 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write13 = stg3.stg3_stg3_update_0_write13_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write13;
  return 0;
}

inline hw_uint<16> stg4_rd52_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd52 read pattern: { stg4_update_0[d0, d1] -> stg3[12 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write12 = stg3.stg3_stg3_update_0_write12_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write12;
  return 0;
}

inline hw_uint<16> stg4_rd53_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd53 read pattern: { stg4_update_0[d0, d1] -> stg3[13 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write13 = stg3.stg3_stg3_update_0_write13_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write13;
  return 0;
}

inline hw_uint<16> stg4_rd54_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd54 read pattern: { stg4_update_0[d0, d1] -> stg3[13 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write13 = stg3.stg3_stg3_update_0_write13_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write13;
  return 0;
}

inline hw_uint<16> stg4_rd55_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd55 read pattern: { stg4_update_0[d0, d1] -> stg3[14 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write14 = stg3.stg3_stg3_update_0_write14_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write14;
  return 0;
}

inline hw_uint<16> stg4_rd56_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd56 read pattern: { stg4_update_0[d0, d1] -> stg3[13 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write13 = stg3.stg3_stg3_update_0_write13_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write13;
  return 0;
}

inline hw_uint<16> stg4_rd57_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd57 read pattern: { stg4_update_0[d0, d1] -> stg3[14 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write14 = stg3.stg3_stg3_update_0_write14_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write14;
  return 0;
}

inline hw_uint<16> stg4_rd58_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd58 read pattern: { stg4_update_0[d0, d1] -> stg3[14 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write14 = stg3.stg3_stg3_update_0_write14_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write14;
  return 0;
}

inline hw_uint<16> stg4_rd59_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd59 read pattern: { stg4_update_0[d0, d1] -> stg3[15 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write15 = stg3.stg3_stg3_update_0_write15_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write15;
  return 0;
}

inline hw_uint<16> stg4_rd6_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd6 read pattern: { stg4_update_0[d0, d1] -> stg3[1 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write1 = stg3.stg3_stg3_update_0_write1_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write1;
  return 0;
}

inline hw_uint<16> stg4_rd60_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd60 read pattern: { stg4_update_0[d0, d1] -> stg3[14 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write14 = stg3.stg3_stg3_update_0_write14_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write14;
  return 0;
}

inline hw_uint<16> stg4_rd61_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd61 read pattern: { stg4_update_0[d0, d1] -> stg3[15 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write15 = stg3.stg3_stg3_update_0_write15_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write15;
  return 0;
}

inline hw_uint<16> stg4_rd62_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd62 read pattern: { stg4_update_0[d0, d1] -> stg3[15 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write15 = stg3.stg3_stg3_update_0_write15_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write15;
  return 0;
}

inline hw_uint<16> stg4_rd63_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd63 read pattern: { stg4_update_0[d0, d1] -> stg3[16 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write16 = stg3.stg3_stg3_update_0_write16_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write16;
  return 0;
}

inline hw_uint<16> stg4_rd64_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd64 read pattern: { stg4_update_0[d0, d1] -> stg3[15 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write15 = stg3.stg3_stg3_update_0_write15_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write15;
  return 0;
}

inline hw_uint<16> stg4_rd65_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd65 read pattern: { stg4_update_0[d0, d1] -> stg3[16 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write16 = stg3.stg3_stg3_update_0_write16_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write16;
  return 0;
}

inline hw_uint<16> stg4_rd66_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd66 read pattern: { stg4_update_0[d0, d1] -> stg3[16 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write16 = stg3.stg3_stg3_update_0_write16_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write16;
  return 0;
}

inline hw_uint<16> stg4_rd67_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd67 read pattern: { stg4_update_0[d0, d1] -> stg3[17 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write17 = stg3.stg3_stg3_update_0_write17_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write17;
  return 0;
}

inline hw_uint<16> stg4_rd68_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd68 read pattern: { stg4_update_0[d0, d1] -> stg3[16 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write16 = stg3.stg3_stg3_update_0_write16_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write16;
  return 0;
}

inline hw_uint<16> stg4_rd69_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd69 read pattern: { stg4_update_0[d0, d1] -> stg3[17 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write17 = stg3.stg3_stg3_update_0_write17_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write17;
  return 0;
}

inline hw_uint<16> stg4_rd7_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd7 read pattern: { stg4_update_0[d0, d1] -> stg3[2 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write2 = stg3.stg3_stg3_update_0_write2_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write2;
  return 0;
}

inline hw_uint<16> stg4_rd70_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd70 read pattern: { stg4_update_0[d0, d1] -> stg3[17 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write17 = stg3.stg3_stg3_update_0_write17_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write17;
  return 0;
}

inline hw_uint<16> stg4_rd71_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd71 read pattern: { stg4_update_0[d0, d1] -> stg3[18 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write18 = stg3.stg3_stg3_update_0_write18_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write18;
  return 0;
}

inline hw_uint<16> stg4_rd72_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd72 read pattern: { stg4_update_0[d0, d1] -> stg3[17 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write17 = stg3.stg3_stg3_update_0_write17_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write17;
  return 0;
}

inline hw_uint<16> stg4_rd73_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd73 read pattern: { stg4_update_0[d0, d1] -> stg3[18 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write18 = stg3.stg3_stg3_update_0_write18_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write18;
  return 0;
}

inline hw_uint<16> stg4_rd74_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd74 read pattern: { stg4_update_0[d0, d1] -> stg3[18 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write18 = stg3.stg3_stg3_update_0_write18_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write18;
  return 0;
}

inline hw_uint<16> stg4_rd75_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd75 read pattern: { stg4_update_0[d0, d1] -> stg3[19 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write19 = stg3.stg3_stg3_update_0_write19_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write19;
  return 0;
}

inline hw_uint<16> stg4_rd76_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd76 read pattern: { stg4_update_0[d0, d1] -> stg3[18 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write18 = stg3.stg3_stg3_update_0_write18_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write18;
  return 0;
}

inline hw_uint<16> stg4_rd77_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd77 read pattern: { stg4_update_0[d0, d1] -> stg3[19 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write19 = stg3.stg3_stg3_update_0_write19_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write19;
  return 0;
}

inline hw_uint<16> stg4_rd78_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd78 read pattern: { stg4_update_0[d0, d1] -> stg3[19 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write19 = stg3.stg3_stg3_update_0_write19_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write19;
  return 0;
}

inline hw_uint<16> stg4_rd79_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd79 read pattern: { stg4_update_0[d0, d1] -> stg3[20 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write20 = stg3.stg3_stg3_update_0_write20_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write20;
  return 0;
}

inline hw_uint<16> stg4_rd8_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd8 read pattern: { stg4_update_0[d0, d1] -> stg3[1 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write1 = stg3.stg3_stg3_update_0_write1_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write1;
  return 0;
}

inline hw_uint<16> stg4_rd80_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd80 read pattern: { stg4_update_0[d0, d1] -> stg3[19 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write19 = stg3.stg3_stg3_update_0_write19_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write19;
  return 0;
}

inline hw_uint<16> stg4_rd81_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd81 read pattern: { stg4_update_0[d0, d1] -> stg3[20 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write20 = stg3.stg3_stg3_update_0_write20_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write20;
  return 0;
}

inline hw_uint<16> stg4_rd82_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd82 read pattern: { stg4_update_0[d0, d1] -> stg3[20 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write20 = stg3.stg3_stg3_update_0_write20_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write20;
  return 0;
}

inline hw_uint<16> stg4_rd83_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd83 read pattern: { stg4_update_0[d0, d1] -> stg3[21 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write21 = stg3.stg3_stg3_update_0_write21_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write21;
  return 0;
}

inline hw_uint<16> stg4_rd84_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd84 read pattern: { stg4_update_0[d0, d1] -> stg3[20 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write20 = stg3.stg3_stg3_update_0_write20_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write20;
  return 0;
}

inline hw_uint<16> stg4_rd85_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd85 read pattern: { stg4_update_0[d0, d1] -> stg3[21 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write21 = stg3.stg3_stg3_update_0_write21_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write21;
  return 0;
}

inline hw_uint<16> stg4_rd86_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd86 read pattern: { stg4_update_0[d0, d1] -> stg3[21 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write21 = stg3.stg3_stg3_update_0_write21_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write21;
  return 0;
}

inline hw_uint<16> stg4_rd87_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd87 read pattern: { stg4_update_0[d0, d1] -> stg3[22 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write22 = stg3.stg3_stg3_update_0_write22_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write22;
  return 0;
}

inline hw_uint<16> stg4_rd88_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd88 read pattern: { stg4_update_0[d0, d1] -> stg3[21 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write21 = stg3.stg3_stg3_update_0_write21_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write21;
  return 0;
}

inline hw_uint<16> stg4_rd89_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd89 read pattern: { stg4_update_0[d0, d1] -> stg3[22 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write22 = stg3.stg3_stg3_update_0_write22_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write22;
  return 0;
}

inline hw_uint<16> stg4_rd9_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd9 read pattern: { stg4_update_0[d0, d1] -> stg3[2 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write2 = stg3.stg3_stg3_update_0_write2_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write2;
  return 0;
}

inline hw_uint<16> stg4_rd90_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd90 read pattern: { stg4_update_0[d0, d1] -> stg3[22 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write22 = stg3.stg3_stg3_update_0_write22_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write22;
  return 0;
}

inline hw_uint<16> stg4_rd91_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd91 read pattern: { stg4_update_0[d0, d1] -> stg3[23 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write23 = stg3.stg3_stg3_update_0_write23_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write23;
  return 0;
}

inline hw_uint<16> stg4_rd92_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd92 read pattern: { stg4_update_0[d0, d1] -> stg3[22 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write22 = stg3.stg3_stg3_update_0_write22_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write22;
  return 0;
}

inline hw_uint<16> stg4_rd93_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd93 read pattern: { stg4_update_0[d0, d1] -> stg3[23 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write23 = stg3.stg3_stg3_update_0_write23_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write23;
  return 0;
}

inline hw_uint<16> stg4_rd94_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd94 read pattern: { stg4_update_0[d0, d1] -> stg3[23 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write23 = stg3.stg3_stg3_update_0_write23_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write23;
  return 0;
}

inline hw_uint<16> stg4_rd95_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd95 read pattern: { stg4_update_0[d0, d1] -> stg3[24 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write24 = stg3.stg3_stg3_update_0_write24_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write24;
  return 0;
}

inline hw_uint<16> stg4_rd96_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd96 read pattern: { stg4_update_0[d0, d1] -> stg3[23 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write23 = stg3.stg3_stg3_update_0_write23_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write23;
  return 0;
}

inline hw_uint<16> stg4_rd97_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd97 read pattern: { stg4_update_0[d0, d1] -> stg3[24 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write24 = stg3.stg3_stg3_update_0_write24_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write24;
  return 0;
}

inline hw_uint<16> stg4_rd98_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd98 read pattern: { stg4_update_0[d0, d1] -> stg3[24 + 32d0, 1 + d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write24 = stg3.stg3_stg3_update_0_write24_merged_banks_4.peek_1();
  return value_stg3_stg3_update_0_write24;
  return 0;
}

inline hw_uint<16> stg4_rd99_select(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_rd99 read pattern: { stg4_update_0[d0, d1] -> stg3[25 + 32d0, d1] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Read schedule : { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  // Write schedule: { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
  auto value_stg3_stg3_update_0_write25 = stg3.stg3_stg3_update_0_write25_merged_banks_4.peek_93();
  return value_stg3_stg3_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg3_update_0_write
//	stg3_stg3_update_0_write0
//	stg3_stg3_update_0_write1
//	stg3_stg3_update_0_write2
//	stg3_stg3_update_0_write3
//	stg3_stg3_update_0_write4
//	stg3_stg3_update_0_write5
//	stg3_stg3_update_0_write6
//	stg3_stg3_update_0_write7
//	stg3_stg3_update_0_write8
//	stg3_stg3_update_0_write9
//	stg3_stg3_update_0_write10
//	stg3_stg3_update_0_write11
//	stg3_stg3_update_0_write12
//	stg3_stg3_update_0_write13
//	stg3_stg3_update_0_write14
//	stg3_stg3_update_0_write15
//	stg3_stg3_update_0_write16
//	stg3_stg3_update_0_write17
//	stg3_stg3_update_0_write18
//	stg3_stg3_update_0_write19
//	stg3_stg3_update_0_write20
//	stg3_stg3_update_0_write21
//	stg3_stg3_update_0_write22
//	stg3_stg3_update_0_write23
//	stg3_stg3_update_0_write24
//	stg3_stg3_update_0_write25
//	stg3_stg3_update_0_write26
//	stg3_stg3_update_0_write27
//	stg3_stg3_update_0_write28
//	stg3_stg3_update_0_write29
//	stg3_stg3_update_0_write30
//	stg3_stg3_update_0_write31
inline void stg3_stg3_update_0_write_bundle_write(hw_uint<512>& stg3_update_0_write, stg3_cache& stg3, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg3_stg3_update_0_write0_res = stg3_update_0_write.extract<0, 15>();
	stg3_stg3_update_0_write0_write(stg3_stg3_update_0_write0_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write1_res = stg3_update_0_write.extract<16, 31>();
	stg3_stg3_update_0_write1_write(stg3_stg3_update_0_write1_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write2_res = stg3_update_0_write.extract<32, 47>();
	stg3_stg3_update_0_write2_write(stg3_stg3_update_0_write2_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write3_res = stg3_update_0_write.extract<48, 63>();
	stg3_stg3_update_0_write3_write(stg3_stg3_update_0_write3_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write4_res = stg3_update_0_write.extract<64, 79>();
	stg3_stg3_update_0_write4_write(stg3_stg3_update_0_write4_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write5_res = stg3_update_0_write.extract<80, 95>();
	stg3_stg3_update_0_write5_write(stg3_stg3_update_0_write5_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write6_res = stg3_update_0_write.extract<96, 111>();
	stg3_stg3_update_0_write6_write(stg3_stg3_update_0_write6_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write7_res = stg3_update_0_write.extract<112, 127>();
	stg3_stg3_update_0_write7_write(stg3_stg3_update_0_write7_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write8_res = stg3_update_0_write.extract<128, 143>();
	stg3_stg3_update_0_write8_write(stg3_stg3_update_0_write8_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write9_res = stg3_update_0_write.extract<144, 159>();
	stg3_stg3_update_0_write9_write(stg3_stg3_update_0_write9_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write10_res = stg3_update_0_write.extract<160, 175>();
	stg3_stg3_update_0_write10_write(stg3_stg3_update_0_write10_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write11_res = stg3_update_0_write.extract<176, 191>();
	stg3_stg3_update_0_write11_write(stg3_stg3_update_0_write11_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write12_res = stg3_update_0_write.extract<192, 207>();
	stg3_stg3_update_0_write12_write(stg3_stg3_update_0_write12_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write13_res = stg3_update_0_write.extract<208, 223>();
	stg3_stg3_update_0_write13_write(stg3_stg3_update_0_write13_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write14_res = stg3_update_0_write.extract<224, 239>();
	stg3_stg3_update_0_write14_write(stg3_stg3_update_0_write14_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write15_res = stg3_update_0_write.extract<240, 255>();
	stg3_stg3_update_0_write15_write(stg3_stg3_update_0_write15_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write16_res = stg3_update_0_write.extract<256, 271>();
	stg3_stg3_update_0_write16_write(stg3_stg3_update_0_write16_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write17_res = stg3_update_0_write.extract<272, 287>();
	stg3_stg3_update_0_write17_write(stg3_stg3_update_0_write17_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write18_res = stg3_update_0_write.extract<288, 303>();
	stg3_stg3_update_0_write18_write(stg3_stg3_update_0_write18_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write19_res = stg3_update_0_write.extract<304, 319>();
	stg3_stg3_update_0_write19_write(stg3_stg3_update_0_write19_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write20_res = stg3_update_0_write.extract<320, 335>();
	stg3_stg3_update_0_write20_write(stg3_stg3_update_0_write20_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write21_res = stg3_update_0_write.extract<336, 351>();
	stg3_stg3_update_0_write21_write(stg3_stg3_update_0_write21_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write22_res = stg3_update_0_write.extract<352, 367>();
	stg3_stg3_update_0_write22_write(stg3_stg3_update_0_write22_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write23_res = stg3_update_0_write.extract<368, 383>();
	stg3_stg3_update_0_write23_write(stg3_stg3_update_0_write23_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write24_res = stg3_update_0_write.extract<384, 399>();
	stg3_stg3_update_0_write24_write(stg3_stg3_update_0_write24_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write25_res = stg3_update_0_write.extract<400, 415>();
	stg3_stg3_update_0_write25_write(stg3_stg3_update_0_write25_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write26_res = stg3_update_0_write.extract<416, 431>();
	stg3_stg3_update_0_write26_write(stg3_stg3_update_0_write26_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write27_res = stg3_update_0_write.extract<432, 447>();
	stg3_stg3_update_0_write27_write(stg3_stg3_update_0_write27_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write28_res = stg3_update_0_write.extract<448, 463>();
	stg3_stg3_update_0_write28_write(stg3_stg3_update_0_write28_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write29_res = stg3_update_0_write.extract<464, 479>();
	stg3_stg3_update_0_write29_write(stg3_stg3_update_0_write29_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write30_res = stg3_update_0_write.extract<480, 495>();
	stg3_stg3_update_0_write30_write(stg3_stg3_update_0_write30_res, stg3, d0, d1, dynamic_address);
	hw_uint<16> stg3_stg3_update_0_write31_res = stg3_update_0_write.extract<496, 511>();
	stg3_stg3_update_0_write31_write(stg3_stg3_update_0_write31_res, stg3, d0, d1, dynamic_address);
}

// stg4_update_0_read
//	stg4_rd0
//	stg4_rd1
//	stg4_rd2
//	stg4_rd3
//	stg4_rd4
//	stg4_rd5
//	stg4_rd6
//	stg4_rd7
//	stg4_rd8
//	stg4_rd9
//	stg4_rd10
//	stg4_rd11
//	stg4_rd12
//	stg4_rd13
//	stg4_rd14
//	stg4_rd15
//	stg4_rd16
//	stg4_rd17
//	stg4_rd18
//	stg4_rd19
//	stg4_rd20
//	stg4_rd21
//	stg4_rd22
//	stg4_rd23
//	stg4_rd24
//	stg4_rd25
//	stg4_rd26
//	stg4_rd27
//	stg4_rd28
//	stg4_rd29
//	stg4_rd30
//	stg4_rd31
//	stg4_rd32
//	stg4_rd33
//	stg4_rd34
//	stg4_rd35
//	stg4_rd36
//	stg4_rd37
//	stg4_rd38
//	stg4_rd39
//	stg4_rd40
//	stg4_rd41
//	stg4_rd42
//	stg4_rd43
//	stg4_rd44
//	stg4_rd45
//	stg4_rd46
//	stg4_rd47
//	stg4_rd48
//	stg4_rd49
//	stg4_rd50
//	stg4_rd51
//	stg4_rd52
//	stg4_rd53
//	stg4_rd54
//	stg4_rd55
//	stg4_rd56
//	stg4_rd57
//	stg4_rd58
//	stg4_rd59
//	stg4_rd60
//	stg4_rd61
//	stg4_rd62
//	stg4_rd63
//	stg4_rd64
//	stg4_rd65
//	stg4_rd66
//	stg4_rd67
//	stg4_rd68
//	stg4_rd69
//	stg4_rd70
//	stg4_rd71
//	stg4_rd72
//	stg4_rd73
//	stg4_rd74
//	stg4_rd75
//	stg4_rd76
//	stg4_rd77
//	stg4_rd78
//	stg4_rd79
//	stg4_rd80
//	stg4_rd81
//	stg4_rd82
//	stg4_rd83
//	stg4_rd84
//	stg4_rd85
//	stg4_rd86
//	stg4_rd87
//	stg4_rd88
//	stg4_rd89
//	stg4_rd90
//	stg4_rd91
//	stg4_rd92
//	stg4_rd93
//	stg4_rd94
//	stg4_rd95
//	stg4_rd96
//	stg4_rd97
//	stg4_rd98
//	stg4_rd99
//	stg4_rd100
//	stg4_rd101
//	stg4_rd102
//	stg4_rd103
//	stg4_rd104
//	stg4_rd105
//	stg4_rd106
//	stg4_rd107
//	stg4_rd108
//	stg4_rd109
//	stg4_rd110
//	stg4_rd111
//	stg4_rd112
//	stg4_rd113
//	stg4_rd114
//	stg4_rd115
//	stg4_rd116
//	stg4_rd117
//	stg4_rd118
//	stg4_rd119
//	stg4_rd120
//	stg4_rd121
//	stg4_rd122
//	stg4_rd123
//	stg4_rd124
//	stg4_rd125
//	stg4_rd126
//	stg4_rd127
inline hw_uint<2048> stg3_stg4_update_0_read_bundle_read(stg3_cache& stg3, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg4_rd0
    // stg4_rd1
    // stg4_rd2
    // stg4_rd3
    // stg4_rd4
    // stg4_rd5
    // stg4_rd6
    // stg4_rd7
    // stg4_rd8
    // stg4_rd9
    // stg4_rd10
    // stg4_rd11
    // stg4_rd12
    // stg4_rd13
    // stg4_rd14
    // stg4_rd15
    // stg4_rd16
    // stg4_rd17
    // stg4_rd18
    // stg4_rd19
    // stg4_rd20
    // stg4_rd21
    // stg4_rd22
    // stg4_rd23
    // stg4_rd24
    // stg4_rd25
    // stg4_rd26
    // stg4_rd27
    // stg4_rd28
    // stg4_rd29
    // stg4_rd30
    // stg4_rd31
    // stg4_rd32
    // stg4_rd33
    // stg4_rd34
    // stg4_rd35
    // stg4_rd36
    // stg4_rd37
    // stg4_rd38
    // stg4_rd39
    // stg4_rd40
    // stg4_rd41
    // stg4_rd42
    // stg4_rd43
    // stg4_rd44
    // stg4_rd45
    // stg4_rd46
    // stg4_rd47
    // stg4_rd48
    // stg4_rd49
    // stg4_rd50
    // stg4_rd51
    // stg4_rd52
    // stg4_rd53
    // stg4_rd54
    // stg4_rd55
    // stg4_rd56
    // stg4_rd57
    // stg4_rd58
    // stg4_rd59
    // stg4_rd60
    // stg4_rd61
    // stg4_rd62
    // stg4_rd63
    // stg4_rd64
    // stg4_rd65
    // stg4_rd66
    // stg4_rd67
    // stg4_rd68
    // stg4_rd69
    // stg4_rd70
    // stg4_rd71
    // stg4_rd72
    // stg4_rd73
    // stg4_rd74
    // stg4_rd75
    // stg4_rd76
    // stg4_rd77
    // stg4_rd78
    // stg4_rd79
    // stg4_rd80
    // stg4_rd81
    // stg4_rd82
    // stg4_rd83
    // stg4_rd84
    // stg4_rd85
    // stg4_rd86
    // stg4_rd87
    // stg4_rd88
    // stg4_rd89
    // stg4_rd90
    // stg4_rd91
    // stg4_rd92
    // stg4_rd93
    // stg4_rd94
    // stg4_rd95
    // stg4_rd96
    // stg4_rd97
    // stg4_rd98
    // stg4_rd99
    // stg4_rd100
    // stg4_rd101
    // stg4_rd102
    // stg4_rd103
    // stg4_rd104
    // stg4_rd105
    // stg4_rd106
    // stg4_rd107
    // stg4_rd108
    // stg4_rd109
    // stg4_rd110
    // stg4_rd111
    // stg4_rd112
    // stg4_rd113
    // stg4_rd114
    // stg4_rd115
    // stg4_rd116
    // stg4_rd117
    // stg4_rd118
    // stg4_rd119
    // stg4_rd120
    // stg4_rd121
    // stg4_rd122
    // stg4_rd123
    // stg4_rd124
    // stg4_rd125
    // stg4_rd126
    // stg4_rd127

	hw_uint<2048> result;
	hw_uint<16> stg4_rd0_res = stg4_rd0_select(stg3, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg4_rd0_res);
	hw_uint<16> stg4_rd1_res = stg4_rd1_select(stg3, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg4_rd1_res);
	hw_uint<16> stg4_rd2_res = stg4_rd2_select(stg3, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg4_rd2_res);
	hw_uint<16> stg4_rd3_res = stg4_rd3_select(stg3, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg4_rd3_res);
	hw_uint<16> stg4_rd4_res = stg4_rd4_select(stg3, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg4_rd4_res);
	hw_uint<16> stg4_rd5_res = stg4_rd5_select(stg3, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg4_rd5_res);
	hw_uint<16> stg4_rd6_res = stg4_rd6_select(stg3, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg4_rd6_res);
	hw_uint<16> stg4_rd7_res = stg4_rd7_select(stg3, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg4_rd7_res);
	hw_uint<16> stg4_rd8_res = stg4_rd8_select(stg3, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg4_rd8_res);
	hw_uint<16> stg4_rd9_res = stg4_rd9_select(stg3, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg4_rd9_res);
	hw_uint<16> stg4_rd10_res = stg4_rd10_select(stg3, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg4_rd10_res);
	hw_uint<16> stg4_rd11_res = stg4_rd11_select(stg3, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg4_rd11_res);
	hw_uint<16> stg4_rd12_res = stg4_rd12_select(stg3, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg4_rd12_res);
	hw_uint<16> stg4_rd13_res = stg4_rd13_select(stg3, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg4_rd13_res);
	hw_uint<16> stg4_rd14_res = stg4_rd14_select(stg3, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg4_rd14_res);
	hw_uint<16> stg4_rd15_res = stg4_rd15_select(stg3, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg4_rd15_res);
	hw_uint<16> stg4_rd16_res = stg4_rd16_select(stg3, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg4_rd16_res);
	hw_uint<16> stg4_rd17_res = stg4_rd17_select(stg3, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg4_rd17_res);
	hw_uint<16> stg4_rd18_res = stg4_rd18_select(stg3, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg4_rd18_res);
	hw_uint<16> stg4_rd19_res = stg4_rd19_select(stg3, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg4_rd19_res);
	hw_uint<16> stg4_rd20_res = stg4_rd20_select(stg3, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg4_rd20_res);
	hw_uint<16> stg4_rd21_res = stg4_rd21_select(stg3, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg4_rd21_res);
	hw_uint<16> stg4_rd22_res = stg4_rd22_select(stg3, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg4_rd22_res);
	hw_uint<16> stg4_rd23_res = stg4_rd23_select(stg3, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg4_rd23_res);
	hw_uint<16> stg4_rd24_res = stg4_rd24_select(stg3, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg4_rd24_res);
	hw_uint<16> stg4_rd25_res = stg4_rd25_select(stg3, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg4_rd25_res);
	hw_uint<16> stg4_rd26_res = stg4_rd26_select(stg3, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg4_rd26_res);
	hw_uint<16> stg4_rd27_res = stg4_rd27_select(stg3, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg4_rd27_res);
	hw_uint<16> stg4_rd28_res = stg4_rd28_select(stg3, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg4_rd28_res);
	hw_uint<16> stg4_rd29_res = stg4_rd29_select(stg3, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg4_rd29_res);
	hw_uint<16> stg4_rd30_res = stg4_rd30_select(stg3, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg4_rd30_res);
	hw_uint<16> stg4_rd31_res = stg4_rd31_select(stg3, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg4_rd31_res);
	hw_uint<16> stg4_rd32_res = stg4_rd32_select(stg3, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg4_rd32_res);
	hw_uint<16> stg4_rd33_res = stg4_rd33_select(stg3, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg4_rd33_res);
	hw_uint<16> stg4_rd34_res = stg4_rd34_select(stg3, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg4_rd34_res);
	hw_uint<16> stg4_rd35_res = stg4_rd35_select(stg3, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg4_rd35_res);
	hw_uint<16> stg4_rd36_res = stg4_rd36_select(stg3, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg4_rd36_res);
	hw_uint<16> stg4_rd37_res = stg4_rd37_select(stg3, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg4_rd37_res);
	hw_uint<16> stg4_rd38_res = stg4_rd38_select(stg3, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg4_rd38_res);
	hw_uint<16> stg4_rd39_res = stg4_rd39_select(stg3, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg4_rd39_res);
	hw_uint<16> stg4_rd40_res = stg4_rd40_select(stg3, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg4_rd40_res);
	hw_uint<16> stg4_rd41_res = stg4_rd41_select(stg3, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg4_rd41_res);
	hw_uint<16> stg4_rd42_res = stg4_rd42_select(stg3, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg4_rd42_res);
	hw_uint<16> stg4_rd43_res = stg4_rd43_select(stg3, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg4_rd43_res);
	hw_uint<16> stg4_rd44_res = stg4_rd44_select(stg3, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg4_rd44_res);
	hw_uint<16> stg4_rd45_res = stg4_rd45_select(stg3, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg4_rd45_res);
	hw_uint<16> stg4_rd46_res = stg4_rd46_select(stg3, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg4_rd46_res);
	hw_uint<16> stg4_rd47_res = stg4_rd47_select(stg3, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg4_rd47_res);
	hw_uint<16> stg4_rd48_res = stg4_rd48_select(stg3, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg4_rd48_res);
	hw_uint<16> stg4_rd49_res = stg4_rd49_select(stg3, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg4_rd49_res);
	hw_uint<16> stg4_rd50_res = stg4_rd50_select(stg3, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg4_rd50_res);
	hw_uint<16> stg4_rd51_res = stg4_rd51_select(stg3, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg4_rd51_res);
	hw_uint<16> stg4_rd52_res = stg4_rd52_select(stg3, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg4_rd52_res);
	hw_uint<16> stg4_rd53_res = stg4_rd53_select(stg3, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg4_rd53_res);
	hw_uint<16> stg4_rd54_res = stg4_rd54_select(stg3, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg4_rd54_res);
	hw_uint<16> stg4_rd55_res = stg4_rd55_select(stg3, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg4_rd55_res);
	hw_uint<16> stg4_rd56_res = stg4_rd56_select(stg3, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg4_rd56_res);
	hw_uint<16> stg4_rd57_res = stg4_rd57_select(stg3, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg4_rd57_res);
	hw_uint<16> stg4_rd58_res = stg4_rd58_select(stg3, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg4_rd58_res);
	hw_uint<16> stg4_rd59_res = stg4_rd59_select(stg3, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg4_rd59_res);
	hw_uint<16> stg4_rd60_res = stg4_rd60_select(stg3, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg4_rd60_res);
	hw_uint<16> stg4_rd61_res = stg4_rd61_select(stg3, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg4_rd61_res);
	hw_uint<16> stg4_rd62_res = stg4_rd62_select(stg3, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg4_rd62_res);
	hw_uint<16> stg4_rd63_res = stg4_rd63_select(stg3, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg4_rd63_res);
	hw_uint<16> stg4_rd64_res = stg4_rd64_select(stg3, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg4_rd64_res);
	hw_uint<16> stg4_rd65_res = stg4_rd65_select(stg3, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg4_rd65_res);
	hw_uint<16> stg4_rd66_res = stg4_rd66_select(stg3, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg4_rd66_res);
	hw_uint<16> stg4_rd67_res = stg4_rd67_select(stg3, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg4_rd67_res);
	hw_uint<16> stg4_rd68_res = stg4_rd68_select(stg3, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg4_rd68_res);
	hw_uint<16> stg4_rd69_res = stg4_rd69_select(stg3, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg4_rd69_res);
	hw_uint<16> stg4_rd70_res = stg4_rd70_select(stg3, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg4_rd70_res);
	hw_uint<16> stg4_rd71_res = stg4_rd71_select(stg3, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg4_rd71_res);
	hw_uint<16> stg4_rd72_res = stg4_rd72_select(stg3, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg4_rd72_res);
	hw_uint<16> stg4_rd73_res = stg4_rd73_select(stg3, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg4_rd73_res);
	hw_uint<16> stg4_rd74_res = stg4_rd74_select(stg3, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg4_rd74_res);
	hw_uint<16> stg4_rd75_res = stg4_rd75_select(stg3, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg4_rd75_res);
	hw_uint<16> stg4_rd76_res = stg4_rd76_select(stg3, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg4_rd76_res);
	hw_uint<16> stg4_rd77_res = stg4_rd77_select(stg3, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg4_rd77_res);
	hw_uint<16> stg4_rd78_res = stg4_rd78_select(stg3, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg4_rd78_res);
	hw_uint<16> stg4_rd79_res = stg4_rd79_select(stg3, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg4_rd79_res);
	hw_uint<16> stg4_rd80_res = stg4_rd80_select(stg3, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg4_rd80_res);
	hw_uint<16> stg4_rd81_res = stg4_rd81_select(stg3, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg4_rd81_res);
	hw_uint<16> stg4_rd82_res = stg4_rd82_select(stg3, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg4_rd82_res);
	hw_uint<16> stg4_rd83_res = stg4_rd83_select(stg3, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg4_rd83_res);
	hw_uint<16> stg4_rd84_res = stg4_rd84_select(stg3, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg4_rd84_res);
	hw_uint<16> stg4_rd85_res = stg4_rd85_select(stg3, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg4_rd85_res);
	hw_uint<16> stg4_rd86_res = stg4_rd86_select(stg3, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg4_rd86_res);
	hw_uint<16> stg4_rd87_res = stg4_rd87_select(stg3, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg4_rd87_res);
	hw_uint<16> stg4_rd88_res = stg4_rd88_select(stg3, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg4_rd88_res);
	hw_uint<16> stg4_rd89_res = stg4_rd89_select(stg3, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg4_rd89_res);
	hw_uint<16> stg4_rd90_res = stg4_rd90_select(stg3, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg4_rd90_res);
	hw_uint<16> stg4_rd91_res = stg4_rd91_select(stg3, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg4_rd91_res);
	hw_uint<16> stg4_rd92_res = stg4_rd92_select(stg3, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg4_rd92_res);
	hw_uint<16> stg4_rd93_res = stg4_rd93_select(stg3, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg4_rd93_res);
	hw_uint<16> stg4_rd94_res = stg4_rd94_select(stg3, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg4_rd94_res);
	hw_uint<16> stg4_rd95_res = stg4_rd95_select(stg3, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg4_rd95_res);
	hw_uint<16> stg4_rd96_res = stg4_rd96_select(stg3, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg4_rd96_res);
	hw_uint<16> stg4_rd97_res = stg4_rd97_select(stg3, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg4_rd97_res);
	hw_uint<16> stg4_rd98_res = stg4_rd98_select(stg3, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg4_rd98_res);
	hw_uint<16> stg4_rd99_res = stg4_rd99_select(stg3, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg4_rd99_res);
	hw_uint<16> stg4_rd100_res = stg4_rd100_select(stg3, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg4_rd100_res);
	hw_uint<16> stg4_rd101_res = stg4_rd101_select(stg3, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg4_rd101_res);
	hw_uint<16> stg4_rd102_res = stg4_rd102_select(stg3, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg4_rd102_res);
	hw_uint<16> stg4_rd103_res = stg4_rd103_select(stg3, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg4_rd103_res);
	hw_uint<16> stg4_rd104_res = stg4_rd104_select(stg3, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg4_rd104_res);
	hw_uint<16> stg4_rd105_res = stg4_rd105_select(stg3, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg4_rd105_res);
	hw_uint<16> stg4_rd106_res = stg4_rd106_select(stg3, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg4_rd106_res);
	hw_uint<16> stg4_rd107_res = stg4_rd107_select(stg3, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg4_rd107_res);
	hw_uint<16> stg4_rd108_res = stg4_rd108_select(stg3, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg4_rd108_res);
	hw_uint<16> stg4_rd109_res = stg4_rd109_select(stg3, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg4_rd109_res);
	hw_uint<16> stg4_rd110_res = stg4_rd110_select(stg3, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg4_rd110_res);
	hw_uint<16> stg4_rd111_res = stg4_rd111_select(stg3, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg4_rd111_res);
	hw_uint<16> stg4_rd112_res = stg4_rd112_select(stg3, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg4_rd112_res);
	hw_uint<16> stg4_rd113_res = stg4_rd113_select(stg3, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg4_rd113_res);
	hw_uint<16> stg4_rd114_res = stg4_rd114_select(stg3, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg4_rd114_res);
	hw_uint<16> stg4_rd115_res = stg4_rd115_select(stg3, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg4_rd115_res);
	hw_uint<16> stg4_rd116_res = stg4_rd116_select(stg3, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg4_rd116_res);
	hw_uint<16> stg4_rd117_res = stg4_rd117_select(stg3, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg4_rd117_res);
	hw_uint<16> stg4_rd118_res = stg4_rd118_select(stg3, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg4_rd118_res);
	hw_uint<16> stg4_rd119_res = stg4_rd119_select(stg3, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg4_rd119_res);
	hw_uint<16> stg4_rd120_res = stg4_rd120_select(stg3, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg4_rd120_res);
	hw_uint<16> stg4_rd121_res = stg4_rd121_select(stg3, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg4_rd121_res);
	hw_uint<16> stg4_rd122_res = stg4_rd122_select(stg3, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg4_rd122_res);
	hw_uint<16> stg4_rd123_res = stg4_rd123_select(stg3, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg4_rd123_res);
	hw_uint<16> stg4_rd124_res = stg4_rd124_select(stg3, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg4_rd124_res);
	hw_uint<16> stg4_rd125_res = stg4_rd125_select(stg3, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg4_rd125_res);
	hw_uint<16> stg4_rd126_res = stg4_rd126_select(stg3, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg4_rd126_res);
	hw_uint<16> stg4_rd127_res = stg4_rd127_select(stg3, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg4_rd127_res);
	return result;
}

struct stg4_stg4_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-448, 2368], [0, 1093]}
	// Capacity: 92
	// # of read delays: 4
  // 0, 1, 90, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 88> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_89() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_90() {
		return f4;
	}

	inline hw_uint<16> peek_91() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 88
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 88 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-447, 2337], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-438, 2346], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-437, 2347], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-436, 2348], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-435, 2349], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-434, 2350], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-433, 2351], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-432, 2352], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-431, 2353], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-430, 2354], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-429, 2355], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-446, 2338], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-428, 2356], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-427, 2357], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-426, 2358], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-425, 2359], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-424, 2360], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-423, 2361], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-422, 2362], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-421, 2363], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-420, 2364], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-419, 2365], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-445, 2339], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-418, 2366], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-449, 2367], [0, 1094]}
	// Capacity: 93
	// # of read delays: 4
  // 0, 1, 91, 92
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}

	inline hw_uint<16> peek_92() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-444, 2340], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-443, 2341], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-442, 2342], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-441, 2343], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-440, 2344], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-439, 2345], [0, 1094]}
	// Capacity: 92
	// # of read delays: 3
  // 0, 1, 91
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 89> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_90() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_91() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 89
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 89 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_cache {
  // # of banks: 32
  stg4_stg4_update_0_write0_merged_banks_4_cache stg4_stg4_update_0_write0_merged_banks_4;
  stg4_stg4_update_0_write1_merged_banks_4_cache stg4_stg4_update_0_write1_merged_banks_4;
  stg4_stg4_update_0_write10_merged_banks_4_cache stg4_stg4_update_0_write10_merged_banks_4;
  stg4_stg4_update_0_write11_merged_banks_4_cache stg4_stg4_update_0_write11_merged_banks_4;
  stg4_stg4_update_0_write12_merged_banks_4_cache stg4_stg4_update_0_write12_merged_banks_4;
  stg4_stg4_update_0_write13_merged_banks_4_cache stg4_stg4_update_0_write13_merged_banks_4;
  stg4_stg4_update_0_write14_merged_banks_4_cache stg4_stg4_update_0_write14_merged_banks_4;
  stg4_stg4_update_0_write15_merged_banks_4_cache stg4_stg4_update_0_write15_merged_banks_4;
  stg4_stg4_update_0_write16_merged_banks_4_cache stg4_stg4_update_0_write16_merged_banks_4;
  stg4_stg4_update_0_write17_merged_banks_4_cache stg4_stg4_update_0_write17_merged_banks_4;
  stg4_stg4_update_0_write18_merged_banks_4_cache stg4_stg4_update_0_write18_merged_banks_4;
  stg4_stg4_update_0_write19_merged_banks_4_cache stg4_stg4_update_0_write19_merged_banks_4;
  stg4_stg4_update_0_write2_merged_banks_4_cache stg4_stg4_update_0_write2_merged_banks_4;
  stg4_stg4_update_0_write20_merged_banks_4_cache stg4_stg4_update_0_write20_merged_banks_4;
  stg4_stg4_update_0_write21_merged_banks_4_cache stg4_stg4_update_0_write21_merged_banks_4;
  stg4_stg4_update_0_write22_merged_banks_4_cache stg4_stg4_update_0_write22_merged_banks_4;
  stg4_stg4_update_0_write23_merged_banks_4_cache stg4_stg4_update_0_write23_merged_banks_4;
  stg4_stg4_update_0_write24_merged_banks_4_cache stg4_stg4_update_0_write24_merged_banks_4;
  stg4_stg4_update_0_write25_merged_banks_4_cache stg4_stg4_update_0_write25_merged_banks_4;
  stg4_stg4_update_0_write26_merged_banks_4_cache stg4_stg4_update_0_write26_merged_banks_4;
  stg4_stg4_update_0_write27_merged_banks_4_cache stg4_stg4_update_0_write27_merged_banks_4;
  stg4_stg4_update_0_write28_merged_banks_4_cache stg4_stg4_update_0_write28_merged_banks_4;
  stg4_stg4_update_0_write29_merged_banks_4_cache stg4_stg4_update_0_write29_merged_banks_4;
  stg4_stg4_update_0_write3_merged_banks_4_cache stg4_stg4_update_0_write3_merged_banks_4;
  stg4_stg4_update_0_write30_merged_banks_4_cache stg4_stg4_update_0_write30_merged_banks_4;
  stg4_stg4_update_0_write31_merged_banks_4_cache stg4_stg4_update_0_write31_merged_banks_4;
  stg4_stg4_update_0_write4_merged_banks_4_cache stg4_stg4_update_0_write4_merged_banks_4;
  stg4_stg4_update_0_write5_merged_banks_4_cache stg4_stg4_update_0_write5_merged_banks_4;
  stg4_stg4_update_0_write6_merged_banks_4_cache stg4_stg4_update_0_write6_merged_banks_4;
  stg4_stg4_update_0_write7_merged_banks_4_cache stg4_stg4_update_0_write7_merged_banks_4;
  stg4_stg4_update_0_write8_merged_banks_4_cache stg4_stg4_update_0_write8_merged_banks_4;
  stg4_stg4_update_0_write9_merged_banks_4_cache stg4_stg4_update_0_write9_merged_banks_4;
};



inline void stg4_stg4_update_0_write0_write(hw_uint<16>& stg4_stg4_update_0_write0, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write0_merged_banks_4.push(stg4_stg4_update_0_write0);
}

inline void stg4_stg4_update_0_write1_write(hw_uint<16>& stg4_stg4_update_0_write1, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write1_merged_banks_4.push(stg4_stg4_update_0_write1);
}

inline void stg4_stg4_update_0_write10_write(hw_uint<16>& stg4_stg4_update_0_write10, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write10_merged_banks_4.push(stg4_stg4_update_0_write10);
}

inline void stg4_stg4_update_0_write11_write(hw_uint<16>& stg4_stg4_update_0_write11, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write11_merged_banks_4.push(stg4_stg4_update_0_write11);
}

inline void stg4_stg4_update_0_write12_write(hw_uint<16>& stg4_stg4_update_0_write12, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write12_merged_banks_4.push(stg4_stg4_update_0_write12);
}

inline void stg4_stg4_update_0_write13_write(hw_uint<16>& stg4_stg4_update_0_write13, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write13_merged_banks_4.push(stg4_stg4_update_0_write13);
}

inline void stg4_stg4_update_0_write14_write(hw_uint<16>& stg4_stg4_update_0_write14, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write14_merged_banks_4.push(stg4_stg4_update_0_write14);
}

inline void stg4_stg4_update_0_write15_write(hw_uint<16>& stg4_stg4_update_0_write15, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write15_merged_banks_4.push(stg4_stg4_update_0_write15);
}

inline void stg4_stg4_update_0_write16_write(hw_uint<16>& stg4_stg4_update_0_write16, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write16_merged_banks_4.push(stg4_stg4_update_0_write16);
}

inline void stg4_stg4_update_0_write17_write(hw_uint<16>& stg4_stg4_update_0_write17, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write17_merged_banks_4.push(stg4_stg4_update_0_write17);
}

inline void stg4_stg4_update_0_write18_write(hw_uint<16>& stg4_stg4_update_0_write18, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write18_merged_banks_4.push(stg4_stg4_update_0_write18);
}

inline void stg4_stg4_update_0_write19_write(hw_uint<16>& stg4_stg4_update_0_write19, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write19_merged_banks_4.push(stg4_stg4_update_0_write19);
}

inline void stg4_stg4_update_0_write2_write(hw_uint<16>& stg4_stg4_update_0_write2, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write2_merged_banks_4.push(stg4_stg4_update_0_write2);
}

inline void stg4_stg4_update_0_write20_write(hw_uint<16>& stg4_stg4_update_0_write20, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write20_merged_banks_4.push(stg4_stg4_update_0_write20);
}

inline void stg4_stg4_update_0_write21_write(hw_uint<16>& stg4_stg4_update_0_write21, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write21_merged_banks_4.push(stg4_stg4_update_0_write21);
}

inline void stg4_stg4_update_0_write22_write(hw_uint<16>& stg4_stg4_update_0_write22, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write22_merged_banks_4.push(stg4_stg4_update_0_write22);
}

inline void stg4_stg4_update_0_write23_write(hw_uint<16>& stg4_stg4_update_0_write23, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write23_merged_banks_4.push(stg4_stg4_update_0_write23);
}

inline void stg4_stg4_update_0_write24_write(hw_uint<16>& stg4_stg4_update_0_write24, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write24_merged_banks_4.push(stg4_stg4_update_0_write24);
}

inline void stg4_stg4_update_0_write25_write(hw_uint<16>& stg4_stg4_update_0_write25, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write25_merged_banks_4.push(stg4_stg4_update_0_write25);
}

inline void stg4_stg4_update_0_write26_write(hw_uint<16>& stg4_stg4_update_0_write26, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write26_merged_banks_4.push(stg4_stg4_update_0_write26);
}

inline void stg4_stg4_update_0_write27_write(hw_uint<16>& stg4_stg4_update_0_write27, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write27_merged_banks_4.push(stg4_stg4_update_0_write27);
}

inline void stg4_stg4_update_0_write28_write(hw_uint<16>& stg4_stg4_update_0_write28, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write28_merged_banks_4.push(stg4_stg4_update_0_write28);
}

inline void stg4_stg4_update_0_write29_write(hw_uint<16>& stg4_stg4_update_0_write29, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write29_merged_banks_4.push(stg4_stg4_update_0_write29);
}

inline void stg4_stg4_update_0_write3_write(hw_uint<16>& stg4_stg4_update_0_write3, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write3_merged_banks_4.push(stg4_stg4_update_0_write3);
}

inline void stg4_stg4_update_0_write30_write(hw_uint<16>& stg4_stg4_update_0_write30, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write30_merged_banks_4.push(stg4_stg4_update_0_write30);
}

inline void stg4_stg4_update_0_write31_write(hw_uint<16>& stg4_stg4_update_0_write31, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write31_merged_banks_4.push(stg4_stg4_update_0_write31);
}

inline void stg4_stg4_update_0_write4_write(hw_uint<16>& stg4_stg4_update_0_write4, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write4_merged_banks_4.push(stg4_stg4_update_0_write4);
}

inline void stg4_stg4_update_0_write5_write(hw_uint<16>& stg4_stg4_update_0_write5, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write5_merged_banks_4.push(stg4_stg4_update_0_write5);
}

inline void stg4_stg4_update_0_write6_write(hw_uint<16>& stg4_stg4_update_0_write6, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write6_merged_banks_4.push(stg4_stg4_update_0_write6);
}

inline void stg4_stg4_update_0_write7_write(hw_uint<16>& stg4_stg4_update_0_write7, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write7_merged_banks_4.push(stg4_stg4_update_0_write7);
}

inline void stg4_stg4_update_0_write8_write(hw_uint<16>& stg4_stg4_update_0_write8, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write8_merged_banks_4.push(stg4_stg4_update_0_write8);
}

inline void stg4_stg4_update_0_write9_write(hw_uint<16>& stg4_stg4_update_0_write9, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  stg4.stg4_stg4_update_0_write9_merged_banks_4.push(stg4_stg4_update_0_write9);
}

inline hw_uint<16> stg5_rd0_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd0 read pattern: { stg5_update_0[d0, d1] -> stg4[-1 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write31 = stg4.stg4_stg4_update_0_write31_merged_banks_4.peek_92();
  return value_stg4_stg4_update_0_write31;
  return 0;
}

inline hw_uint<16> stg5_rd1_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd1 read pattern: { stg5_update_0[d0, d1] -> stg4[32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write0 = stg4.stg4_stg4_update_0_write0_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write0;
  return 0;
}

inline hw_uint<16> stg5_rd10_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd10 read pattern: { stg5_update_0[d0, d1] -> stg4[2 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write2 = stg4.stg4_stg4_update_0_write2_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write2;
  return 0;
}

inline hw_uint<16> stg5_rd100_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd100 read pattern: { stg5_update_0[d0, d1] -> stg4[24 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write24 = stg4.stg4_stg4_update_0_write24_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write24;
  return 0;
}

inline hw_uint<16> stg5_rd101_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd101 read pattern: { stg5_update_0[d0, d1] -> stg4[25 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write25 = stg4.stg4_stg4_update_0_write25_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write25;
  return 0;
}

inline hw_uint<16> stg5_rd102_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd102 read pattern: { stg5_update_0[d0, d1] -> stg4[25 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write25 = stg4.stg4_stg4_update_0_write25_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write25;
  return 0;
}

inline hw_uint<16> stg5_rd103_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd103 read pattern: { stg5_update_0[d0, d1] -> stg4[26 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write26 = stg4.stg4_stg4_update_0_write26_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write26;
  return 0;
}

inline hw_uint<16> stg5_rd104_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd104 read pattern: { stg5_update_0[d0, d1] -> stg4[25 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write25 = stg4.stg4_stg4_update_0_write25_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write25;
  return 0;
}

inline hw_uint<16> stg5_rd105_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd105 read pattern: { stg5_update_0[d0, d1] -> stg4[26 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write26 = stg4.stg4_stg4_update_0_write26_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write26;
  return 0;
}

inline hw_uint<16> stg5_rd106_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd106 read pattern: { stg5_update_0[d0, d1] -> stg4[26 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write26 = stg4.stg4_stg4_update_0_write26_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write26;
  return 0;
}

inline hw_uint<16> stg5_rd107_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd107 read pattern: { stg5_update_0[d0, d1] -> stg4[27 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write27 = stg4.stg4_stg4_update_0_write27_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write27;
  return 0;
}

inline hw_uint<16> stg5_rd108_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd108 read pattern: { stg5_update_0[d0, d1] -> stg4[26 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write26 = stg4.stg4_stg4_update_0_write26_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write26;
  return 0;
}

inline hw_uint<16> stg5_rd109_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd109 read pattern: { stg5_update_0[d0, d1] -> stg4[27 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write27 = stg4.stg4_stg4_update_0_write27_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write27;
  return 0;
}

inline hw_uint<16> stg5_rd11_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd11 read pattern: { stg5_update_0[d0, d1] -> stg4[3 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write3 = stg4.stg4_stg4_update_0_write3_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write3;
  return 0;
}

inline hw_uint<16> stg5_rd110_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd110 read pattern: { stg5_update_0[d0, d1] -> stg4[27 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write27 = stg4.stg4_stg4_update_0_write27_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write27;
  return 0;
}

inline hw_uint<16> stg5_rd111_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd111 read pattern: { stg5_update_0[d0, d1] -> stg4[28 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write28 = stg4.stg4_stg4_update_0_write28_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write28;
  return 0;
}

inline hw_uint<16> stg5_rd112_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd112 read pattern: { stg5_update_0[d0, d1] -> stg4[27 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write27 = stg4.stg4_stg4_update_0_write27_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write27;
  return 0;
}

inline hw_uint<16> stg5_rd113_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd113 read pattern: { stg5_update_0[d0, d1] -> stg4[28 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write28 = stg4.stg4_stg4_update_0_write28_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write28;
  return 0;
}

inline hw_uint<16> stg5_rd114_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd114 read pattern: { stg5_update_0[d0, d1] -> stg4[28 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write28 = stg4.stg4_stg4_update_0_write28_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write28;
  return 0;
}

inline hw_uint<16> stg5_rd115_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd115 read pattern: { stg5_update_0[d0, d1] -> stg4[29 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write29 = stg4.stg4_stg4_update_0_write29_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write29;
  return 0;
}

inline hw_uint<16> stg5_rd116_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd116 read pattern: { stg5_update_0[d0, d1] -> stg4[28 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write28 = stg4.stg4_stg4_update_0_write28_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write28;
  return 0;
}

inline hw_uint<16> stg5_rd117_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd117 read pattern: { stg5_update_0[d0, d1] -> stg4[29 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write29 = stg4.stg4_stg4_update_0_write29_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write29;
  return 0;
}

inline hw_uint<16> stg5_rd118_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd118 read pattern: { stg5_update_0[d0, d1] -> stg4[29 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write29 = stg4.stg4_stg4_update_0_write29_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write29;
  return 0;
}

inline hw_uint<16> stg5_rd119_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd119 read pattern: { stg5_update_0[d0, d1] -> stg4[30 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write30 = stg4.stg4_stg4_update_0_write30_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write30;
  return 0;
}

inline hw_uint<16> stg5_rd12_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd12 read pattern: { stg5_update_0[d0, d1] -> stg4[2 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write2 = stg4.stg4_stg4_update_0_write2_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write2;
  return 0;
}

inline hw_uint<16> stg5_rd120_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd120 read pattern: { stg5_update_0[d0, d1] -> stg4[29 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write29 = stg4.stg4_stg4_update_0_write29_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write29;
  return 0;
}

inline hw_uint<16> stg5_rd121_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd121 read pattern: { stg5_update_0[d0, d1] -> stg4[30 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write30 = stg4.stg4_stg4_update_0_write30_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write30;
  return 0;
}

inline hw_uint<16> stg5_rd122_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd122 read pattern: { stg5_update_0[d0, d1] -> stg4[30 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write30 = stg4.stg4_stg4_update_0_write30_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write30;
  return 0;
}

inline hw_uint<16> stg5_rd123_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd123 read pattern: { stg5_update_0[d0, d1] -> stg4[31 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write31 = stg4.stg4_stg4_update_0_write31_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write31;
  return 0;
}

inline hw_uint<16> stg5_rd124_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd124 read pattern: { stg5_update_0[d0, d1] -> stg4[30 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write30 = stg4.stg4_stg4_update_0_write30_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write30;
  return 0;
}

inline hw_uint<16> stg5_rd125_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd125 read pattern: { stg5_update_0[d0, d1] -> stg4[31 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write31 = stg4.stg4_stg4_update_0_write31_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write31;
  return 0;
}

inline hw_uint<16> stg5_rd126_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd126 read pattern: { stg5_update_0[d0, d1] -> stg4[31 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write31 = stg4.stg4_stg4_update_0_write31_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write31;
  return 0;
}

inline hw_uint<16> stg5_rd127_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd127 read pattern: { stg5_update_0[d0, d1] -> stg4[32 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write0 = stg4.stg4_stg4_update_0_write0_merged_banks_4.peek_90();
  return value_stg4_stg4_update_0_write0;
  return 0;
}

inline hw_uint<16> stg5_rd13_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd13 read pattern: { stg5_update_0[d0, d1] -> stg4[3 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write3 = stg4.stg4_stg4_update_0_write3_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write3;
  return 0;
}

inline hw_uint<16> stg5_rd14_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd14 read pattern: { stg5_update_0[d0, d1] -> stg4[3 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write3 = stg4.stg4_stg4_update_0_write3_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write3;
  return 0;
}

inline hw_uint<16> stg5_rd15_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd15 read pattern: { stg5_update_0[d0, d1] -> stg4[4 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write4 = stg4.stg4_stg4_update_0_write4_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write4;
  return 0;
}

inline hw_uint<16> stg5_rd16_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd16 read pattern: { stg5_update_0[d0, d1] -> stg4[3 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write3 = stg4.stg4_stg4_update_0_write3_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write3;
  return 0;
}

inline hw_uint<16> stg5_rd17_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd17 read pattern: { stg5_update_0[d0, d1] -> stg4[4 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write4 = stg4.stg4_stg4_update_0_write4_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write4;
  return 0;
}

inline hw_uint<16> stg5_rd18_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd18 read pattern: { stg5_update_0[d0, d1] -> stg4[4 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write4 = stg4.stg4_stg4_update_0_write4_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write4;
  return 0;
}

inline hw_uint<16> stg5_rd19_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd19 read pattern: { stg5_update_0[d0, d1] -> stg4[5 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write5 = stg4.stg4_stg4_update_0_write5_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write5;
  return 0;
}

inline hw_uint<16> stg5_rd2_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd2 read pattern: { stg5_update_0[d0, d1] -> stg4[32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write0 = stg4.stg4_stg4_update_0_write0_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write0;
  return 0;
}

inline hw_uint<16> stg5_rd20_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd20 read pattern: { stg5_update_0[d0, d1] -> stg4[4 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write4 = stg4.stg4_stg4_update_0_write4_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write4;
  return 0;
}

inline hw_uint<16> stg5_rd21_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd21 read pattern: { stg5_update_0[d0, d1] -> stg4[5 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write5 = stg4.stg4_stg4_update_0_write5_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write5;
  return 0;
}

inline hw_uint<16> stg5_rd22_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd22 read pattern: { stg5_update_0[d0, d1] -> stg4[5 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write5 = stg4.stg4_stg4_update_0_write5_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write5;
  return 0;
}

inline hw_uint<16> stg5_rd23_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd23 read pattern: { stg5_update_0[d0, d1] -> stg4[6 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write6 = stg4.stg4_stg4_update_0_write6_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write6;
  return 0;
}

inline hw_uint<16> stg5_rd24_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd24 read pattern: { stg5_update_0[d0, d1] -> stg4[5 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write5 = stg4.stg4_stg4_update_0_write5_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write5;
  return 0;
}

inline hw_uint<16> stg5_rd25_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd25 read pattern: { stg5_update_0[d0, d1] -> stg4[6 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write6 = stg4.stg4_stg4_update_0_write6_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write6;
  return 0;
}

inline hw_uint<16> stg5_rd26_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd26 read pattern: { stg5_update_0[d0, d1] -> stg4[6 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write6 = stg4.stg4_stg4_update_0_write6_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write6;
  return 0;
}

inline hw_uint<16> stg5_rd27_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd27 read pattern: { stg5_update_0[d0, d1] -> stg4[7 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write7 = stg4.stg4_stg4_update_0_write7_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write7;
  return 0;
}

inline hw_uint<16> stg5_rd28_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd28 read pattern: { stg5_update_0[d0, d1] -> stg4[6 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write6 = stg4.stg4_stg4_update_0_write6_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write6;
  return 0;
}

inline hw_uint<16> stg5_rd29_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd29 read pattern: { stg5_update_0[d0, d1] -> stg4[7 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write7 = stg4.stg4_stg4_update_0_write7_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write7;
  return 0;
}

inline hw_uint<16> stg5_rd3_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd3 read pattern: { stg5_update_0[d0, d1] -> stg4[1 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write1 = stg4.stg4_stg4_update_0_write1_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write1;
  return 0;
}

inline hw_uint<16> stg5_rd30_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd30 read pattern: { stg5_update_0[d0, d1] -> stg4[7 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write7 = stg4.stg4_stg4_update_0_write7_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write7;
  return 0;
}

inline hw_uint<16> stg5_rd31_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd31 read pattern: { stg5_update_0[d0, d1] -> stg4[8 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write8 = stg4.stg4_stg4_update_0_write8_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write8;
  return 0;
}

inline hw_uint<16> stg5_rd32_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd32 read pattern: { stg5_update_0[d0, d1] -> stg4[7 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write7 = stg4.stg4_stg4_update_0_write7_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write7;
  return 0;
}

inline hw_uint<16> stg5_rd33_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd33 read pattern: { stg5_update_0[d0, d1] -> stg4[8 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write8 = stg4.stg4_stg4_update_0_write8_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write8;
  return 0;
}

inline hw_uint<16> stg5_rd34_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd34 read pattern: { stg5_update_0[d0, d1] -> stg4[8 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write8 = stg4.stg4_stg4_update_0_write8_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write8;
  return 0;
}

inline hw_uint<16> stg5_rd35_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd35 read pattern: { stg5_update_0[d0, d1] -> stg4[9 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write9 = stg4.stg4_stg4_update_0_write9_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write9;
  return 0;
}

inline hw_uint<16> stg5_rd36_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd36 read pattern: { stg5_update_0[d0, d1] -> stg4[8 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write8 = stg4.stg4_stg4_update_0_write8_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write8;
  return 0;
}

inline hw_uint<16> stg5_rd37_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd37 read pattern: { stg5_update_0[d0, d1] -> stg4[9 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write9 = stg4.stg4_stg4_update_0_write9_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write9;
  return 0;
}

inline hw_uint<16> stg5_rd38_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd38 read pattern: { stg5_update_0[d0, d1] -> stg4[9 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write9 = stg4.stg4_stg4_update_0_write9_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write9;
  return 0;
}

inline hw_uint<16> stg5_rd39_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd39 read pattern: { stg5_update_0[d0, d1] -> stg4[10 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write10 = stg4.stg4_stg4_update_0_write10_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write10;
  return 0;
}

inline hw_uint<16> stg5_rd4_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd4 read pattern: { stg5_update_0[d0, d1] -> stg4[32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write0 = stg4.stg4_stg4_update_0_write0_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write0;
  return 0;
}

inline hw_uint<16> stg5_rd40_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd40 read pattern: { stg5_update_0[d0, d1] -> stg4[9 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write9 = stg4.stg4_stg4_update_0_write9_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write9;
  return 0;
}

inline hw_uint<16> stg5_rd41_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd41 read pattern: { stg5_update_0[d0, d1] -> stg4[10 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write10 = stg4.stg4_stg4_update_0_write10_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write10;
  return 0;
}

inline hw_uint<16> stg5_rd42_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd42 read pattern: { stg5_update_0[d0, d1] -> stg4[10 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write10 = stg4.stg4_stg4_update_0_write10_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write10;
  return 0;
}

inline hw_uint<16> stg5_rd43_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd43 read pattern: { stg5_update_0[d0, d1] -> stg4[11 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write11 = stg4.stg4_stg4_update_0_write11_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write11;
  return 0;
}

inline hw_uint<16> stg5_rd44_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd44 read pattern: { stg5_update_0[d0, d1] -> stg4[10 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write10 = stg4.stg4_stg4_update_0_write10_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write10;
  return 0;
}

inline hw_uint<16> stg5_rd45_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd45 read pattern: { stg5_update_0[d0, d1] -> stg4[11 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write11 = stg4.stg4_stg4_update_0_write11_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write11;
  return 0;
}

inline hw_uint<16> stg5_rd46_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd46 read pattern: { stg5_update_0[d0, d1] -> stg4[11 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write11 = stg4.stg4_stg4_update_0_write11_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write11;
  return 0;
}

inline hw_uint<16> stg5_rd47_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd47 read pattern: { stg5_update_0[d0, d1] -> stg4[12 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write12 = stg4.stg4_stg4_update_0_write12_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write12;
  return 0;
}

inline hw_uint<16> stg5_rd48_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd48 read pattern: { stg5_update_0[d0, d1] -> stg4[11 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write11 = stg4.stg4_stg4_update_0_write11_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write11;
  return 0;
}

inline hw_uint<16> stg5_rd49_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd49 read pattern: { stg5_update_0[d0, d1] -> stg4[12 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write12 = stg4.stg4_stg4_update_0_write12_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write12;
  return 0;
}

inline hw_uint<16> stg5_rd5_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd5 read pattern: { stg5_update_0[d0, d1] -> stg4[1 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write1 = stg4.stg4_stg4_update_0_write1_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write1;
  return 0;
}

inline hw_uint<16> stg5_rd50_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd50 read pattern: { stg5_update_0[d0, d1] -> stg4[12 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write12 = stg4.stg4_stg4_update_0_write12_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write12;
  return 0;
}

inline hw_uint<16> stg5_rd51_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd51 read pattern: { stg5_update_0[d0, d1] -> stg4[13 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write13 = stg4.stg4_stg4_update_0_write13_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write13;
  return 0;
}

inline hw_uint<16> stg5_rd52_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd52 read pattern: { stg5_update_0[d0, d1] -> stg4[12 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write12 = stg4.stg4_stg4_update_0_write12_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write12;
  return 0;
}

inline hw_uint<16> stg5_rd53_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd53 read pattern: { stg5_update_0[d0, d1] -> stg4[13 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write13 = stg4.stg4_stg4_update_0_write13_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write13;
  return 0;
}

inline hw_uint<16> stg5_rd54_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd54 read pattern: { stg5_update_0[d0, d1] -> stg4[13 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write13 = stg4.stg4_stg4_update_0_write13_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write13;
  return 0;
}

inline hw_uint<16> stg5_rd55_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd55 read pattern: { stg5_update_0[d0, d1] -> stg4[14 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write14 = stg4.stg4_stg4_update_0_write14_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write14;
  return 0;
}

inline hw_uint<16> stg5_rd56_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd56 read pattern: { stg5_update_0[d0, d1] -> stg4[13 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write13 = stg4.stg4_stg4_update_0_write13_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write13;
  return 0;
}

inline hw_uint<16> stg5_rd57_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd57 read pattern: { stg5_update_0[d0, d1] -> stg4[14 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write14 = stg4.stg4_stg4_update_0_write14_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write14;
  return 0;
}

inline hw_uint<16> stg5_rd58_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd58 read pattern: { stg5_update_0[d0, d1] -> stg4[14 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write14 = stg4.stg4_stg4_update_0_write14_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write14;
  return 0;
}

inline hw_uint<16> stg5_rd59_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd59 read pattern: { stg5_update_0[d0, d1] -> stg4[15 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write15 = stg4.stg4_stg4_update_0_write15_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write15;
  return 0;
}

inline hw_uint<16> stg5_rd6_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd6 read pattern: { stg5_update_0[d0, d1] -> stg4[1 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write1 = stg4.stg4_stg4_update_0_write1_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write1;
  return 0;
}

inline hw_uint<16> stg5_rd60_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd60 read pattern: { stg5_update_0[d0, d1] -> stg4[14 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write14 = stg4.stg4_stg4_update_0_write14_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write14;
  return 0;
}

inline hw_uint<16> stg5_rd61_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd61 read pattern: { stg5_update_0[d0, d1] -> stg4[15 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write15 = stg4.stg4_stg4_update_0_write15_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write15;
  return 0;
}

inline hw_uint<16> stg5_rd62_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd62 read pattern: { stg5_update_0[d0, d1] -> stg4[15 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write15 = stg4.stg4_stg4_update_0_write15_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write15;
  return 0;
}

inline hw_uint<16> stg5_rd63_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd63 read pattern: { stg5_update_0[d0, d1] -> stg4[16 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write16 = stg4.stg4_stg4_update_0_write16_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write16;
  return 0;
}

inline hw_uint<16> stg5_rd64_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd64 read pattern: { stg5_update_0[d0, d1] -> stg4[15 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write15 = stg4.stg4_stg4_update_0_write15_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write15;
  return 0;
}

inline hw_uint<16> stg5_rd65_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd65 read pattern: { stg5_update_0[d0, d1] -> stg4[16 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write16 = stg4.stg4_stg4_update_0_write16_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write16;
  return 0;
}

inline hw_uint<16> stg5_rd66_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd66 read pattern: { stg5_update_0[d0, d1] -> stg4[16 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write16 = stg4.stg4_stg4_update_0_write16_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write16;
  return 0;
}

inline hw_uint<16> stg5_rd67_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd67 read pattern: { stg5_update_0[d0, d1] -> stg4[17 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write17 = stg4.stg4_stg4_update_0_write17_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write17;
  return 0;
}

inline hw_uint<16> stg5_rd68_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd68 read pattern: { stg5_update_0[d0, d1] -> stg4[16 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write16 = stg4.stg4_stg4_update_0_write16_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write16;
  return 0;
}

inline hw_uint<16> stg5_rd69_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd69 read pattern: { stg5_update_0[d0, d1] -> stg4[17 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write17 = stg4.stg4_stg4_update_0_write17_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write17;
  return 0;
}

inline hw_uint<16> stg5_rd7_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd7 read pattern: { stg5_update_0[d0, d1] -> stg4[2 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write2 = stg4.stg4_stg4_update_0_write2_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write2;
  return 0;
}

inline hw_uint<16> stg5_rd70_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd70 read pattern: { stg5_update_0[d0, d1] -> stg4[17 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write17 = stg4.stg4_stg4_update_0_write17_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write17;
  return 0;
}

inline hw_uint<16> stg5_rd71_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd71 read pattern: { stg5_update_0[d0, d1] -> stg4[18 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write18 = stg4.stg4_stg4_update_0_write18_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write18;
  return 0;
}

inline hw_uint<16> stg5_rd72_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd72 read pattern: { stg5_update_0[d0, d1] -> stg4[17 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write17 = stg4.stg4_stg4_update_0_write17_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write17;
  return 0;
}

inline hw_uint<16> stg5_rd73_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd73 read pattern: { stg5_update_0[d0, d1] -> stg4[18 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write18 = stg4.stg4_stg4_update_0_write18_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write18;
  return 0;
}

inline hw_uint<16> stg5_rd74_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd74 read pattern: { stg5_update_0[d0, d1] -> stg4[18 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write18 = stg4.stg4_stg4_update_0_write18_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write18;
  return 0;
}

inline hw_uint<16> stg5_rd75_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd75 read pattern: { stg5_update_0[d0, d1] -> stg4[19 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write19 = stg4.stg4_stg4_update_0_write19_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write19;
  return 0;
}

inline hw_uint<16> stg5_rd76_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd76 read pattern: { stg5_update_0[d0, d1] -> stg4[18 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write18 = stg4.stg4_stg4_update_0_write18_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write18;
  return 0;
}

inline hw_uint<16> stg5_rd77_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd77 read pattern: { stg5_update_0[d0, d1] -> stg4[19 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write19 = stg4.stg4_stg4_update_0_write19_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write19;
  return 0;
}

inline hw_uint<16> stg5_rd78_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd78 read pattern: { stg5_update_0[d0, d1] -> stg4[19 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write19 = stg4.stg4_stg4_update_0_write19_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write19;
  return 0;
}

inline hw_uint<16> stg5_rd79_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd79 read pattern: { stg5_update_0[d0, d1] -> stg4[20 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write20 = stg4.stg4_stg4_update_0_write20_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write20;
  return 0;
}

inline hw_uint<16> stg5_rd8_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd8 read pattern: { stg5_update_0[d0, d1] -> stg4[1 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write1 = stg4.stg4_stg4_update_0_write1_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write1;
  return 0;
}

inline hw_uint<16> stg5_rd80_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd80 read pattern: { stg5_update_0[d0, d1] -> stg4[19 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write19 = stg4.stg4_stg4_update_0_write19_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write19;
  return 0;
}

inline hw_uint<16> stg5_rd81_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd81 read pattern: { stg5_update_0[d0, d1] -> stg4[20 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write20 = stg4.stg4_stg4_update_0_write20_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write20;
  return 0;
}

inline hw_uint<16> stg5_rd82_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd82 read pattern: { stg5_update_0[d0, d1] -> stg4[20 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write20 = stg4.stg4_stg4_update_0_write20_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write20;
  return 0;
}

inline hw_uint<16> stg5_rd83_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd83 read pattern: { stg5_update_0[d0, d1] -> stg4[21 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write21 = stg4.stg4_stg4_update_0_write21_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write21;
  return 0;
}

inline hw_uint<16> stg5_rd84_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd84 read pattern: { stg5_update_0[d0, d1] -> stg4[20 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write20 = stg4.stg4_stg4_update_0_write20_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write20;
  return 0;
}

inline hw_uint<16> stg5_rd85_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd85 read pattern: { stg5_update_0[d0, d1] -> stg4[21 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write21 = stg4.stg4_stg4_update_0_write21_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write21;
  return 0;
}

inline hw_uint<16> stg5_rd86_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd86 read pattern: { stg5_update_0[d0, d1] -> stg4[21 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write21 = stg4.stg4_stg4_update_0_write21_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write21;
  return 0;
}

inline hw_uint<16> stg5_rd87_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd87 read pattern: { stg5_update_0[d0, d1] -> stg4[22 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write22 = stg4.stg4_stg4_update_0_write22_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write22;
  return 0;
}

inline hw_uint<16> stg5_rd88_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd88 read pattern: { stg5_update_0[d0, d1] -> stg4[21 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write21 = stg4.stg4_stg4_update_0_write21_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write21;
  return 0;
}

inline hw_uint<16> stg5_rd89_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd89 read pattern: { stg5_update_0[d0, d1] -> stg4[22 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write22 = stg4.stg4_stg4_update_0_write22_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write22;
  return 0;
}

inline hw_uint<16> stg5_rd9_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd9 read pattern: { stg5_update_0[d0, d1] -> stg4[2 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write2 = stg4.stg4_stg4_update_0_write2_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write2;
  return 0;
}

inline hw_uint<16> stg5_rd90_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd90 read pattern: { stg5_update_0[d0, d1] -> stg4[22 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write22 = stg4.stg4_stg4_update_0_write22_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write22;
  return 0;
}

inline hw_uint<16> stg5_rd91_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd91 read pattern: { stg5_update_0[d0, d1] -> stg4[23 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write23 = stg4.stg4_stg4_update_0_write23_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write23;
  return 0;
}

inline hw_uint<16> stg5_rd92_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd92 read pattern: { stg5_update_0[d0, d1] -> stg4[22 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write22 = stg4.stg4_stg4_update_0_write22_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write22;
  return 0;
}

inline hw_uint<16> stg5_rd93_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd93 read pattern: { stg5_update_0[d0, d1] -> stg4[23 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write23 = stg4.stg4_stg4_update_0_write23_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write23;
  return 0;
}

inline hw_uint<16> stg5_rd94_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd94 read pattern: { stg5_update_0[d0, d1] -> stg4[23 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write23 = stg4.stg4_stg4_update_0_write23_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write23;
  return 0;
}

inline hw_uint<16> stg5_rd95_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd95 read pattern: { stg5_update_0[d0, d1] -> stg4[24 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write24 = stg4.stg4_stg4_update_0_write24_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write24;
  return 0;
}

inline hw_uint<16> stg5_rd96_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd96 read pattern: { stg5_update_0[d0, d1] -> stg4[23 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write23 = stg4.stg4_stg4_update_0_write23_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write23;
  return 0;
}

inline hw_uint<16> stg5_rd97_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd97 read pattern: { stg5_update_0[d0, d1] -> stg4[24 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write24 = stg4.stg4_stg4_update_0_write24_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write24;
  return 0;
}

inline hw_uint<16> stg5_rd98_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd98 read pattern: { stg5_update_0[d0, d1] -> stg4[24 + 32d0, 1 + d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write24 = stg4.stg4_stg4_update_0_write24_merged_banks_4.peek_1();
  return value_stg4_stg4_update_0_write24;
  return 0;
}

inline hw_uint<16> stg5_rd99_select(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_rd99 read pattern: { stg5_update_0[d0, d1] -> stg4[25 + 32d0, d1] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Read schedule : { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  // Write schedule: { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
  auto value_stg4_stg4_update_0_write25 = stg4.stg4_stg4_update_0_write25_merged_banks_4.peek_91();
  return value_stg4_stg4_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg4_update_0_write
//	stg4_stg4_update_0_write0
//	stg4_stg4_update_0_write1
//	stg4_stg4_update_0_write2
//	stg4_stg4_update_0_write3
//	stg4_stg4_update_0_write4
//	stg4_stg4_update_0_write5
//	stg4_stg4_update_0_write6
//	stg4_stg4_update_0_write7
//	stg4_stg4_update_0_write8
//	stg4_stg4_update_0_write9
//	stg4_stg4_update_0_write10
//	stg4_stg4_update_0_write11
//	stg4_stg4_update_0_write12
//	stg4_stg4_update_0_write13
//	stg4_stg4_update_0_write14
//	stg4_stg4_update_0_write15
//	stg4_stg4_update_0_write16
//	stg4_stg4_update_0_write17
//	stg4_stg4_update_0_write18
//	stg4_stg4_update_0_write19
//	stg4_stg4_update_0_write20
//	stg4_stg4_update_0_write21
//	stg4_stg4_update_0_write22
//	stg4_stg4_update_0_write23
//	stg4_stg4_update_0_write24
//	stg4_stg4_update_0_write25
//	stg4_stg4_update_0_write26
//	stg4_stg4_update_0_write27
//	stg4_stg4_update_0_write28
//	stg4_stg4_update_0_write29
//	stg4_stg4_update_0_write30
//	stg4_stg4_update_0_write31
inline void stg4_stg4_update_0_write_bundle_write(hw_uint<512>& stg4_update_0_write, stg4_cache& stg4, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg4_stg4_update_0_write0_res = stg4_update_0_write.extract<0, 15>();
	stg4_stg4_update_0_write0_write(stg4_stg4_update_0_write0_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write1_res = stg4_update_0_write.extract<16, 31>();
	stg4_stg4_update_0_write1_write(stg4_stg4_update_0_write1_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write2_res = stg4_update_0_write.extract<32, 47>();
	stg4_stg4_update_0_write2_write(stg4_stg4_update_0_write2_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write3_res = stg4_update_0_write.extract<48, 63>();
	stg4_stg4_update_0_write3_write(stg4_stg4_update_0_write3_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write4_res = stg4_update_0_write.extract<64, 79>();
	stg4_stg4_update_0_write4_write(stg4_stg4_update_0_write4_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write5_res = stg4_update_0_write.extract<80, 95>();
	stg4_stg4_update_0_write5_write(stg4_stg4_update_0_write5_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write6_res = stg4_update_0_write.extract<96, 111>();
	stg4_stg4_update_0_write6_write(stg4_stg4_update_0_write6_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write7_res = stg4_update_0_write.extract<112, 127>();
	stg4_stg4_update_0_write7_write(stg4_stg4_update_0_write7_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write8_res = stg4_update_0_write.extract<128, 143>();
	stg4_stg4_update_0_write8_write(stg4_stg4_update_0_write8_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write9_res = stg4_update_0_write.extract<144, 159>();
	stg4_stg4_update_0_write9_write(stg4_stg4_update_0_write9_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write10_res = stg4_update_0_write.extract<160, 175>();
	stg4_stg4_update_0_write10_write(stg4_stg4_update_0_write10_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write11_res = stg4_update_0_write.extract<176, 191>();
	stg4_stg4_update_0_write11_write(stg4_stg4_update_0_write11_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write12_res = stg4_update_0_write.extract<192, 207>();
	stg4_stg4_update_0_write12_write(stg4_stg4_update_0_write12_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write13_res = stg4_update_0_write.extract<208, 223>();
	stg4_stg4_update_0_write13_write(stg4_stg4_update_0_write13_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write14_res = stg4_update_0_write.extract<224, 239>();
	stg4_stg4_update_0_write14_write(stg4_stg4_update_0_write14_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write15_res = stg4_update_0_write.extract<240, 255>();
	stg4_stg4_update_0_write15_write(stg4_stg4_update_0_write15_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write16_res = stg4_update_0_write.extract<256, 271>();
	stg4_stg4_update_0_write16_write(stg4_stg4_update_0_write16_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write17_res = stg4_update_0_write.extract<272, 287>();
	stg4_stg4_update_0_write17_write(stg4_stg4_update_0_write17_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write18_res = stg4_update_0_write.extract<288, 303>();
	stg4_stg4_update_0_write18_write(stg4_stg4_update_0_write18_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write19_res = stg4_update_0_write.extract<304, 319>();
	stg4_stg4_update_0_write19_write(stg4_stg4_update_0_write19_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write20_res = stg4_update_0_write.extract<320, 335>();
	stg4_stg4_update_0_write20_write(stg4_stg4_update_0_write20_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write21_res = stg4_update_0_write.extract<336, 351>();
	stg4_stg4_update_0_write21_write(stg4_stg4_update_0_write21_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write22_res = stg4_update_0_write.extract<352, 367>();
	stg4_stg4_update_0_write22_write(stg4_stg4_update_0_write22_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write23_res = stg4_update_0_write.extract<368, 383>();
	stg4_stg4_update_0_write23_write(stg4_stg4_update_0_write23_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write24_res = stg4_update_0_write.extract<384, 399>();
	stg4_stg4_update_0_write24_write(stg4_stg4_update_0_write24_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write25_res = stg4_update_0_write.extract<400, 415>();
	stg4_stg4_update_0_write25_write(stg4_stg4_update_0_write25_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write26_res = stg4_update_0_write.extract<416, 431>();
	stg4_stg4_update_0_write26_write(stg4_stg4_update_0_write26_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write27_res = stg4_update_0_write.extract<432, 447>();
	stg4_stg4_update_0_write27_write(stg4_stg4_update_0_write27_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write28_res = stg4_update_0_write.extract<448, 463>();
	stg4_stg4_update_0_write28_write(stg4_stg4_update_0_write28_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write29_res = stg4_update_0_write.extract<464, 479>();
	stg4_stg4_update_0_write29_write(stg4_stg4_update_0_write29_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write30_res = stg4_update_0_write.extract<480, 495>();
	stg4_stg4_update_0_write30_write(stg4_stg4_update_0_write30_res, stg4, d0, d1, dynamic_address);
	hw_uint<16> stg4_stg4_update_0_write31_res = stg4_update_0_write.extract<496, 511>();
	stg4_stg4_update_0_write31_write(stg4_stg4_update_0_write31_res, stg4, d0, d1, dynamic_address);
}

// stg5_update_0_read
//	stg5_rd0
//	stg5_rd1
//	stg5_rd2
//	stg5_rd3
//	stg5_rd4
//	stg5_rd5
//	stg5_rd6
//	stg5_rd7
//	stg5_rd8
//	stg5_rd9
//	stg5_rd10
//	stg5_rd11
//	stg5_rd12
//	stg5_rd13
//	stg5_rd14
//	stg5_rd15
//	stg5_rd16
//	stg5_rd17
//	stg5_rd18
//	stg5_rd19
//	stg5_rd20
//	stg5_rd21
//	stg5_rd22
//	stg5_rd23
//	stg5_rd24
//	stg5_rd25
//	stg5_rd26
//	stg5_rd27
//	stg5_rd28
//	stg5_rd29
//	stg5_rd30
//	stg5_rd31
//	stg5_rd32
//	stg5_rd33
//	stg5_rd34
//	stg5_rd35
//	stg5_rd36
//	stg5_rd37
//	stg5_rd38
//	stg5_rd39
//	stg5_rd40
//	stg5_rd41
//	stg5_rd42
//	stg5_rd43
//	stg5_rd44
//	stg5_rd45
//	stg5_rd46
//	stg5_rd47
//	stg5_rd48
//	stg5_rd49
//	stg5_rd50
//	stg5_rd51
//	stg5_rd52
//	stg5_rd53
//	stg5_rd54
//	stg5_rd55
//	stg5_rd56
//	stg5_rd57
//	stg5_rd58
//	stg5_rd59
//	stg5_rd60
//	stg5_rd61
//	stg5_rd62
//	stg5_rd63
//	stg5_rd64
//	stg5_rd65
//	stg5_rd66
//	stg5_rd67
//	stg5_rd68
//	stg5_rd69
//	stg5_rd70
//	stg5_rd71
//	stg5_rd72
//	stg5_rd73
//	stg5_rd74
//	stg5_rd75
//	stg5_rd76
//	stg5_rd77
//	stg5_rd78
//	stg5_rd79
//	stg5_rd80
//	stg5_rd81
//	stg5_rd82
//	stg5_rd83
//	stg5_rd84
//	stg5_rd85
//	stg5_rd86
//	stg5_rd87
//	stg5_rd88
//	stg5_rd89
//	stg5_rd90
//	stg5_rd91
//	stg5_rd92
//	stg5_rd93
//	stg5_rd94
//	stg5_rd95
//	stg5_rd96
//	stg5_rd97
//	stg5_rd98
//	stg5_rd99
//	stg5_rd100
//	stg5_rd101
//	stg5_rd102
//	stg5_rd103
//	stg5_rd104
//	stg5_rd105
//	stg5_rd106
//	stg5_rd107
//	stg5_rd108
//	stg5_rd109
//	stg5_rd110
//	stg5_rd111
//	stg5_rd112
//	stg5_rd113
//	stg5_rd114
//	stg5_rd115
//	stg5_rd116
//	stg5_rd117
//	stg5_rd118
//	stg5_rd119
//	stg5_rd120
//	stg5_rd121
//	stg5_rd122
//	stg5_rd123
//	stg5_rd124
//	stg5_rd125
//	stg5_rd126
//	stg5_rd127
inline hw_uint<2048> stg4_stg5_update_0_read_bundle_read(stg4_cache& stg4, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg5_rd0
    // stg5_rd1
    // stg5_rd2
    // stg5_rd3
    // stg5_rd4
    // stg5_rd5
    // stg5_rd6
    // stg5_rd7
    // stg5_rd8
    // stg5_rd9
    // stg5_rd10
    // stg5_rd11
    // stg5_rd12
    // stg5_rd13
    // stg5_rd14
    // stg5_rd15
    // stg5_rd16
    // stg5_rd17
    // stg5_rd18
    // stg5_rd19
    // stg5_rd20
    // stg5_rd21
    // stg5_rd22
    // stg5_rd23
    // stg5_rd24
    // stg5_rd25
    // stg5_rd26
    // stg5_rd27
    // stg5_rd28
    // stg5_rd29
    // stg5_rd30
    // stg5_rd31
    // stg5_rd32
    // stg5_rd33
    // stg5_rd34
    // stg5_rd35
    // stg5_rd36
    // stg5_rd37
    // stg5_rd38
    // stg5_rd39
    // stg5_rd40
    // stg5_rd41
    // stg5_rd42
    // stg5_rd43
    // stg5_rd44
    // stg5_rd45
    // stg5_rd46
    // stg5_rd47
    // stg5_rd48
    // stg5_rd49
    // stg5_rd50
    // stg5_rd51
    // stg5_rd52
    // stg5_rd53
    // stg5_rd54
    // stg5_rd55
    // stg5_rd56
    // stg5_rd57
    // stg5_rd58
    // stg5_rd59
    // stg5_rd60
    // stg5_rd61
    // stg5_rd62
    // stg5_rd63
    // stg5_rd64
    // stg5_rd65
    // stg5_rd66
    // stg5_rd67
    // stg5_rd68
    // stg5_rd69
    // stg5_rd70
    // stg5_rd71
    // stg5_rd72
    // stg5_rd73
    // stg5_rd74
    // stg5_rd75
    // stg5_rd76
    // stg5_rd77
    // stg5_rd78
    // stg5_rd79
    // stg5_rd80
    // stg5_rd81
    // stg5_rd82
    // stg5_rd83
    // stg5_rd84
    // stg5_rd85
    // stg5_rd86
    // stg5_rd87
    // stg5_rd88
    // stg5_rd89
    // stg5_rd90
    // stg5_rd91
    // stg5_rd92
    // stg5_rd93
    // stg5_rd94
    // stg5_rd95
    // stg5_rd96
    // stg5_rd97
    // stg5_rd98
    // stg5_rd99
    // stg5_rd100
    // stg5_rd101
    // stg5_rd102
    // stg5_rd103
    // stg5_rd104
    // stg5_rd105
    // stg5_rd106
    // stg5_rd107
    // stg5_rd108
    // stg5_rd109
    // stg5_rd110
    // stg5_rd111
    // stg5_rd112
    // stg5_rd113
    // stg5_rd114
    // stg5_rd115
    // stg5_rd116
    // stg5_rd117
    // stg5_rd118
    // stg5_rd119
    // stg5_rd120
    // stg5_rd121
    // stg5_rd122
    // stg5_rd123
    // stg5_rd124
    // stg5_rd125
    // stg5_rd126
    // stg5_rd127

	hw_uint<2048> result;
	hw_uint<16> stg5_rd0_res = stg5_rd0_select(stg4, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg5_rd0_res);
	hw_uint<16> stg5_rd1_res = stg5_rd1_select(stg4, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg5_rd1_res);
	hw_uint<16> stg5_rd2_res = stg5_rd2_select(stg4, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg5_rd2_res);
	hw_uint<16> stg5_rd3_res = stg5_rd3_select(stg4, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg5_rd3_res);
	hw_uint<16> stg5_rd4_res = stg5_rd4_select(stg4, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg5_rd4_res);
	hw_uint<16> stg5_rd5_res = stg5_rd5_select(stg4, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg5_rd5_res);
	hw_uint<16> stg5_rd6_res = stg5_rd6_select(stg4, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg5_rd6_res);
	hw_uint<16> stg5_rd7_res = stg5_rd7_select(stg4, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg5_rd7_res);
	hw_uint<16> stg5_rd8_res = stg5_rd8_select(stg4, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg5_rd8_res);
	hw_uint<16> stg5_rd9_res = stg5_rd9_select(stg4, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg5_rd9_res);
	hw_uint<16> stg5_rd10_res = stg5_rd10_select(stg4, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg5_rd10_res);
	hw_uint<16> stg5_rd11_res = stg5_rd11_select(stg4, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg5_rd11_res);
	hw_uint<16> stg5_rd12_res = stg5_rd12_select(stg4, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg5_rd12_res);
	hw_uint<16> stg5_rd13_res = stg5_rd13_select(stg4, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg5_rd13_res);
	hw_uint<16> stg5_rd14_res = stg5_rd14_select(stg4, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg5_rd14_res);
	hw_uint<16> stg5_rd15_res = stg5_rd15_select(stg4, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg5_rd15_res);
	hw_uint<16> stg5_rd16_res = stg5_rd16_select(stg4, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg5_rd16_res);
	hw_uint<16> stg5_rd17_res = stg5_rd17_select(stg4, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg5_rd17_res);
	hw_uint<16> stg5_rd18_res = stg5_rd18_select(stg4, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg5_rd18_res);
	hw_uint<16> stg5_rd19_res = stg5_rd19_select(stg4, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg5_rd19_res);
	hw_uint<16> stg5_rd20_res = stg5_rd20_select(stg4, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg5_rd20_res);
	hw_uint<16> stg5_rd21_res = stg5_rd21_select(stg4, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg5_rd21_res);
	hw_uint<16> stg5_rd22_res = stg5_rd22_select(stg4, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg5_rd22_res);
	hw_uint<16> stg5_rd23_res = stg5_rd23_select(stg4, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg5_rd23_res);
	hw_uint<16> stg5_rd24_res = stg5_rd24_select(stg4, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg5_rd24_res);
	hw_uint<16> stg5_rd25_res = stg5_rd25_select(stg4, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg5_rd25_res);
	hw_uint<16> stg5_rd26_res = stg5_rd26_select(stg4, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg5_rd26_res);
	hw_uint<16> stg5_rd27_res = stg5_rd27_select(stg4, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg5_rd27_res);
	hw_uint<16> stg5_rd28_res = stg5_rd28_select(stg4, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg5_rd28_res);
	hw_uint<16> stg5_rd29_res = stg5_rd29_select(stg4, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg5_rd29_res);
	hw_uint<16> stg5_rd30_res = stg5_rd30_select(stg4, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg5_rd30_res);
	hw_uint<16> stg5_rd31_res = stg5_rd31_select(stg4, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg5_rd31_res);
	hw_uint<16> stg5_rd32_res = stg5_rd32_select(stg4, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg5_rd32_res);
	hw_uint<16> stg5_rd33_res = stg5_rd33_select(stg4, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg5_rd33_res);
	hw_uint<16> stg5_rd34_res = stg5_rd34_select(stg4, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg5_rd34_res);
	hw_uint<16> stg5_rd35_res = stg5_rd35_select(stg4, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg5_rd35_res);
	hw_uint<16> stg5_rd36_res = stg5_rd36_select(stg4, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg5_rd36_res);
	hw_uint<16> stg5_rd37_res = stg5_rd37_select(stg4, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg5_rd37_res);
	hw_uint<16> stg5_rd38_res = stg5_rd38_select(stg4, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg5_rd38_res);
	hw_uint<16> stg5_rd39_res = stg5_rd39_select(stg4, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg5_rd39_res);
	hw_uint<16> stg5_rd40_res = stg5_rd40_select(stg4, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg5_rd40_res);
	hw_uint<16> stg5_rd41_res = stg5_rd41_select(stg4, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg5_rd41_res);
	hw_uint<16> stg5_rd42_res = stg5_rd42_select(stg4, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg5_rd42_res);
	hw_uint<16> stg5_rd43_res = stg5_rd43_select(stg4, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg5_rd43_res);
	hw_uint<16> stg5_rd44_res = stg5_rd44_select(stg4, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg5_rd44_res);
	hw_uint<16> stg5_rd45_res = stg5_rd45_select(stg4, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg5_rd45_res);
	hw_uint<16> stg5_rd46_res = stg5_rd46_select(stg4, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg5_rd46_res);
	hw_uint<16> stg5_rd47_res = stg5_rd47_select(stg4, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg5_rd47_res);
	hw_uint<16> stg5_rd48_res = stg5_rd48_select(stg4, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg5_rd48_res);
	hw_uint<16> stg5_rd49_res = stg5_rd49_select(stg4, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg5_rd49_res);
	hw_uint<16> stg5_rd50_res = stg5_rd50_select(stg4, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg5_rd50_res);
	hw_uint<16> stg5_rd51_res = stg5_rd51_select(stg4, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg5_rd51_res);
	hw_uint<16> stg5_rd52_res = stg5_rd52_select(stg4, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg5_rd52_res);
	hw_uint<16> stg5_rd53_res = stg5_rd53_select(stg4, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg5_rd53_res);
	hw_uint<16> stg5_rd54_res = stg5_rd54_select(stg4, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg5_rd54_res);
	hw_uint<16> stg5_rd55_res = stg5_rd55_select(stg4, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg5_rd55_res);
	hw_uint<16> stg5_rd56_res = stg5_rd56_select(stg4, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg5_rd56_res);
	hw_uint<16> stg5_rd57_res = stg5_rd57_select(stg4, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg5_rd57_res);
	hw_uint<16> stg5_rd58_res = stg5_rd58_select(stg4, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg5_rd58_res);
	hw_uint<16> stg5_rd59_res = stg5_rd59_select(stg4, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg5_rd59_res);
	hw_uint<16> stg5_rd60_res = stg5_rd60_select(stg4, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg5_rd60_res);
	hw_uint<16> stg5_rd61_res = stg5_rd61_select(stg4, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg5_rd61_res);
	hw_uint<16> stg5_rd62_res = stg5_rd62_select(stg4, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg5_rd62_res);
	hw_uint<16> stg5_rd63_res = stg5_rd63_select(stg4, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg5_rd63_res);
	hw_uint<16> stg5_rd64_res = stg5_rd64_select(stg4, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg5_rd64_res);
	hw_uint<16> stg5_rd65_res = stg5_rd65_select(stg4, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg5_rd65_res);
	hw_uint<16> stg5_rd66_res = stg5_rd66_select(stg4, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg5_rd66_res);
	hw_uint<16> stg5_rd67_res = stg5_rd67_select(stg4, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg5_rd67_res);
	hw_uint<16> stg5_rd68_res = stg5_rd68_select(stg4, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg5_rd68_res);
	hw_uint<16> stg5_rd69_res = stg5_rd69_select(stg4, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg5_rd69_res);
	hw_uint<16> stg5_rd70_res = stg5_rd70_select(stg4, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg5_rd70_res);
	hw_uint<16> stg5_rd71_res = stg5_rd71_select(stg4, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg5_rd71_res);
	hw_uint<16> stg5_rd72_res = stg5_rd72_select(stg4, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg5_rd72_res);
	hw_uint<16> stg5_rd73_res = stg5_rd73_select(stg4, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg5_rd73_res);
	hw_uint<16> stg5_rd74_res = stg5_rd74_select(stg4, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg5_rd74_res);
	hw_uint<16> stg5_rd75_res = stg5_rd75_select(stg4, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg5_rd75_res);
	hw_uint<16> stg5_rd76_res = stg5_rd76_select(stg4, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg5_rd76_res);
	hw_uint<16> stg5_rd77_res = stg5_rd77_select(stg4, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg5_rd77_res);
	hw_uint<16> stg5_rd78_res = stg5_rd78_select(stg4, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg5_rd78_res);
	hw_uint<16> stg5_rd79_res = stg5_rd79_select(stg4, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg5_rd79_res);
	hw_uint<16> stg5_rd80_res = stg5_rd80_select(stg4, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg5_rd80_res);
	hw_uint<16> stg5_rd81_res = stg5_rd81_select(stg4, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg5_rd81_res);
	hw_uint<16> stg5_rd82_res = stg5_rd82_select(stg4, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg5_rd82_res);
	hw_uint<16> stg5_rd83_res = stg5_rd83_select(stg4, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg5_rd83_res);
	hw_uint<16> stg5_rd84_res = stg5_rd84_select(stg4, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg5_rd84_res);
	hw_uint<16> stg5_rd85_res = stg5_rd85_select(stg4, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg5_rd85_res);
	hw_uint<16> stg5_rd86_res = stg5_rd86_select(stg4, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg5_rd86_res);
	hw_uint<16> stg5_rd87_res = stg5_rd87_select(stg4, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg5_rd87_res);
	hw_uint<16> stg5_rd88_res = stg5_rd88_select(stg4, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg5_rd88_res);
	hw_uint<16> stg5_rd89_res = stg5_rd89_select(stg4, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg5_rd89_res);
	hw_uint<16> stg5_rd90_res = stg5_rd90_select(stg4, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg5_rd90_res);
	hw_uint<16> stg5_rd91_res = stg5_rd91_select(stg4, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg5_rd91_res);
	hw_uint<16> stg5_rd92_res = stg5_rd92_select(stg4, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg5_rd92_res);
	hw_uint<16> stg5_rd93_res = stg5_rd93_select(stg4, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg5_rd93_res);
	hw_uint<16> stg5_rd94_res = stg5_rd94_select(stg4, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg5_rd94_res);
	hw_uint<16> stg5_rd95_res = stg5_rd95_select(stg4, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg5_rd95_res);
	hw_uint<16> stg5_rd96_res = stg5_rd96_select(stg4, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg5_rd96_res);
	hw_uint<16> stg5_rd97_res = stg5_rd97_select(stg4, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg5_rd97_res);
	hw_uint<16> stg5_rd98_res = stg5_rd98_select(stg4, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg5_rd98_res);
	hw_uint<16> stg5_rd99_res = stg5_rd99_select(stg4, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg5_rd99_res);
	hw_uint<16> stg5_rd100_res = stg5_rd100_select(stg4, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg5_rd100_res);
	hw_uint<16> stg5_rd101_res = stg5_rd101_select(stg4, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg5_rd101_res);
	hw_uint<16> stg5_rd102_res = stg5_rd102_select(stg4, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg5_rd102_res);
	hw_uint<16> stg5_rd103_res = stg5_rd103_select(stg4, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg5_rd103_res);
	hw_uint<16> stg5_rd104_res = stg5_rd104_select(stg4, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg5_rd104_res);
	hw_uint<16> stg5_rd105_res = stg5_rd105_select(stg4, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg5_rd105_res);
	hw_uint<16> stg5_rd106_res = stg5_rd106_select(stg4, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg5_rd106_res);
	hw_uint<16> stg5_rd107_res = stg5_rd107_select(stg4, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg5_rd107_res);
	hw_uint<16> stg5_rd108_res = stg5_rd108_select(stg4, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg5_rd108_res);
	hw_uint<16> stg5_rd109_res = stg5_rd109_select(stg4, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg5_rd109_res);
	hw_uint<16> stg5_rd110_res = stg5_rd110_select(stg4, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg5_rd110_res);
	hw_uint<16> stg5_rd111_res = stg5_rd111_select(stg4, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg5_rd111_res);
	hw_uint<16> stg5_rd112_res = stg5_rd112_select(stg4, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg5_rd112_res);
	hw_uint<16> stg5_rd113_res = stg5_rd113_select(stg4, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg5_rd113_res);
	hw_uint<16> stg5_rd114_res = stg5_rd114_select(stg4, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg5_rd114_res);
	hw_uint<16> stg5_rd115_res = stg5_rd115_select(stg4, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg5_rd115_res);
	hw_uint<16> stg5_rd116_res = stg5_rd116_select(stg4, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg5_rd116_res);
	hw_uint<16> stg5_rd117_res = stg5_rd117_select(stg4, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg5_rd117_res);
	hw_uint<16> stg5_rd118_res = stg5_rd118_select(stg4, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg5_rd118_res);
	hw_uint<16> stg5_rd119_res = stg5_rd119_select(stg4, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg5_rd119_res);
	hw_uint<16> stg5_rd120_res = stg5_rd120_select(stg4, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg5_rd120_res);
	hw_uint<16> stg5_rd121_res = stg5_rd121_select(stg4, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg5_rd121_res);
	hw_uint<16> stg5_rd122_res = stg5_rd122_select(stg4, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg5_rd122_res);
	hw_uint<16> stg5_rd123_res = stg5_rd123_select(stg4, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg5_rd123_res);
	hw_uint<16> stg5_rd124_res = stg5_rd124_select(stg4, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg5_rd124_res);
	hw_uint<16> stg5_rd125_res = stg5_rd125_select(stg4, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg5_rd125_res);
	hw_uint<16> stg5_rd126_res = stg5_rd126_select(stg4, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg5_rd126_res);
	hw_uint<16> stg5_rd127_res = stg5_rd127_select(stg4, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg5_rd127_res);
	return result;
}

struct stg5_stg5_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-416, 2336], [0, 1092]}
	// Capacity: 90
	// # of read delays: 4
  // 0, 1, 88, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 86> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_87() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_88() {
		return f4;
	}

	inline hw_uint<16> peek_89() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 86
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 86 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-415, 2305], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-406, 2314], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-405, 2315], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-404, 2316], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-403, 2317], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-402, 2318], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-401, 2319], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-400, 2320], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-399, 2321], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-398, 2322], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-397, 2323], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-414, 2306], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-396, 2324], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-395, 2325], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-394, 2326], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-393, 2327], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-392, 2328], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-391, 2329], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-390, 2330], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-389, 2331], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-388, 2332], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-387, 2333], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-413, 2307], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-386, 2334], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-417, 2335], [0, 1093]}
	// Capacity: 91
	// # of read delays: 4
  // 0, 1, 89, 90
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}

	inline hw_uint<16> peek_90() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-412, 2308], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-411, 2309], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-410, 2310], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-409, 2311], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-408, 2312], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-407, 2313], [0, 1093]}
	// Capacity: 90
	// # of read delays: 3
  // 0, 1, 89
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 87> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_88() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_89() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 87
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 87 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_cache {
  // # of banks: 32
  stg5_stg5_update_0_write0_merged_banks_4_cache stg5_stg5_update_0_write0_merged_banks_4;
  stg5_stg5_update_0_write1_merged_banks_4_cache stg5_stg5_update_0_write1_merged_banks_4;
  stg5_stg5_update_0_write10_merged_banks_4_cache stg5_stg5_update_0_write10_merged_banks_4;
  stg5_stg5_update_0_write11_merged_banks_4_cache stg5_stg5_update_0_write11_merged_banks_4;
  stg5_stg5_update_0_write12_merged_banks_4_cache stg5_stg5_update_0_write12_merged_banks_4;
  stg5_stg5_update_0_write13_merged_banks_4_cache stg5_stg5_update_0_write13_merged_banks_4;
  stg5_stg5_update_0_write14_merged_banks_4_cache stg5_stg5_update_0_write14_merged_banks_4;
  stg5_stg5_update_0_write15_merged_banks_4_cache stg5_stg5_update_0_write15_merged_banks_4;
  stg5_stg5_update_0_write16_merged_banks_4_cache stg5_stg5_update_0_write16_merged_banks_4;
  stg5_stg5_update_0_write17_merged_banks_4_cache stg5_stg5_update_0_write17_merged_banks_4;
  stg5_stg5_update_0_write18_merged_banks_4_cache stg5_stg5_update_0_write18_merged_banks_4;
  stg5_stg5_update_0_write19_merged_banks_4_cache stg5_stg5_update_0_write19_merged_banks_4;
  stg5_stg5_update_0_write2_merged_banks_4_cache stg5_stg5_update_0_write2_merged_banks_4;
  stg5_stg5_update_0_write20_merged_banks_4_cache stg5_stg5_update_0_write20_merged_banks_4;
  stg5_stg5_update_0_write21_merged_banks_4_cache stg5_stg5_update_0_write21_merged_banks_4;
  stg5_stg5_update_0_write22_merged_banks_4_cache stg5_stg5_update_0_write22_merged_banks_4;
  stg5_stg5_update_0_write23_merged_banks_4_cache stg5_stg5_update_0_write23_merged_banks_4;
  stg5_stg5_update_0_write24_merged_banks_4_cache stg5_stg5_update_0_write24_merged_banks_4;
  stg5_stg5_update_0_write25_merged_banks_4_cache stg5_stg5_update_0_write25_merged_banks_4;
  stg5_stg5_update_0_write26_merged_banks_4_cache stg5_stg5_update_0_write26_merged_banks_4;
  stg5_stg5_update_0_write27_merged_banks_4_cache stg5_stg5_update_0_write27_merged_banks_4;
  stg5_stg5_update_0_write28_merged_banks_4_cache stg5_stg5_update_0_write28_merged_banks_4;
  stg5_stg5_update_0_write29_merged_banks_4_cache stg5_stg5_update_0_write29_merged_banks_4;
  stg5_stg5_update_0_write3_merged_banks_4_cache stg5_stg5_update_0_write3_merged_banks_4;
  stg5_stg5_update_0_write30_merged_banks_4_cache stg5_stg5_update_0_write30_merged_banks_4;
  stg5_stg5_update_0_write31_merged_banks_4_cache stg5_stg5_update_0_write31_merged_banks_4;
  stg5_stg5_update_0_write4_merged_banks_4_cache stg5_stg5_update_0_write4_merged_banks_4;
  stg5_stg5_update_0_write5_merged_banks_4_cache stg5_stg5_update_0_write5_merged_banks_4;
  stg5_stg5_update_0_write6_merged_banks_4_cache stg5_stg5_update_0_write6_merged_banks_4;
  stg5_stg5_update_0_write7_merged_banks_4_cache stg5_stg5_update_0_write7_merged_banks_4;
  stg5_stg5_update_0_write8_merged_banks_4_cache stg5_stg5_update_0_write8_merged_banks_4;
  stg5_stg5_update_0_write9_merged_banks_4_cache stg5_stg5_update_0_write9_merged_banks_4;
};



inline void stg5_stg5_update_0_write0_write(hw_uint<16>& stg5_stg5_update_0_write0, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write0_merged_banks_4.push(stg5_stg5_update_0_write0);
}

inline void stg5_stg5_update_0_write1_write(hw_uint<16>& stg5_stg5_update_0_write1, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write1_merged_banks_4.push(stg5_stg5_update_0_write1);
}

inline void stg5_stg5_update_0_write10_write(hw_uint<16>& stg5_stg5_update_0_write10, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write10_merged_banks_4.push(stg5_stg5_update_0_write10);
}

inline void stg5_stg5_update_0_write11_write(hw_uint<16>& stg5_stg5_update_0_write11, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write11_merged_banks_4.push(stg5_stg5_update_0_write11);
}

inline void stg5_stg5_update_0_write12_write(hw_uint<16>& stg5_stg5_update_0_write12, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write12_merged_banks_4.push(stg5_stg5_update_0_write12);
}

inline void stg5_stg5_update_0_write13_write(hw_uint<16>& stg5_stg5_update_0_write13, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write13_merged_banks_4.push(stg5_stg5_update_0_write13);
}

inline void stg5_stg5_update_0_write14_write(hw_uint<16>& stg5_stg5_update_0_write14, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write14_merged_banks_4.push(stg5_stg5_update_0_write14);
}

inline void stg5_stg5_update_0_write15_write(hw_uint<16>& stg5_stg5_update_0_write15, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write15_merged_banks_4.push(stg5_stg5_update_0_write15);
}

inline void stg5_stg5_update_0_write16_write(hw_uint<16>& stg5_stg5_update_0_write16, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write16_merged_banks_4.push(stg5_stg5_update_0_write16);
}

inline void stg5_stg5_update_0_write17_write(hw_uint<16>& stg5_stg5_update_0_write17, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write17_merged_banks_4.push(stg5_stg5_update_0_write17);
}

inline void stg5_stg5_update_0_write18_write(hw_uint<16>& stg5_stg5_update_0_write18, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write18_merged_banks_4.push(stg5_stg5_update_0_write18);
}

inline void stg5_stg5_update_0_write19_write(hw_uint<16>& stg5_stg5_update_0_write19, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write19_merged_banks_4.push(stg5_stg5_update_0_write19);
}

inline void stg5_stg5_update_0_write2_write(hw_uint<16>& stg5_stg5_update_0_write2, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write2_merged_banks_4.push(stg5_stg5_update_0_write2);
}

inline void stg5_stg5_update_0_write20_write(hw_uint<16>& stg5_stg5_update_0_write20, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write20_merged_banks_4.push(stg5_stg5_update_0_write20);
}

inline void stg5_stg5_update_0_write21_write(hw_uint<16>& stg5_stg5_update_0_write21, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write21_merged_banks_4.push(stg5_stg5_update_0_write21);
}

inline void stg5_stg5_update_0_write22_write(hw_uint<16>& stg5_stg5_update_0_write22, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write22_merged_banks_4.push(stg5_stg5_update_0_write22);
}

inline void stg5_stg5_update_0_write23_write(hw_uint<16>& stg5_stg5_update_0_write23, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write23_merged_banks_4.push(stg5_stg5_update_0_write23);
}

inline void stg5_stg5_update_0_write24_write(hw_uint<16>& stg5_stg5_update_0_write24, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write24_merged_banks_4.push(stg5_stg5_update_0_write24);
}

inline void stg5_stg5_update_0_write25_write(hw_uint<16>& stg5_stg5_update_0_write25, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write25_merged_banks_4.push(stg5_stg5_update_0_write25);
}

inline void stg5_stg5_update_0_write26_write(hw_uint<16>& stg5_stg5_update_0_write26, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write26_merged_banks_4.push(stg5_stg5_update_0_write26);
}

inline void stg5_stg5_update_0_write27_write(hw_uint<16>& stg5_stg5_update_0_write27, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write27_merged_banks_4.push(stg5_stg5_update_0_write27);
}

inline void stg5_stg5_update_0_write28_write(hw_uint<16>& stg5_stg5_update_0_write28, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write28_merged_banks_4.push(stg5_stg5_update_0_write28);
}

inline void stg5_stg5_update_0_write29_write(hw_uint<16>& stg5_stg5_update_0_write29, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write29_merged_banks_4.push(stg5_stg5_update_0_write29);
}

inline void stg5_stg5_update_0_write3_write(hw_uint<16>& stg5_stg5_update_0_write3, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write3_merged_banks_4.push(stg5_stg5_update_0_write3);
}

inline void stg5_stg5_update_0_write30_write(hw_uint<16>& stg5_stg5_update_0_write30, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write30_merged_banks_4.push(stg5_stg5_update_0_write30);
}

inline void stg5_stg5_update_0_write31_write(hw_uint<16>& stg5_stg5_update_0_write31, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write31_merged_banks_4.push(stg5_stg5_update_0_write31);
}

inline void stg5_stg5_update_0_write4_write(hw_uint<16>& stg5_stg5_update_0_write4, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write4_merged_banks_4.push(stg5_stg5_update_0_write4);
}

inline void stg5_stg5_update_0_write5_write(hw_uint<16>& stg5_stg5_update_0_write5, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write5_merged_banks_4.push(stg5_stg5_update_0_write5);
}

inline void stg5_stg5_update_0_write6_write(hw_uint<16>& stg5_stg5_update_0_write6, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write6_merged_banks_4.push(stg5_stg5_update_0_write6);
}

inline void stg5_stg5_update_0_write7_write(hw_uint<16>& stg5_stg5_update_0_write7, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write7_merged_banks_4.push(stg5_stg5_update_0_write7);
}

inline void stg5_stg5_update_0_write8_write(hw_uint<16>& stg5_stg5_update_0_write8, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write8_merged_banks_4.push(stg5_stg5_update_0_write8);
}

inline void stg5_stg5_update_0_write9_write(hw_uint<16>& stg5_stg5_update_0_write9, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  stg5.stg5_stg5_update_0_write9_merged_banks_4.push(stg5_stg5_update_0_write9);
}

inline hw_uint<16> stg6_rd0_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd0 read pattern: { stg6_update_0[d0, d1] -> stg5[-1 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write31 = stg5.stg5_stg5_update_0_write31_merged_banks_4.peek_90();
  return value_stg5_stg5_update_0_write31;
  return 0;
}

inline hw_uint<16> stg6_rd1_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd1 read pattern: { stg6_update_0[d0, d1] -> stg5[32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write0 = stg5.stg5_stg5_update_0_write0_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write0;
  return 0;
}

inline hw_uint<16> stg6_rd10_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd10 read pattern: { stg6_update_0[d0, d1] -> stg5[2 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write2 = stg5.stg5_stg5_update_0_write2_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write2;
  return 0;
}

inline hw_uint<16> stg6_rd100_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd100 read pattern: { stg6_update_0[d0, d1] -> stg5[24 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write24 = stg5.stg5_stg5_update_0_write24_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write24;
  return 0;
}

inline hw_uint<16> stg6_rd101_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd101 read pattern: { stg6_update_0[d0, d1] -> stg5[25 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write25 = stg5.stg5_stg5_update_0_write25_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write25;
  return 0;
}

inline hw_uint<16> stg6_rd102_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd102 read pattern: { stg6_update_0[d0, d1] -> stg5[25 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write25 = stg5.stg5_stg5_update_0_write25_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write25;
  return 0;
}

inline hw_uint<16> stg6_rd103_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd103 read pattern: { stg6_update_0[d0, d1] -> stg5[26 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write26 = stg5.stg5_stg5_update_0_write26_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write26;
  return 0;
}

inline hw_uint<16> stg6_rd104_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd104 read pattern: { stg6_update_0[d0, d1] -> stg5[25 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write25 = stg5.stg5_stg5_update_0_write25_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write25;
  return 0;
}

inline hw_uint<16> stg6_rd105_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd105 read pattern: { stg6_update_0[d0, d1] -> stg5[26 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write26 = stg5.stg5_stg5_update_0_write26_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write26;
  return 0;
}

inline hw_uint<16> stg6_rd106_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd106 read pattern: { stg6_update_0[d0, d1] -> stg5[26 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write26 = stg5.stg5_stg5_update_0_write26_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write26;
  return 0;
}

inline hw_uint<16> stg6_rd107_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd107 read pattern: { stg6_update_0[d0, d1] -> stg5[27 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write27 = stg5.stg5_stg5_update_0_write27_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write27;
  return 0;
}

inline hw_uint<16> stg6_rd108_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd108 read pattern: { stg6_update_0[d0, d1] -> stg5[26 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write26 = stg5.stg5_stg5_update_0_write26_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write26;
  return 0;
}

inline hw_uint<16> stg6_rd109_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd109 read pattern: { stg6_update_0[d0, d1] -> stg5[27 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write27 = stg5.stg5_stg5_update_0_write27_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write27;
  return 0;
}

inline hw_uint<16> stg6_rd11_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd11 read pattern: { stg6_update_0[d0, d1] -> stg5[3 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write3 = stg5.stg5_stg5_update_0_write3_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write3;
  return 0;
}

inline hw_uint<16> stg6_rd110_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd110 read pattern: { stg6_update_0[d0, d1] -> stg5[27 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write27 = stg5.stg5_stg5_update_0_write27_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write27;
  return 0;
}

inline hw_uint<16> stg6_rd111_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd111 read pattern: { stg6_update_0[d0, d1] -> stg5[28 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write28 = stg5.stg5_stg5_update_0_write28_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write28;
  return 0;
}

inline hw_uint<16> stg6_rd112_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd112 read pattern: { stg6_update_0[d0, d1] -> stg5[27 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write27 = stg5.stg5_stg5_update_0_write27_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write27;
  return 0;
}

inline hw_uint<16> stg6_rd113_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd113 read pattern: { stg6_update_0[d0, d1] -> stg5[28 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write28 = stg5.stg5_stg5_update_0_write28_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write28;
  return 0;
}

inline hw_uint<16> stg6_rd114_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd114 read pattern: { stg6_update_0[d0, d1] -> stg5[28 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write28 = stg5.stg5_stg5_update_0_write28_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write28;
  return 0;
}

inline hw_uint<16> stg6_rd115_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd115 read pattern: { stg6_update_0[d0, d1] -> stg5[29 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write29 = stg5.stg5_stg5_update_0_write29_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write29;
  return 0;
}

inline hw_uint<16> stg6_rd116_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd116 read pattern: { stg6_update_0[d0, d1] -> stg5[28 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write28 = stg5.stg5_stg5_update_0_write28_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write28;
  return 0;
}

inline hw_uint<16> stg6_rd117_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd117 read pattern: { stg6_update_0[d0, d1] -> stg5[29 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write29 = stg5.stg5_stg5_update_0_write29_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write29;
  return 0;
}

inline hw_uint<16> stg6_rd118_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd118 read pattern: { stg6_update_0[d0, d1] -> stg5[29 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write29 = stg5.stg5_stg5_update_0_write29_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write29;
  return 0;
}

inline hw_uint<16> stg6_rd119_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd119 read pattern: { stg6_update_0[d0, d1] -> stg5[30 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write30 = stg5.stg5_stg5_update_0_write30_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write30;
  return 0;
}

inline hw_uint<16> stg6_rd12_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd12 read pattern: { stg6_update_0[d0, d1] -> stg5[2 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write2 = stg5.stg5_stg5_update_0_write2_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write2;
  return 0;
}

inline hw_uint<16> stg6_rd120_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd120 read pattern: { stg6_update_0[d0, d1] -> stg5[29 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write29 = stg5.stg5_stg5_update_0_write29_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write29;
  return 0;
}

inline hw_uint<16> stg6_rd121_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd121 read pattern: { stg6_update_0[d0, d1] -> stg5[30 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write30 = stg5.stg5_stg5_update_0_write30_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write30;
  return 0;
}

inline hw_uint<16> stg6_rd122_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd122 read pattern: { stg6_update_0[d0, d1] -> stg5[30 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write30 = stg5.stg5_stg5_update_0_write30_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write30;
  return 0;
}

inline hw_uint<16> stg6_rd123_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd123 read pattern: { stg6_update_0[d0, d1] -> stg5[31 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write31 = stg5.stg5_stg5_update_0_write31_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write31;
  return 0;
}

inline hw_uint<16> stg6_rd124_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd124 read pattern: { stg6_update_0[d0, d1] -> stg5[30 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write30 = stg5.stg5_stg5_update_0_write30_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write30;
  return 0;
}

inline hw_uint<16> stg6_rd125_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd125 read pattern: { stg6_update_0[d0, d1] -> stg5[31 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write31 = stg5.stg5_stg5_update_0_write31_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write31;
  return 0;
}

inline hw_uint<16> stg6_rd126_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd126 read pattern: { stg6_update_0[d0, d1] -> stg5[31 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write31 = stg5.stg5_stg5_update_0_write31_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write31;
  return 0;
}

inline hw_uint<16> stg6_rd127_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd127 read pattern: { stg6_update_0[d0, d1] -> stg5[32 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write0 = stg5.stg5_stg5_update_0_write0_merged_banks_4.peek_88();
  return value_stg5_stg5_update_0_write0;
  return 0;
}

inline hw_uint<16> stg6_rd13_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd13 read pattern: { stg6_update_0[d0, d1] -> stg5[3 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write3 = stg5.stg5_stg5_update_0_write3_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write3;
  return 0;
}

inline hw_uint<16> stg6_rd14_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd14 read pattern: { stg6_update_0[d0, d1] -> stg5[3 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write3 = stg5.stg5_stg5_update_0_write3_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write3;
  return 0;
}

inline hw_uint<16> stg6_rd15_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd15 read pattern: { stg6_update_0[d0, d1] -> stg5[4 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write4 = stg5.stg5_stg5_update_0_write4_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write4;
  return 0;
}

inline hw_uint<16> stg6_rd16_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd16 read pattern: { stg6_update_0[d0, d1] -> stg5[3 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write3 = stg5.stg5_stg5_update_0_write3_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write3;
  return 0;
}

inline hw_uint<16> stg6_rd17_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd17 read pattern: { stg6_update_0[d0, d1] -> stg5[4 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write4 = stg5.stg5_stg5_update_0_write4_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write4;
  return 0;
}

inline hw_uint<16> stg6_rd18_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd18 read pattern: { stg6_update_0[d0, d1] -> stg5[4 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write4 = stg5.stg5_stg5_update_0_write4_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write4;
  return 0;
}

inline hw_uint<16> stg6_rd19_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd19 read pattern: { stg6_update_0[d0, d1] -> stg5[5 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write5 = stg5.stg5_stg5_update_0_write5_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write5;
  return 0;
}

inline hw_uint<16> stg6_rd2_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd2 read pattern: { stg6_update_0[d0, d1] -> stg5[32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write0 = stg5.stg5_stg5_update_0_write0_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write0;
  return 0;
}

inline hw_uint<16> stg6_rd20_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd20 read pattern: { stg6_update_0[d0, d1] -> stg5[4 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write4 = stg5.stg5_stg5_update_0_write4_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write4;
  return 0;
}

inline hw_uint<16> stg6_rd21_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd21 read pattern: { stg6_update_0[d0, d1] -> stg5[5 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write5 = stg5.stg5_stg5_update_0_write5_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write5;
  return 0;
}

inline hw_uint<16> stg6_rd22_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd22 read pattern: { stg6_update_0[d0, d1] -> stg5[5 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write5 = stg5.stg5_stg5_update_0_write5_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write5;
  return 0;
}

inline hw_uint<16> stg6_rd23_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd23 read pattern: { stg6_update_0[d0, d1] -> stg5[6 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write6 = stg5.stg5_stg5_update_0_write6_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write6;
  return 0;
}

inline hw_uint<16> stg6_rd24_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd24 read pattern: { stg6_update_0[d0, d1] -> stg5[5 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write5 = stg5.stg5_stg5_update_0_write5_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write5;
  return 0;
}

inline hw_uint<16> stg6_rd25_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd25 read pattern: { stg6_update_0[d0, d1] -> stg5[6 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write6 = stg5.stg5_stg5_update_0_write6_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write6;
  return 0;
}

inline hw_uint<16> stg6_rd26_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd26 read pattern: { stg6_update_0[d0, d1] -> stg5[6 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write6 = stg5.stg5_stg5_update_0_write6_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write6;
  return 0;
}

inline hw_uint<16> stg6_rd27_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd27 read pattern: { stg6_update_0[d0, d1] -> stg5[7 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write7 = stg5.stg5_stg5_update_0_write7_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write7;
  return 0;
}

inline hw_uint<16> stg6_rd28_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd28 read pattern: { stg6_update_0[d0, d1] -> stg5[6 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write6 = stg5.stg5_stg5_update_0_write6_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write6;
  return 0;
}

inline hw_uint<16> stg6_rd29_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd29 read pattern: { stg6_update_0[d0, d1] -> stg5[7 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write7 = stg5.stg5_stg5_update_0_write7_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write7;
  return 0;
}

inline hw_uint<16> stg6_rd3_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd3 read pattern: { stg6_update_0[d0, d1] -> stg5[1 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write1 = stg5.stg5_stg5_update_0_write1_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write1;
  return 0;
}

inline hw_uint<16> stg6_rd30_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd30 read pattern: { stg6_update_0[d0, d1] -> stg5[7 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write7 = stg5.stg5_stg5_update_0_write7_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write7;
  return 0;
}

inline hw_uint<16> stg6_rd31_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd31 read pattern: { stg6_update_0[d0, d1] -> stg5[8 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write8 = stg5.stg5_stg5_update_0_write8_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write8;
  return 0;
}

inline hw_uint<16> stg6_rd32_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd32 read pattern: { stg6_update_0[d0, d1] -> stg5[7 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write7 = stg5.stg5_stg5_update_0_write7_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write7;
  return 0;
}

inline hw_uint<16> stg6_rd33_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd33 read pattern: { stg6_update_0[d0, d1] -> stg5[8 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write8 = stg5.stg5_stg5_update_0_write8_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write8;
  return 0;
}

inline hw_uint<16> stg6_rd34_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd34 read pattern: { stg6_update_0[d0, d1] -> stg5[8 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write8 = stg5.stg5_stg5_update_0_write8_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write8;
  return 0;
}

inline hw_uint<16> stg6_rd35_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd35 read pattern: { stg6_update_0[d0, d1] -> stg5[9 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write9 = stg5.stg5_stg5_update_0_write9_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write9;
  return 0;
}

inline hw_uint<16> stg6_rd36_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd36 read pattern: { stg6_update_0[d0, d1] -> stg5[8 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write8 = stg5.stg5_stg5_update_0_write8_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write8;
  return 0;
}

inline hw_uint<16> stg6_rd37_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd37 read pattern: { stg6_update_0[d0, d1] -> stg5[9 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write9 = stg5.stg5_stg5_update_0_write9_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write9;
  return 0;
}

inline hw_uint<16> stg6_rd38_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd38 read pattern: { stg6_update_0[d0, d1] -> stg5[9 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write9 = stg5.stg5_stg5_update_0_write9_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write9;
  return 0;
}

inline hw_uint<16> stg6_rd39_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd39 read pattern: { stg6_update_0[d0, d1] -> stg5[10 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write10 = stg5.stg5_stg5_update_0_write10_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write10;
  return 0;
}

inline hw_uint<16> stg6_rd4_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd4 read pattern: { stg6_update_0[d0, d1] -> stg5[32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write0 = stg5.stg5_stg5_update_0_write0_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write0;
  return 0;
}

inline hw_uint<16> stg6_rd40_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd40 read pattern: { stg6_update_0[d0, d1] -> stg5[9 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write9 = stg5.stg5_stg5_update_0_write9_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write9;
  return 0;
}

inline hw_uint<16> stg6_rd41_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd41 read pattern: { stg6_update_0[d0, d1] -> stg5[10 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write10 = stg5.stg5_stg5_update_0_write10_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write10;
  return 0;
}

inline hw_uint<16> stg6_rd42_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd42 read pattern: { stg6_update_0[d0, d1] -> stg5[10 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write10 = stg5.stg5_stg5_update_0_write10_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write10;
  return 0;
}

inline hw_uint<16> stg6_rd43_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd43 read pattern: { stg6_update_0[d0, d1] -> stg5[11 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write11 = stg5.stg5_stg5_update_0_write11_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write11;
  return 0;
}

inline hw_uint<16> stg6_rd44_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd44 read pattern: { stg6_update_0[d0, d1] -> stg5[10 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write10 = stg5.stg5_stg5_update_0_write10_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write10;
  return 0;
}

inline hw_uint<16> stg6_rd45_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd45 read pattern: { stg6_update_0[d0, d1] -> stg5[11 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write11 = stg5.stg5_stg5_update_0_write11_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write11;
  return 0;
}

inline hw_uint<16> stg6_rd46_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd46 read pattern: { stg6_update_0[d0, d1] -> stg5[11 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write11 = stg5.stg5_stg5_update_0_write11_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write11;
  return 0;
}

inline hw_uint<16> stg6_rd47_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd47 read pattern: { stg6_update_0[d0, d1] -> stg5[12 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write12 = stg5.stg5_stg5_update_0_write12_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write12;
  return 0;
}

inline hw_uint<16> stg6_rd48_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd48 read pattern: { stg6_update_0[d0, d1] -> stg5[11 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write11 = stg5.stg5_stg5_update_0_write11_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write11;
  return 0;
}

inline hw_uint<16> stg6_rd49_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd49 read pattern: { stg6_update_0[d0, d1] -> stg5[12 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write12 = stg5.stg5_stg5_update_0_write12_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write12;
  return 0;
}

inline hw_uint<16> stg6_rd5_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd5 read pattern: { stg6_update_0[d0, d1] -> stg5[1 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write1 = stg5.stg5_stg5_update_0_write1_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write1;
  return 0;
}

inline hw_uint<16> stg6_rd50_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd50 read pattern: { stg6_update_0[d0, d1] -> stg5[12 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write12 = stg5.stg5_stg5_update_0_write12_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write12;
  return 0;
}

inline hw_uint<16> stg6_rd51_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd51 read pattern: { stg6_update_0[d0, d1] -> stg5[13 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write13 = stg5.stg5_stg5_update_0_write13_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write13;
  return 0;
}

inline hw_uint<16> stg6_rd52_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd52 read pattern: { stg6_update_0[d0, d1] -> stg5[12 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write12 = stg5.stg5_stg5_update_0_write12_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write12;
  return 0;
}

inline hw_uint<16> stg6_rd53_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd53 read pattern: { stg6_update_0[d0, d1] -> stg5[13 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write13 = stg5.stg5_stg5_update_0_write13_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write13;
  return 0;
}

inline hw_uint<16> stg6_rd54_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd54 read pattern: { stg6_update_0[d0, d1] -> stg5[13 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write13 = stg5.stg5_stg5_update_0_write13_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write13;
  return 0;
}

inline hw_uint<16> stg6_rd55_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd55 read pattern: { stg6_update_0[d0, d1] -> stg5[14 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write14 = stg5.stg5_stg5_update_0_write14_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write14;
  return 0;
}

inline hw_uint<16> stg6_rd56_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd56 read pattern: { stg6_update_0[d0, d1] -> stg5[13 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write13 = stg5.stg5_stg5_update_0_write13_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write13;
  return 0;
}

inline hw_uint<16> stg6_rd57_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd57 read pattern: { stg6_update_0[d0, d1] -> stg5[14 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write14 = stg5.stg5_stg5_update_0_write14_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write14;
  return 0;
}

inline hw_uint<16> stg6_rd58_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd58 read pattern: { stg6_update_0[d0, d1] -> stg5[14 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write14 = stg5.stg5_stg5_update_0_write14_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write14;
  return 0;
}

inline hw_uint<16> stg6_rd59_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd59 read pattern: { stg6_update_0[d0, d1] -> stg5[15 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write15 = stg5.stg5_stg5_update_0_write15_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write15;
  return 0;
}

inline hw_uint<16> stg6_rd6_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd6 read pattern: { stg6_update_0[d0, d1] -> stg5[1 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write1 = stg5.stg5_stg5_update_0_write1_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write1;
  return 0;
}

inline hw_uint<16> stg6_rd60_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd60 read pattern: { stg6_update_0[d0, d1] -> stg5[14 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write14 = stg5.stg5_stg5_update_0_write14_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write14;
  return 0;
}

inline hw_uint<16> stg6_rd61_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd61 read pattern: { stg6_update_0[d0, d1] -> stg5[15 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write15 = stg5.stg5_stg5_update_0_write15_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write15;
  return 0;
}

inline hw_uint<16> stg6_rd62_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd62 read pattern: { stg6_update_0[d0, d1] -> stg5[15 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write15 = stg5.stg5_stg5_update_0_write15_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write15;
  return 0;
}

inline hw_uint<16> stg6_rd63_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd63 read pattern: { stg6_update_0[d0, d1] -> stg5[16 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write16 = stg5.stg5_stg5_update_0_write16_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write16;
  return 0;
}

inline hw_uint<16> stg6_rd64_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd64 read pattern: { stg6_update_0[d0, d1] -> stg5[15 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write15 = stg5.stg5_stg5_update_0_write15_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write15;
  return 0;
}

inline hw_uint<16> stg6_rd65_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd65 read pattern: { stg6_update_0[d0, d1] -> stg5[16 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write16 = stg5.stg5_stg5_update_0_write16_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write16;
  return 0;
}

inline hw_uint<16> stg6_rd66_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd66 read pattern: { stg6_update_0[d0, d1] -> stg5[16 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write16 = stg5.stg5_stg5_update_0_write16_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write16;
  return 0;
}

inline hw_uint<16> stg6_rd67_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd67 read pattern: { stg6_update_0[d0, d1] -> stg5[17 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write17 = stg5.stg5_stg5_update_0_write17_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write17;
  return 0;
}

inline hw_uint<16> stg6_rd68_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd68 read pattern: { stg6_update_0[d0, d1] -> stg5[16 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write16 = stg5.stg5_stg5_update_0_write16_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write16;
  return 0;
}

inline hw_uint<16> stg6_rd69_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd69 read pattern: { stg6_update_0[d0, d1] -> stg5[17 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write17 = stg5.stg5_stg5_update_0_write17_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write17;
  return 0;
}

inline hw_uint<16> stg6_rd7_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd7 read pattern: { stg6_update_0[d0, d1] -> stg5[2 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write2 = stg5.stg5_stg5_update_0_write2_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write2;
  return 0;
}

inline hw_uint<16> stg6_rd70_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd70 read pattern: { stg6_update_0[d0, d1] -> stg5[17 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write17 = stg5.stg5_stg5_update_0_write17_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write17;
  return 0;
}

inline hw_uint<16> stg6_rd71_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd71 read pattern: { stg6_update_0[d0, d1] -> stg5[18 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write18 = stg5.stg5_stg5_update_0_write18_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write18;
  return 0;
}

inline hw_uint<16> stg6_rd72_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd72 read pattern: { stg6_update_0[d0, d1] -> stg5[17 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write17 = stg5.stg5_stg5_update_0_write17_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write17;
  return 0;
}

inline hw_uint<16> stg6_rd73_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd73 read pattern: { stg6_update_0[d0, d1] -> stg5[18 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write18 = stg5.stg5_stg5_update_0_write18_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write18;
  return 0;
}

inline hw_uint<16> stg6_rd74_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd74 read pattern: { stg6_update_0[d0, d1] -> stg5[18 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write18 = stg5.stg5_stg5_update_0_write18_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write18;
  return 0;
}

inline hw_uint<16> stg6_rd75_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd75 read pattern: { stg6_update_0[d0, d1] -> stg5[19 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write19 = stg5.stg5_stg5_update_0_write19_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write19;
  return 0;
}

inline hw_uint<16> stg6_rd76_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd76 read pattern: { stg6_update_0[d0, d1] -> stg5[18 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write18 = stg5.stg5_stg5_update_0_write18_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write18;
  return 0;
}

inline hw_uint<16> stg6_rd77_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd77 read pattern: { stg6_update_0[d0, d1] -> stg5[19 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write19 = stg5.stg5_stg5_update_0_write19_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write19;
  return 0;
}

inline hw_uint<16> stg6_rd78_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd78 read pattern: { stg6_update_0[d0, d1] -> stg5[19 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write19 = stg5.stg5_stg5_update_0_write19_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write19;
  return 0;
}

inline hw_uint<16> stg6_rd79_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd79 read pattern: { stg6_update_0[d0, d1] -> stg5[20 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write20 = stg5.stg5_stg5_update_0_write20_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write20;
  return 0;
}

inline hw_uint<16> stg6_rd8_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd8 read pattern: { stg6_update_0[d0, d1] -> stg5[1 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write1 = stg5.stg5_stg5_update_0_write1_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write1;
  return 0;
}

inline hw_uint<16> stg6_rd80_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd80 read pattern: { stg6_update_0[d0, d1] -> stg5[19 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write19 = stg5.stg5_stg5_update_0_write19_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write19;
  return 0;
}

inline hw_uint<16> stg6_rd81_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd81 read pattern: { stg6_update_0[d0, d1] -> stg5[20 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write20 = stg5.stg5_stg5_update_0_write20_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write20;
  return 0;
}

inline hw_uint<16> stg6_rd82_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd82 read pattern: { stg6_update_0[d0, d1] -> stg5[20 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write20 = stg5.stg5_stg5_update_0_write20_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write20;
  return 0;
}

inline hw_uint<16> stg6_rd83_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd83 read pattern: { stg6_update_0[d0, d1] -> stg5[21 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write21 = stg5.stg5_stg5_update_0_write21_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write21;
  return 0;
}

inline hw_uint<16> stg6_rd84_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd84 read pattern: { stg6_update_0[d0, d1] -> stg5[20 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write20 = stg5.stg5_stg5_update_0_write20_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write20;
  return 0;
}

inline hw_uint<16> stg6_rd85_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd85 read pattern: { stg6_update_0[d0, d1] -> stg5[21 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write21 = stg5.stg5_stg5_update_0_write21_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write21;
  return 0;
}

inline hw_uint<16> stg6_rd86_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd86 read pattern: { stg6_update_0[d0, d1] -> stg5[21 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write21 = stg5.stg5_stg5_update_0_write21_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write21;
  return 0;
}

inline hw_uint<16> stg6_rd87_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd87 read pattern: { stg6_update_0[d0, d1] -> stg5[22 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write22 = stg5.stg5_stg5_update_0_write22_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write22;
  return 0;
}

inline hw_uint<16> stg6_rd88_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd88 read pattern: { stg6_update_0[d0, d1] -> stg5[21 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write21 = stg5.stg5_stg5_update_0_write21_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write21;
  return 0;
}

inline hw_uint<16> stg6_rd89_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd89 read pattern: { stg6_update_0[d0, d1] -> stg5[22 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write22 = stg5.stg5_stg5_update_0_write22_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write22;
  return 0;
}

inline hw_uint<16> stg6_rd9_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd9 read pattern: { stg6_update_0[d0, d1] -> stg5[2 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write2 = stg5.stg5_stg5_update_0_write2_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write2;
  return 0;
}

inline hw_uint<16> stg6_rd90_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd90 read pattern: { stg6_update_0[d0, d1] -> stg5[22 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write22 = stg5.stg5_stg5_update_0_write22_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write22;
  return 0;
}

inline hw_uint<16> stg6_rd91_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd91 read pattern: { stg6_update_0[d0, d1] -> stg5[23 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write23 = stg5.stg5_stg5_update_0_write23_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write23;
  return 0;
}

inline hw_uint<16> stg6_rd92_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd92 read pattern: { stg6_update_0[d0, d1] -> stg5[22 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write22 = stg5.stg5_stg5_update_0_write22_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write22;
  return 0;
}

inline hw_uint<16> stg6_rd93_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd93 read pattern: { stg6_update_0[d0, d1] -> stg5[23 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write23 = stg5.stg5_stg5_update_0_write23_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write23;
  return 0;
}

inline hw_uint<16> stg6_rd94_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd94 read pattern: { stg6_update_0[d0, d1] -> stg5[23 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write23 = stg5.stg5_stg5_update_0_write23_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write23;
  return 0;
}

inline hw_uint<16> stg6_rd95_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd95 read pattern: { stg6_update_0[d0, d1] -> stg5[24 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write24 = stg5.stg5_stg5_update_0_write24_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write24;
  return 0;
}

inline hw_uint<16> stg6_rd96_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd96 read pattern: { stg6_update_0[d0, d1] -> stg5[23 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write23 = stg5.stg5_stg5_update_0_write23_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write23;
  return 0;
}

inline hw_uint<16> stg6_rd97_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd97 read pattern: { stg6_update_0[d0, d1] -> stg5[24 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write24 = stg5.stg5_stg5_update_0_write24_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write24;
  return 0;
}

inline hw_uint<16> stg6_rd98_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd98 read pattern: { stg6_update_0[d0, d1] -> stg5[24 + 32d0, 1 + d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write24 = stg5.stg5_stg5_update_0_write24_merged_banks_4.peek_1();
  return value_stg5_stg5_update_0_write24;
  return 0;
}

inline hw_uint<16> stg6_rd99_select(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_rd99 read pattern: { stg6_update_0[d0, d1] -> stg5[25 + 32d0, d1] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Read schedule : { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  // Write schedule: { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
  auto value_stg5_stg5_update_0_write25 = stg5.stg5_stg5_update_0_write25_merged_banks_4.peek_89();
  return value_stg5_stg5_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg5_update_0_write
//	stg5_stg5_update_0_write0
//	stg5_stg5_update_0_write1
//	stg5_stg5_update_0_write2
//	stg5_stg5_update_0_write3
//	stg5_stg5_update_0_write4
//	stg5_stg5_update_0_write5
//	stg5_stg5_update_0_write6
//	stg5_stg5_update_0_write7
//	stg5_stg5_update_0_write8
//	stg5_stg5_update_0_write9
//	stg5_stg5_update_0_write10
//	stg5_stg5_update_0_write11
//	stg5_stg5_update_0_write12
//	stg5_stg5_update_0_write13
//	stg5_stg5_update_0_write14
//	stg5_stg5_update_0_write15
//	stg5_stg5_update_0_write16
//	stg5_stg5_update_0_write17
//	stg5_stg5_update_0_write18
//	stg5_stg5_update_0_write19
//	stg5_stg5_update_0_write20
//	stg5_stg5_update_0_write21
//	stg5_stg5_update_0_write22
//	stg5_stg5_update_0_write23
//	stg5_stg5_update_0_write24
//	stg5_stg5_update_0_write25
//	stg5_stg5_update_0_write26
//	stg5_stg5_update_0_write27
//	stg5_stg5_update_0_write28
//	stg5_stg5_update_0_write29
//	stg5_stg5_update_0_write30
//	stg5_stg5_update_0_write31
inline void stg5_stg5_update_0_write_bundle_write(hw_uint<512>& stg5_update_0_write, stg5_cache& stg5, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg5_stg5_update_0_write0_res = stg5_update_0_write.extract<0, 15>();
	stg5_stg5_update_0_write0_write(stg5_stg5_update_0_write0_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write1_res = stg5_update_0_write.extract<16, 31>();
	stg5_stg5_update_0_write1_write(stg5_stg5_update_0_write1_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write2_res = stg5_update_0_write.extract<32, 47>();
	stg5_stg5_update_0_write2_write(stg5_stg5_update_0_write2_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write3_res = stg5_update_0_write.extract<48, 63>();
	stg5_stg5_update_0_write3_write(stg5_stg5_update_0_write3_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write4_res = stg5_update_0_write.extract<64, 79>();
	stg5_stg5_update_0_write4_write(stg5_stg5_update_0_write4_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write5_res = stg5_update_0_write.extract<80, 95>();
	stg5_stg5_update_0_write5_write(stg5_stg5_update_0_write5_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write6_res = stg5_update_0_write.extract<96, 111>();
	stg5_stg5_update_0_write6_write(stg5_stg5_update_0_write6_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write7_res = stg5_update_0_write.extract<112, 127>();
	stg5_stg5_update_0_write7_write(stg5_stg5_update_0_write7_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write8_res = stg5_update_0_write.extract<128, 143>();
	stg5_stg5_update_0_write8_write(stg5_stg5_update_0_write8_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write9_res = stg5_update_0_write.extract<144, 159>();
	stg5_stg5_update_0_write9_write(stg5_stg5_update_0_write9_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write10_res = stg5_update_0_write.extract<160, 175>();
	stg5_stg5_update_0_write10_write(stg5_stg5_update_0_write10_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write11_res = stg5_update_0_write.extract<176, 191>();
	stg5_stg5_update_0_write11_write(stg5_stg5_update_0_write11_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write12_res = stg5_update_0_write.extract<192, 207>();
	stg5_stg5_update_0_write12_write(stg5_stg5_update_0_write12_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write13_res = stg5_update_0_write.extract<208, 223>();
	stg5_stg5_update_0_write13_write(stg5_stg5_update_0_write13_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write14_res = stg5_update_0_write.extract<224, 239>();
	stg5_stg5_update_0_write14_write(stg5_stg5_update_0_write14_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write15_res = stg5_update_0_write.extract<240, 255>();
	stg5_stg5_update_0_write15_write(stg5_stg5_update_0_write15_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write16_res = stg5_update_0_write.extract<256, 271>();
	stg5_stg5_update_0_write16_write(stg5_stg5_update_0_write16_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write17_res = stg5_update_0_write.extract<272, 287>();
	stg5_stg5_update_0_write17_write(stg5_stg5_update_0_write17_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write18_res = stg5_update_0_write.extract<288, 303>();
	stg5_stg5_update_0_write18_write(stg5_stg5_update_0_write18_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write19_res = stg5_update_0_write.extract<304, 319>();
	stg5_stg5_update_0_write19_write(stg5_stg5_update_0_write19_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write20_res = stg5_update_0_write.extract<320, 335>();
	stg5_stg5_update_0_write20_write(stg5_stg5_update_0_write20_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write21_res = stg5_update_0_write.extract<336, 351>();
	stg5_stg5_update_0_write21_write(stg5_stg5_update_0_write21_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write22_res = stg5_update_0_write.extract<352, 367>();
	stg5_stg5_update_0_write22_write(stg5_stg5_update_0_write22_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write23_res = stg5_update_0_write.extract<368, 383>();
	stg5_stg5_update_0_write23_write(stg5_stg5_update_0_write23_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write24_res = stg5_update_0_write.extract<384, 399>();
	stg5_stg5_update_0_write24_write(stg5_stg5_update_0_write24_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write25_res = stg5_update_0_write.extract<400, 415>();
	stg5_stg5_update_0_write25_write(stg5_stg5_update_0_write25_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write26_res = stg5_update_0_write.extract<416, 431>();
	stg5_stg5_update_0_write26_write(stg5_stg5_update_0_write26_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write27_res = stg5_update_0_write.extract<432, 447>();
	stg5_stg5_update_0_write27_write(stg5_stg5_update_0_write27_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write28_res = stg5_update_0_write.extract<448, 463>();
	stg5_stg5_update_0_write28_write(stg5_stg5_update_0_write28_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write29_res = stg5_update_0_write.extract<464, 479>();
	stg5_stg5_update_0_write29_write(stg5_stg5_update_0_write29_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write30_res = stg5_update_0_write.extract<480, 495>();
	stg5_stg5_update_0_write30_write(stg5_stg5_update_0_write30_res, stg5, d0, d1, dynamic_address);
	hw_uint<16> stg5_stg5_update_0_write31_res = stg5_update_0_write.extract<496, 511>();
	stg5_stg5_update_0_write31_write(stg5_stg5_update_0_write31_res, stg5, d0, d1, dynamic_address);
}

// stg6_update_0_read
//	stg6_rd0
//	stg6_rd1
//	stg6_rd2
//	stg6_rd3
//	stg6_rd4
//	stg6_rd5
//	stg6_rd6
//	stg6_rd7
//	stg6_rd8
//	stg6_rd9
//	stg6_rd10
//	stg6_rd11
//	stg6_rd12
//	stg6_rd13
//	stg6_rd14
//	stg6_rd15
//	stg6_rd16
//	stg6_rd17
//	stg6_rd18
//	stg6_rd19
//	stg6_rd20
//	stg6_rd21
//	stg6_rd22
//	stg6_rd23
//	stg6_rd24
//	stg6_rd25
//	stg6_rd26
//	stg6_rd27
//	stg6_rd28
//	stg6_rd29
//	stg6_rd30
//	stg6_rd31
//	stg6_rd32
//	stg6_rd33
//	stg6_rd34
//	stg6_rd35
//	stg6_rd36
//	stg6_rd37
//	stg6_rd38
//	stg6_rd39
//	stg6_rd40
//	stg6_rd41
//	stg6_rd42
//	stg6_rd43
//	stg6_rd44
//	stg6_rd45
//	stg6_rd46
//	stg6_rd47
//	stg6_rd48
//	stg6_rd49
//	stg6_rd50
//	stg6_rd51
//	stg6_rd52
//	stg6_rd53
//	stg6_rd54
//	stg6_rd55
//	stg6_rd56
//	stg6_rd57
//	stg6_rd58
//	stg6_rd59
//	stg6_rd60
//	stg6_rd61
//	stg6_rd62
//	stg6_rd63
//	stg6_rd64
//	stg6_rd65
//	stg6_rd66
//	stg6_rd67
//	stg6_rd68
//	stg6_rd69
//	stg6_rd70
//	stg6_rd71
//	stg6_rd72
//	stg6_rd73
//	stg6_rd74
//	stg6_rd75
//	stg6_rd76
//	stg6_rd77
//	stg6_rd78
//	stg6_rd79
//	stg6_rd80
//	stg6_rd81
//	stg6_rd82
//	stg6_rd83
//	stg6_rd84
//	stg6_rd85
//	stg6_rd86
//	stg6_rd87
//	stg6_rd88
//	stg6_rd89
//	stg6_rd90
//	stg6_rd91
//	stg6_rd92
//	stg6_rd93
//	stg6_rd94
//	stg6_rd95
//	stg6_rd96
//	stg6_rd97
//	stg6_rd98
//	stg6_rd99
//	stg6_rd100
//	stg6_rd101
//	stg6_rd102
//	stg6_rd103
//	stg6_rd104
//	stg6_rd105
//	stg6_rd106
//	stg6_rd107
//	stg6_rd108
//	stg6_rd109
//	stg6_rd110
//	stg6_rd111
//	stg6_rd112
//	stg6_rd113
//	stg6_rd114
//	stg6_rd115
//	stg6_rd116
//	stg6_rd117
//	stg6_rd118
//	stg6_rd119
//	stg6_rd120
//	stg6_rd121
//	stg6_rd122
//	stg6_rd123
//	stg6_rd124
//	stg6_rd125
//	stg6_rd126
//	stg6_rd127
inline hw_uint<2048> stg5_stg6_update_0_read_bundle_read(stg5_cache& stg5, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg6_rd0
    // stg6_rd1
    // stg6_rd2
    // stg6_rd3
    // stg6_rd4
    // stg6_rd5
    // stg6_rd6
    // stg6_rd7
    // stg6_rd8
    // stg6_rd9
    // stg6_rd10
    // stg6_rd11
    // stg6_rd12
    // stg6_rd13
    // stg6_rd14
    // stg6_rd15
    // stg6_rd16
    // stg6_rd17
    // stg6_rd18
    // stg6_rd19
    // stg6_rd20
    // stg6_rd21
    // stg6_rd22
    // stg6_rd23
    // stg6_rd24
    // stg6_rd25
    // stg6_rd26
    // stg6_rd27
    // stg6_rd28
    // stg6_rd29
    // stg6_rd30
    // stg6_rd31
    // stg6_rd32
    // stg6_rd33
    // stg6_rd34
    // stg6_rd35
    // stg6_rd36
    // stg6_rd37
    // stg6_rd38
    // stg6_rd39
    // stg6_rd40
    // stg6_rd41
    // stg6_rd42
    // stg6_rd43
    // stg6_rd44
    // stg6_rd45
    // stg6_rd46
    // stg6_rd47
    // stg6_rd48
    // stg6_rd49
    // stg6_rd50
    // stg6_rd51
    // stg6_rd52
    // stg6_rd53
    // stg6_rd54
    // stg6_rd55
    // stg6_rd56
    // stg6_rd57
    // stg6_rd58
    // stg6_rd59
    // stg6_rd60
    // stg6_rd61
    // stg6_rd62
    // stg6_rd63
    // stg6_rd64
    // stg6_rd65
    // stg6_rd66
    // stg6_rd67
    // stg6_rd68
    // stg6_rd69
    // stg6_rd70
    // stg6_rd71
    // stg6_rd72
    // stg6_rd73
    // stg6_rd74
    // stg6_rd75
    // stg6_rd76
    // stg6_rd77
    // stg6_rd78
    // stg6_rd79
    // stg6_rd80
    // stg6_rd81
    // stg6_rd82
    // stg6_rd83
    // stg6_rd84
    // stg6_rd85
    // stg6_rd86
    // stg6_rd87
    // stg6_rd88
    // stg6_rd89
    // stg6_rd90
    // stg6_rd91
    // stg6_rd92
    // stg6_rd93
    // stg6_rd94
    // stg6_rd95
    // stg6_rd96
    // stg6_rd97
    // stg6_rd98
    // stg6_rd99
    // stg6_rd100
    // stg6_rd101
    // stg6_rd102
    // stg6_rd103
    // stg6_rd104
    // stg6_rd105
    // stg6_rd106
    // stg6_rd107
    // stg6_rd108
    // stg6_rd109
    // stg6_rd110
    // stg6_rd111
    // stg6_rd112
    // stg6_rd113
    // stg6_rd114
    // stg6_rd115
    // stg6_rd116
    // stg6_rd117
    // stg6_rd118
    // stg6_rd119
    // stg6_rd120
    // stg6_rd121
    // stg6_rd122
    // stg6_rd123
    // stg6_rd124
    // stg6_rd125
    // stg6_rd126
    // stg6_rd127

	hw_uint<2048> result;
	hw_uint<16> stg6_rd0_res = stg6_rd0_select(stg5, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg6_rd0_res);
	hw_uint<16> stg6_rd1_res = stg6_rd1_select(stg5, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg6_rd1_res);
	hw_uint<16> stg6_rd2_res = stg6_rd2_select(stg5, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg6_rd2_res);
	hw_uint<16> stg6_rd3_res = stg6_rd3_select(stg5, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg6_rd3_res);
	hw_uint<16> stg6_rd4_res = stg6_rd4_select(stg5, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg6_rd4_res);
	hw_uint<16> stg6_rd5_res = stg6_rd5_select(stg5, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg6_rd5_res);
	hw_uint<16> stg6_rd6_res = stg6_rd6_select(stg5, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg6_rd6_res);
	hw_uint<16> stg6_rd7_res = stg6_rd7_select(stg5, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg6_rd7_res);
	hw_uint<16> stg6_rd8_res = stg6_rd8_select(stg5, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg6_rd8_res);
	hw_uint<16> stg6_rd9_res = stg6_rd9_select(stg5, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg6_rd9_res);
	hw_uint<16> stg6_rd10_res = stg6_rd10_select(stg5, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg6_rd10_res);
	hw_uint<16> stg6_rd11_res = stg6_rd11_select(stg5, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg6_rd11_res);
	hw_uint<16> stg6_rd12_res = stg6_rd12_select(stg5, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg6_rd12_res);
	hw_uint<16> stg6_rd13_res = stg6_rd13_select(stg5, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg6_rd13_res);
	hw_uint<16> stg6_rd14_res = stg6_rd14_select(stg5, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg6_rd14_res);
	hw_uint<16> stg6_rd15_res = stg6_rd15_select(stg5, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg6_rd15_res);
	hw_uint<16> stg6_rd16_res = stg6_rd16_select(stg5, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg6_rd16_res);
	hw_uint<16> stg6_rd17_res = stg6_rd17_select(stg5, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg6_rd17_res);
	hw_uint<16> stg6_rd18_res = stg6_rd18_select(stg5, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg6_rd18_res);
	hw_uint<16> stg6_rd19_res = stg6_rd19_select(stg5, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg6_rd19_res);
	hw_uint<16> stg6_rd20_res = stg6_rd20_select(stg5, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg6_rd20_res);
	hw_uint<16> stg6_rd21_res = stg6_rd21_select(stg5, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg6_rd21_res);
	hw_uint<16> stg6_rd22_res = stg6_rd22_select(stg5, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg6_rd22_res);
	hw_uint<16> stg6_rd23_res = stg6_rd23_select(stg5, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg6_rd23_res);
	hw_uint<16> stg6_rd24_res = stg6_rd24_select(stg5, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg6_rd24_res);
	hw_uint<16> stg6_rd25_res = stg6_rd25_select(stg5, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg6_rd25_res);
	hw_uint<16> stg6_rd26_res = stg6_rd26_select(stg5, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg6_rd26_res);
	hw_uint<16> stg6_rd27_res = stg6_rd27_select(stg5, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg6_rd27_res);
	hw_uint<16> stg6_rd28_res = stg6_rd28_select(stg5, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg6_rd28_res);
	hw_uint<16> stg6_rd29_res = stg6_rd29_select(stg5, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg6_rd29_res);
	hw_uint<16> stg6_rd30_res = stg6_rd30_select(stg5, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg6_rd30_res);
	hw_uint<16> stg6_rd31_res = stg6_rd31_select(stg5, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg6_rd31_res);
	hw_uint<16> stg6_rd32_res = stg6_rd32_select(stg5, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg6_rd32_res);
	hw_uint<16> stg6_rd33_res = stg6_rd33_select(stg5, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg6_rd33_res);
	hw_uint<16> stg6_rd34_res = stg6_rd34_select(stg5, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg6_rd34_res);
	hw_uint<16> stg6_rd35_res = stg6_rd35_select(stg5, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg6_rd35_res);
	hw_uint<16> stg6_rd36_res = stg6_rd36_select(stg5, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg6_rd36_res);
	hw_uint<16> stg6_rd37_res = stg6_rd37_select(stg5, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg6_rd37_res);
	hw_uint<16> stg6_rd38_res = stg6_rd38_select(stg5, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg6_rd38_res);
	hw_uint<16> stg6_rd39_res = stg6_rd39_select(stg5, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg6_rd39_res);
	hw_uint<16> stg6_rd40_res = stg6_rd40_select(stg5, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg6_rd40_res);
	hw_uint<16> stg6_rd41_res = stg6_rd41_select(stg5, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg6_rd41_res);
	hw_uint<16> stg6_rd42_res = stg6_rd42_select(stg5, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg6_rd42_res);
	hw_uint<16> stg6_rd43_res = stg6_rd43_select(stg5, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg6_rd43_res);
	hw_uint<16> stg6_rd44_res = stg6_rd44_select(stg5, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg6_rd44_res);
	hw_uint<16> stg6_rd45_res = stg6_rd45_select(stg5, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg6_rd45_res);
	hw_uint<16> stg6_rd46_res = stg6_rd46_select(stg5, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg6_rd46_res);
	hw_uint<16> stg6_rd47_res = stg6_rd47_select(stg5, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg6_rd47_res);
	hw_uint<16> stg6_rd48_res = stg6_rd48_select(stg5, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg6_rd48_res);
	hw_uint<16> stg6_rd49_res = stg6_rd49_select(stg5, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg6_rd49_res);
	hw_uint<16> stg6_rd50_res = stg6_rd50_select(stg5, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg6_rd50_res);
	hw_uint<16> stg6_rd51_res = stg6_rd51_select(stg5, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg6_rd51_res);
	hw_uint<16> stg6_rd52_res = stg6_rd52_select(stg5, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg6_rd52_res);
	hw_uint<16> stg6_rd53_res = stg6_rd53_select(stg5, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg6_rd53_res);
	hw_uint<16> stg6_rd54_res = stg6_rd54_select(stg5, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg6_rd54_res);
	hw_uint<16> stg6_rd55_res = stg6_rd55_select(stg5, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg6_rd55_res);
	hw_uint<16> stg6_rd56_res = stg6_rd56_select(stg5, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg6_rd56_res);
	hw_uint<16> stg6_rd57_res = stg6_rd57_select(stg5, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg6_rd57_res);
	hw_uint<16> stg6_rd58_res = stg6_rd58_select(stg5, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg6_rd58_res);
	hw_uint<16> stg6_rd59_res = stg6_rd59_select(stg5, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg6_rd59_res);
	hw_uint<16> stg6_rd60_res = stg6_rd60_select(stg5, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg6_rd60_res);
	hw_uint<16> stg6_rd61_res = stg6_rd61_select(stg5, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg6_rd61_res);
	hw_uint<16> stg6_rd62_res = stg6_rd62_select(stg5, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg6_rd62_res);
	hw_uint<16> stg6_rd63_res = stg6_rd63_select(stg5, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg6_rd63_res);
	hw_uint<16> stg6_rd64_res = stg6_rd64_select(stg5, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg6_rd64_res);
	hw_uint<16> stg6_rd65_res = stg6_rd65_select(stg5, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg6_rd65_res);
	hw_uint<16> stg6_rd66_res = stg6_rd66_select(stg5, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg6_rd66_res);
	hw_uint<16> stg6_rd67_res = stg6_rd67_select(stg5, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg6_rd67_res);
	hw_uint<16> stg6_rd68_res = stg6_rd68_select(stg5, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg6_rd68_res);
	hw_uint<16> stg6_rd69_res = stg6_rd69_select(stg5, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg6_rd69_res);
	hw_uint<16> stg6_rd70_res = stg6_rd70_select(stg5, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg6_rd70_res);
	hw_uint<16> stg6_rd71_res = stg6_rd71_select(stg5, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg6_rd71_res);
	hw_uint<16> stg6_rd72_res = stg6_rd72_select(stg5, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg6_rd72_res);
	hw_uint<16> stg6_rd73_res = stg6_rd73_select(stg5, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg6_rd73_res);
	hw_uint<16> stg6_rd74_res = stg6_rd74_select(stg5, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg6_rd74_res);
	hw_uint<16> stg6_rd75_res = stg6_rd75_select(stg5, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg6_rd75_res);
	hw_uint<16> stg6_rd76_res = stg6_rd76_select(stg5, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg6_rd76_res);
	hw_uint<16> stg6_rd77_res = stg6_rd77_select(stg5, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg6_rd77_res);
	hw_uint<16> stg6_rd78_res = stg6_rd78_select(stg5, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg6_rd78_res);
	hw_uint<16> stg6_rd79_res = stg6_rd79_select(stg5, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg6_rd79_res);
	hw_uint<16> stg6_rd80_res = stg6_rd80_select(stg5, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg6_rd80_res);
	hw_uint<16> stg6_rd81_res = stg6_rd81_select(stg5, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg6_rd81_res);
	hw_uint<16> stg6_rd82_res = stg6_rd82_select(stg5, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg6_rd82_res);
	hw_uint<16> stg6_rd83_res = stg6_rd83_select(stg5, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg6_rd83_res);
	hw_uint<16> stg6_rd84_res = stg6_rd84_select(stg5, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg6_rd84_res);
	hw_uint<16> stg6_rd85_res = stg6_rd85_select(stg5, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg6_rd85_res);
	hw_uint<16> stg6_rd86_res = stg6_rd86_select(stg5, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg6_rd86_res);
	hw_uint<16> stg6_rd87_res = stg6_rd87_select(stg5, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg6_rd87_res);
	hw_uint<16> stg6_rd88_res = stg6_rd88_select(stg5, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg6_rd88_res);
	hw_uint<16> stg6_rd89_res = stg6_rd89_select(stg5, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg6_rd89_res);
	hw_uint<16> stg6_rd90_res = stg6_rd90_select(stg5, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg6_rd90_res);
	hw_uint<16> stg6_rd91_res = stg6_rd91_select(stg5, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg6_rd91_res);
	hw_uint<16> stg6_rd92_res = stg6_rd92_select(stg5, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg6_rd92_res);
	hw_uint<16> stg6_rd93_res = stg6_rd93_select(stg5, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg6_rd93_res);
	hw_uint<16> stg6_rd94_res = stg6_rd94_select(stg5, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg6_rd94_res);
	hw_uint<16> stg6_rd95_res = stg6_rd95_select(stg5, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg6_rd95_res);
	hw_uint<16> stg6_rd96_res = stg6_rd96_select(stg5, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg6_rd96_res);
	hw_uint<16> stg6_rd97_res = stg6_rd97_select(stg5, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg6_rd97_res);
	hw_uint<16> stg6_rd98_res = stg6_rd98_select(stg5, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg6_rd98_res);
	hw_uint<16> stg6_rd99_res = stg6_rd99_select(stg5, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg6_rd99_res);
	hw_uint<16> stg6_rd100_res = stg6_rd100_select(stg5, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg6_rd100_res);
	hw_uint<16> stg6_rd101_res = stg6_rd101_select(stg5, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg6_rd101_res);
	hw_uint<16> stg6_rd102_res = stg6_rd102_select(stg5, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg6_rd102_res);
	hw_uint<16> stg6_rd103_res = stg6_rd103_select(stg5, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg6_rd103_res);
	hw_uint<16> stg6_rd104_res = stg6_rd104_select(stg5, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg6_rd104_res);
	hw_uint<16> stg6_rd105_res = stg6_rd105_select(stg5, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg6_rd105_res);
	hw_uint<16> stg6_rd106_res = stg6_rd106_select(stg5, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg6_rd106_res);
	hw_uint<16> stg6_rd107_res = stg6_rd107_select(stg5, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg6_rd107_res);
	hw_uint<16> stg6_rd108_res = stg6_rd108_select(stg5, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg6_rd108_res);
	hw_uint<16> stg6_rd109_res = stg6_rd109_select(stg5, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg6_rd109_res);
	hw_uint<16> stg6_rd110_res = stg6_rd110_select(stg5, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg6_rd110_res);
	hw_uint<16> stg6_rd111_res = stg6_rd111_select(stg5, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg6_rd111_res);
	hw_uint<16> stg6_rd112_res = stg6_rd112_select(stg5, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg6_rd112_res);
	hw_uint<16> stg6_rd113_res = stg6_rd113_select(stg5, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg6_rd113_res);
	hw_uint<16> stg6_rd114_res = stg6_rd114_select(stg5, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg6_rd114_res);
	hw_uint<16> stg6_rd115_res = stg6_rd115_select(stg5, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg6_rd115_res);
	hw_uint<16> stg6_rd116_res = stg6_rd116_select(stg5, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg6_rd116_res);
	hw_uint<16> stg6_rd117_res = stg6_rd117_select(stg5, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg6_rd117_res);
	hw_uint<16> stg6_rd118_res = stg6_rd118_select(stg5, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg6_rd118_res);
	hw_uint<16> stg6_rd119_res = stg6_rd119_select(stg5, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg6_rd119_res);
	hw_uint<16> stg6_rd120_res = stg6_rd120_select(stg5, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg6_rd120_res);
	hw_uint<16> stg6_rd121_res = stg6_rd121_select(stg5, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg6_rd121_res);
	hw_uint<16> stg6_rd122_res = stg6_rd122_select(stg5, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg6_rd122_res);
	hw_uint<16> stg6_rd123_res = stg6_rd123_select(stg5, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg6_rd123_res);
	hw_uint<16> stg6_rd124_res = stg6_rd124_select(stg5, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg6_rd124_res);
	hw_uint<16> stg6_rd125_res = stg6_rd125_select(stg5, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg6_rd125_res);
	hw_uint<16> stg6_rd126_res = stg6_rd126_select(stg5, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg6_rd126_res);
	hw_uint<16> stg6_rd127_res = stg6_rd127_select(stg5, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg6_rd127_res);
	return result;
}

struct stg6_stg6_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-384, 2304], [0, 1091]}
	// Capacity: 88
	// # of read delays: 4
  // 0, 1, 86, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 84> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_85() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_86() {
		return f4;
	}

	inline hw_uint<16> peek_87() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 84
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 84 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-383, 2273], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-374, 2282], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-373, 2283], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-372, 2284], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-371, 2285], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-370, 2286], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-369, 2287], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-368, 2288], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-367, 2289], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-366, 2290], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-365, 2291], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-382, 2274], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-364, 2292], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-363, 2293], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-362, 2294], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-361, 2295], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-360, 2296], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-359, 2297], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-358, 2298], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-357, 2299], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-356, 2300], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-355, 2301], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-381, 2275], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-354, 2302], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-385, 2303], [0, 1092]}
	// Capacity: 89
	// # of read delays: 4
  // 0, 1, 87, 88
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}

	inline hw_uint<16> peek_88() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-380, 2276], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-379, 2277], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-378, 2278], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-377, 2279], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-376, 2280], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-375, 2281], [0, 1092]}
	// Capacity: 88
	// # of read delays: 3
  // 0, 1, 87
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 85> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_86() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_87() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 85
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 85 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_cache {
  // # of banks: 32
  stg6_stg6_update_0_write0_merged_banks_4_cache stg6_stg6_update_0_write0_merged_banks_4;
  stg6_stg6_update_0_write1_merged_banks_4_cache stg6_stg6_update_0_write1_merged_banks_4;
  stg6_stg6_update_0_write10_merged_banks_4_cache stg6_stg6_update_0_write10_merged_banks_4;
  stg6_stg6_update_0_write11_merged_banks_4_cache stg6_stg6_update_0_write11_merged_banks_4;
  stg6_stg6_update_0_write12_merged_banks_4_cache stg6_stg6_update_0_write12_merged_banks_4;
  stg6_stg6_update_0_write13_merged_banks_4_cache stg6_stg6_update_0_write13_merged_banks_4;
  stg6_stg6_update_0_write14_merged_banks_4_cache stg6_stg6_update_0_write14_merged_banks_4;
  stg6_stg6_update_0_write15_merged_banks_4_cache stg6_stg6_update_0_write15_merged_banks_4;
  stg6_stg6_update_0_write16_merged_banks_4_cache stg6_stg6_update_0_write16_merged_banks_4;
  stg6_stg6_update_0_write17_merged_banks_4_cache stg6_stg6_update_0_write17_merged_banks_4;
  stg6_stg6_update_0_write18_merged_banks_4_cache stg6_stg6_update_0_write18_merged_banks_4;
  stg6_stg6_update_0_write19_merged_banks_4_cache stg6_stg6_update_0_write19_merged_banks_4;
  stg6_stg6_update_0_write2_merged_banks_4_cache stg6_stg6_update_0_write2_merged_banks_4;
  stg6_stg6_update_0_write20_merged_banks_4_cache stg6_stg6_update_0_write20_merged_banks_4;
  stg6_stg6_update_0_write21_merged_banks_4_cache stg6_stg6_update_0_write21_merged_banks_4;
  stg6_stg6_update_0_write22_merged_banks_4_cache stg6_stg6_update_0_write22_merged_banks_4;
  stg6_stg6_update_0_write23_merged_banks_4_cache stg6_stg6_update_0_write23_merged_banks_4;
  stg6_stg6_update_0_write24_merged_banks_4_cache stg6_stg6_update_0_write24_merged_banks_4;
  stg6_stg6_update_0_write25_merged_banks_4_cache stg6_stg6_update_0_write25_merged_banks_4;
  stg6_stg6_update_0_write26_merged_banks_4_cache stg6_stg6_update_0_write26_merged_banks_4;
  stg6_stg6_update_0_write27_merged_banks_4_cache stg6_stg6_update_0_write27_merged_banks_4;
  stg6_stg6_update_0_write28_merged_banks_4_cache stg6_stg6_update_0_write28_merged_banks_4;
  stg6_stg6_update_0_write29_merged_banks_4_cache stg6_stg6_update_0_write29_merged_banks_4;
  stg6_stg6_update_0_write3_merged_banks_4_cache stg6_stg6_update_0_write3_merged_banks_4;
  stg6_stg6_update_0_write30_merged_banks_4_cache stg6_stg6_update_0_write30_merged_banks_4;
  stg6_stg6_update_0_write31_merged_banks_4_cache stg6_stg6_update_0_write31_merged_banks_4;
  stg6_stg6_update_0_write4_merged_banks_4_cache stg6_stg6_update_0_write4_merged_banks_4;
  stg6_stg6_update_0_write5_merged_banks_4_cache stg6_stg6_update_0_write5_merged_banks_4;
  stg6_stg6_update_0_write6_merged_banks_4_cache stg6_stg6_update_0_write6_merged_banks_4;
  stg6_stg6_update_0_write7_merged_banks_4_cache stg6_stg6_update_0_write7_merged_banks_4;
  stg6_stg6_update_0_write8_merged_banks_4_cache stg6_stg6_update_0_write8_merged_banks_4;
  stg6_stg6_update_0_write9_merged_banks_4_cache stg6_stg6_update_0_write9_merged_banks_4;
};



inline void stg6_stg6_update_0_write0_write(hw_uint<16>& stg6_stg6_update_0_write0, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write0_merged_banks_4.push(stg6_stg6_update_0_write0);
}

inline void stg6_stg6_update_0_write1_write(hw_uint<16>& stg6_stg6_update_0_write1, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write1_merged_banks_4.push(stg6_stg6_update_0_write1);
}

inline void stg6_stg6_update_0_write10_write(hw_uint<16>& stg6_stg6_update_0_write10, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write10_merged_banks_4.push(stg6_stg6_update_0_write10);
}

inline void stg6_stg6_update_0_write11_write(hw_uint<16>& stg6_stg6_update_0_write11, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write11_merged_banks_4.push(stg6_stg6_update_0_write11);
}

inline void stg6_stg6_update_0_write12_write(hw_uint<16>& stg6_stg6_update_0_write12, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write12_merged_banks_4.push(stg6_stg6_update_0_write12);
}

inline void stg6_stg6_update_0_write13_write(hw_uint<16>& stg6_stg6_update_0_write13, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write13_merged_banks_4.push(stg6_stg6_update_0_write13);
}

inline void stg6_stg6_update_0_write14_write(hw_uint<16>& stg6_stg6_update_0_write14, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write14_merged_banks_4.push(stg6_stg6_update_0_write14);
}

inline void stg6_stg6_update_0_write15_write(hw_uint<16>& stg6_stg6_update_0_write15, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write15_merged_banks_4.push(stg6_stg6_update_0_write15);
}

inline void stg6_stg6_update_0_write16_write(hw_uint<16>& stg6_stg6_update_0_write16, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write16_merged_banks_4.push(stg6_stg6_update_0_write16);
}

inline void stg6_stg6_update_0_write17_write(hw_uint<16>& stg6_stg6_update_0_write17, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write17_merged_banks_4.push(stg6_stg6_update_0_write17);
}

inline void stg6_stg6_update_0_write18_write(hw_uint<16>& stg6_stg6_update_0_write18, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write18_merged_banks_4.push(stg6_stg6_update_0_write18);
}

inline void stg6_stg6_update_0_write19_write(hw_uint<16>& stg6_stg6_update_0_write19, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write19_merged_banks_4.push(stg6_stg6_update_0_write19);
}

inline void stg6_stg6_update_0_write2_write(hw_uint<16>& stg6_stg6_update_0_write2, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write2_merged_banks_4.push(stg6_stg6_update_0_write2);
}

inline void stg6_stg6_update_0_write20_write(hw_uint<16>& stg6_stg6_update_0_write20, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write20_merged_banks_4.push(stg6_stg6_update_0_write20);
}

inline void stg6_stg6_update_0_write21_write(hw_uint<16>& stg6_stg6_update_0_write21, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write21_merged_banks_4.push(stg6_stg6_update_0_write21);
}

inline void stg6_stg6_update_0_write22_write(hw_uint<16>& stg6_stg6_update_0_write22, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write22_merged_banks_4.push(stg6_stg6_update_0_write22);
}

inline void stg6_stg6_update_0_write23_write(hw_uint<16>& stg6_stg6_update_0_write23, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write23_merged_banks_4.push(stg6_stg6_update_0_write23);
}

inline void stg6_stg6_update_0_write24_write(hw_uint<16>& stg6_stg6_update_0_write24, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write24_merged_banks_4.push(stg6_stg6_update_0_write24);
}

inline void stg6_stg6_update_0_write25_write(hw_uint<16>& stg6_stg6_update_0_write25, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write25_merged_banks_4.push(stg6_stg6_update_0_write25);
}

inline void stg6_stg6_update_0_write26_write(hw_uint<16>& stg6_stg6_update_0_write26, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write26_merged_banks_4.push(stg6_stg6_update_0_write26);
}

inline void stg6_stg6_update_0_write27_write(hw_uint<16>& stg6_stg6_update_0_write27, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write27_merged_banks_4.push(stg6_stg6_update_0_write27);
}

inline void stg6_stg6_update_0_write28_write(hw_uint<16>& stg6_stg6_update_0_write28, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write28_merged_banks_4.push(stg6_stg6_update_0_write28);
}

inline void stg6_stg6_update_0_write29_write(hw_uint<16>& stg6_stg6_update_0_write29, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write29_merged_banks_4.push(stg6_stg6_update_0_write29);
}

inline void stg6_stg6_update_0_write3_write(hw_uint<16>& stg6_stg6_update_0_write3, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write3_merged_banks_4.push(stg6_stg6_update_0_write3);
}

inline void stg6_stg6_update_0_write30_write(hw_uint<16>& stg6_stg6_update_0_write30, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write30_merged_banks_4.push(stg6_stg6_update_0_write30);
}

inline void stg6_stg6_update_0_write31_write(hw_uint<16>& stg6_stg6_update_0_write31, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write31_merged_banks_4.push(stg6_stg6_update_0_write31);
}

inline void stg6_stg6_update_0_write4_write(hw_uint<16>& stg6_stg6_update_0_write4, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write4_merged_banks_4.push(stg6_stg6_update_0_write4);
}

inline void stg6_stg6_update_0_write5_write(hw_uint<16>& stg6_stg6_update_0_write5, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write5_merged_banks_4.push(stg6_stg6_update_0_write5);
}

inline void stg6_stg6_update_0_write6_write(hw_uint<16>& stg6_stg6_update_0_write6, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write6_merged_banks_4.push(stg6_stg6_update_0_write6);
}

inline void stg6_stg6_update_0_write7_write(hw_uint<16>& stg6_stg6_update_0_write7, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write7_merged_banks_4.push(stg6_stg6_update_0_write7);
}

inline void stg6_stg6_update_0_write8_write(hw_uint<16>& stg6_stg6_update_0_write8, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write8_merged_banks_4.push(stg6_stg6_update_0_write8);
}

inline void stg6_stg6_update_0_write9_write(hw_uint<16>& stg6_stg6_update_0_write9, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  stg6.stg6_stg6_update_0_write9_merged_banks_4.push(stg6_stg6_update_0_write9);
}

inline hw_uint<16> stg7_rd0_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd0 read pattern: { stg7_update_0[d0, d1] -> stg6[-1 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write31 = stg6.stg6_stg6_update_0_write31_merged_banks_4.peek_88();
  return value_stg6_stg6_update_0_write31;
  return 0;
}

inline hw_uint<16> stg7_rd1_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd1 read pattern: { stg7_update_0[d0, d1] -> stg6[32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write0 = stg6.stg6_stg6_update_0_write0_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write0;
  return 0;
}

inline hw_uint<16> stg7_rd10_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd10 read pattern: { stg7_update_0[d0, d1] -> stg6[2 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write2 = stg6.stg6_stg6_update_0_write2_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write2;
  return 0;
}

inline hw_uint<16> stg7_rd100_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd100 read pattern: { stg7_update_0[d0, d1] -> stg6[24 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write24 = stg6.stg6_stg6_update_0_write24_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write24;
  return 0;
}

inline hw_uint<16> stg7_rd101_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd101 read pattern: { stg7_update_0[d0, d1] -> stg6[25 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write25 = stg6.stg6_stg6_update_0_write25_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write25;
  return 0;
}

inline hw_uint<16> stg7_rd102_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd102 read pattern: { stg7_update_0[d0, d1] -> stg6[25 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write25 = stg6.stg6_stg6_update_0_write25_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write25;
  return 0;
}

inline hw_uint<16> stg7_rd103_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd103 read pattern: { stg7_update_0[d0, d1] -> stg6[26 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write26 = stg6.stg6_stg6_update_0_write26_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write26;
  return 0;
}

inline hw_uint<16> stg7_rd104_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd104 read pattern: { stg7_update_0[d0, d1] -> stg6[25 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write25 = stg6.stg6_stg6_update_0_write25_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write25;
  return 0;
}

inline hw_uint<16> stg7_rd105_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd105 read pattern: { stg7_update_0[d0, d1] -> stg6[26 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write26 = stg6.stg6_stg6_update_0_write26_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write26;
  return 0;
}

inline hw_uint<16> stg7_rd106_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd106 read pattern: { stg7_update_0[d0, d1] -> stg6[26 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write26 = stg6.stg6_stg6_update_0_write26_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write26;
  return 0;
}

inline hw_uint<16> stg7_rd107_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd107 read pattern: { stg7_update_0[d0, d1] -> stg6[27 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write27 = stg6.stg6_stg6_update_0_write27_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write27;
  return 0;
}

inline hw_uint<16> stg7_rd108_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd108 read pattern: { stg7_update_0[d0, d1] -> stg6[26 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write26 = stg6.stg6_stg6_update_0_write26_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write26;
  return 0;
}

inline hw_uint<16> stg7_rd109_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd109 read pattern: { stg7_update_0[d0, d1] -> stg6[27 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write27 = stg6.stg6_stg6_update_0_write27_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write27;
  return 0;
}

inline hw_uint<16> stg7_rd11_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd11 read pattern: { stg7_update_0[d0, d1] -> stg6[3 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write3 = stg6.stg6_stg6_update_0_write3_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write3;
  return 0;
}

inline hw_uint<16> stg7_rd110_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd110 read pattern: { stg7_update_0[d0, d1] -> stg6[27 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write27 = stg6.stg6_stg6_update_0_write27_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write27;
  return 0;
}

inline hw_uint<16> stg7_rd111_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd111 read pattern: { stg7_update_0[d0, d1] -> stg6[28 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write28 = stg6.stg6_stg6_update_0_write28_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write28;
  return 0;
}

inline hw_uint<16> stg7_rd112_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd112 read pattern: { stg7_update_0[d0, d1] -> stg6[27 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write27 = stg6.stg6_stg6_update_0_write27_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write27;
  return 0;
}

inline hw_uint<16> stg7_rd113_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd113 read pattern: { stg7_update_0[d0, d1] -> stg6[28 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write28 = stg6.stg6_stg6_update_0_write28_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write28;
  return 0;
}

inline hw_uint<16> stg7_rd114_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd114 read pattern: { stg7_update_0[d0, d1] -> stg6[28 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write28 = stg6.stg6_stg6_update_0_write28_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write28;
  return 0;
}

inline hw_uint<16> stg7_rd115_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd115 read pattern: { stg7_update_0[d0, d1] -> stg6[29 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write29 = stg6.stg6_stg6_update_0_write29_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write29;
  return 0;
}

inline hw_uint<16> stg7_rd116_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd116 read pattern: { stg7_update_0[d0, d1] -> stg6[28 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write28 = stg6.stg6_stg6_update_0_write28_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write28;
  return 0;
}

inline hw_uint<16> stg7_rd117_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd117 read pattern: { stg7_update_0[d0, d1] -> stg6[29 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write29 = stg6.stg6_stg6_update_0_write29_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write29;
  return 0;
}

inline hw_uint<16> stg7_rd118_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd118 read pattern: { stg7_update_0[d0, d1] -> stg6[29 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write29 = stg6.stg6_stg6_update_0_write29_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write29;
  return 0;
}

inline hw_uint<16> stg7_rd119_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd119 read pattern: { stg7_update_0[d0, d1] -> stg6[30 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write30 = stg6.stg6_stg6_update_0_write30_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write30;
  return 0;
}

inline hw_uint<16> stg7_rd12_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd12 read pattern: { stg7_update_0[d0, d1] -> stg6[2 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write2 = stg6.stg6_stg6_update_0_write2_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write2;
  return 0;
}

inline hw_uint<16> stg7_rd120_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd120 read pattern: { stg7_update_0[d0, d1] -> stg6[29 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write29 = stg6.stg6_stg6_update_0_write29_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write29;
  return 0;
}

inline hw_uint<16> stg7_rd121_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd121 read pattern: { stg7_update_0[d0, d1] -> stg6[30 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write30 = stg6.stg6_stg6_update_0_write30_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write30;
  return 0;
}

inline hw_uint<16> stg7_rd122_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd122 read pattern: { stg7_update_0[d0, d1] -> stg6[30 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write30 = stg6.stg6_stg6_update_0_write30_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write30;
  return 0;
}

inline hw_uint<16> stg7_rd123_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd123 read pattern: { stg7_update_0[d0, d1] -> stg6[31 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write31 = stg6.stg6_stg6_update_0_write31_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write31;
  return 0;
}

inline hw_uint<16> stg7_rd124_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd124 read pattern: { stg7_update_0[d0, d1] -> stg6[30 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write30 = stg6.stg6_stg6_update_0_write30_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write30;
  return 0;
}

inline hw_uint<16> stg7_rd125_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd125 read pattern: { stg7_update_0[d0, d1] -> stg6[31 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write31 = stg6.stg6_stg6_update_0_write31_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write31;
  return 0;
}

inline hw_uint<16> stg7_rd126_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd126 read pattern: { stg7_update_0[d0, d1] -> stg6[31 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write31 = stg6.stg6_stg6_update_0_write31_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write31;
  return 0;
}

inline hw_uint<16> stg7_rd127_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd127 read pattern: { stg7_update_0[d0, d1] -> stg6[32 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write0 = stg6.stg6_stg6_update_0_write0_merged_banks_4.peek_86();
  return value_stg6_stg6_update_0_write0;
  return 0;
}

inline hw_uint<16> stg7_rd13_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd13 read pattern: { stg7_update_0[d0, d1] -> stg6[3 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write3 = stg6.stg6_stg6_update_0_write3_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write3;
  return 0;
}

inline hw_uint<16> stg7_rd14_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd14 read pattern: { stg7_update_0[d0, d1] -> stg6[3 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write3 = stg6.stg6_stg6_update_0_write3_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write3;
  return 0;
}

inline hw_uint<16> stg7_rd15_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd15 read pattern: { stg7_update_0[d0, d1] -> stg6[4 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write4 = stg6.stg6_stg6_update_0_write4_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write4;
  return 0;
}

inline hw_uint<16> stg7_rd16_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd16 read pattern: { stg7_update_0[d0, d1] -> stg6[3 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write3 = stg6.stg6_stg6_update_0_write3_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write3;
  return 0;
}

inline hw_uint<16> stg7_rd17_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd17 read pattern: { stg7_update_0[d0, d1] -> stg6[4 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write4 = stg6.stg6_stg6_update_0_write4_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write4;
  return 0;
}

inline hw_uint<16> stg7_rd18_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd18 read pattern: { stg7_update_0[d0, d1] -> stg6[4 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write4 = stg6.stg6_stg6_update_0_write4_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write4;
  return 0;
}

inline hw_uint<16> stg7_rd19_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd19 read pattern: { stg7_update_0[d0, d1] -> stg6[5 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write5 = stg6.stg6_stg6_update_0_write5_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write5;
  return 0;
}

inline hw_uint<16> stg7_rd2_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd2 read pattern: { stg7_update_0[d0, d1] -> stg6[32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write0 = stg6.stg6_stg6_update_0_write0_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write0;
  return 0;
}

inline hw_uint<16> stg7_rd20_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd20 read pattern: { stg7_update_0[d0, d1] -> stg6[4 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write4 = stg6.stg6_stg6_update_0_write4_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write4;
  return 0;
}

inline hw_uint<16> stg7_rd21_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd21 read pattern: { stg7_update_0[d0, d1] -> stg6[5 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write5 = stg6.stg6_stg6_update_0_write5_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write5;
  return 0;
}

inline hw_uint<16> stg7_rd22_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd22 read pattern: { stg7_update_0[d0, d1] -> stg6[5 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write5 = stg6.stg6_stg6_update_0_write5_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write5;
  return 0;
}

inline hw_uint<16> stg7_rd23_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd23 read pattern: { stg7_update_0[d0, d1] -> stg6[6 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write6 = stg6.stg6_stg6_update_0_write6_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write6;
  return 0;
}

inline hw_uint<16> stg7_rd24_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd24 read pattern: { stg7_update_0[d0, d1] -> stg6[5 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write5 = stg6.stg6_stg6_update_0_write5_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write5;
  return 0;
}

inline hw_uint<16> stg7_rd25_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd25 read pattern: { stg7_update_0[d0, d1] -> stg6[6 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write6 = stg6.stg6_stg6_update_0_write6_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write6;
  return 0;
}

inline hw_uint<16> stg7_rd26_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd26 read pattern: { stg7_update_0[d0, d1] -> stg6[6 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write6 = stg6.stg6_stg6_update_0_write6_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write6;
  return 0;
}

inline hw_uint<16> stg7_rd27_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd27 read pattern: { stg7_update_0[d0, d1] -> stg6[7 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write7 = stg6.stg6_stg6_update_0_write7_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write7;
  return 0;
}

inline hw_uint<16> stg7_rd28_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd28 read pattern: { stg7_update_0[d0, d1] -> stg6[6 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write6 = stg6.stg6_stg6_update_0_write6_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write6;
  return 0;
}

inline hw_uint<16> stg7_rd29_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd29 read pattern: { stg7_update_0[d0, d1] -> stg6[7 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write7 = stg6.stg6_stg6_update_0_write7_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write7;
  return 0;
}

inline hw_uint<16> stg7_rd3_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd3 read pattern: { stg7_update_0[d0, d1] -> stg6[1 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write1 = stg6.stg6_stg6_update_0_write1_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write1;
  return 0;
}

inline hw_uint<16> stg7_rd30_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd30 read pattern: { stg7_update_0[d0, d1] -> stg6[7 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write7 = stg6.stg6_stg6_update_0_write7_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write7;
  return 0;
}

inline hw_uint<16> stg7_rd31_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd31 read pattern: { stg7_update_0[d0, d1] -> stg6[8 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write8 = stg6.stg6_stg6_update_0_write8_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write8;
  return 0;
}

inline hw_uint<16> stg7_rd32_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd32 read pattern: { stg7_update_0[d0, d1] -> stg6[7 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write7 = stg6.stg6_stg6_update_0_write7_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write7;
  return 0;
}

inline hw_uint<16> stg7_rd33_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd33 read pattern: { stg7_update_0[d0, d1] -> stg6[8 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write8 = stg6.stg6_stg6_update_0_write8_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write8;
  return 0;
}

inline hw_uint<16> stg7_rd34_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd34 read pattern: { stg7_update_0[d0, d1] -> stg6[8 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write8 = stg6.stg6_stg6_update_0_write8_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write8;
  return 0;
}

inline hw_uint<16> stg7_rd35_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd35 read pattern: { stg7_update_0[d0, d1] -> stg6[9 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write9 = stg6.stg6_stg6_update_0_write9_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write9;
  return 0;
}

inline hw_uint<16> stg7_rd36_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd36 read pattern: { stg7_update_0[d0, d1] -> stg6[8 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write8 = stg6.stg6_stg6_update_0_write8_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write8;
  return 0;
}

inline hw_uint<16> stg7_rd37_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd37 read pattern: { stg7_update_0[d0, d1] -> stg6[9 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write9 = stg6.stg6_stg6_update_0_write9_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write9;
  return 0;
}

inline hw_uint<16> stg7_rd38_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd38 read pattern: { stg7_update_0[d0, d1] -> stg6[9 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write9 = stg6.stg6_stg6_update_0_write9_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write9;
  return 0;
}

inline hw_uint<16> stg7_rd39_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd39 read pattern: { stg7_update_0[d0, d1] -> stg6[10 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write10 = stg6.stg6_stg6_update_0_write10_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write10;
  return 0;
}

inline hw_uint<16> stg7_rd4_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd4 read pattern: { stg7_update_0[d0, d1] -> stg6[32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write0 = stg6.stg6_stg6_update_0_write0_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write0;
  return 0;
}

inline hw_uint<16> stg7_rd40_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd40 read pattern: { stg7_update_0[d0, d1] -> stg6[9 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write9 = stg6.stg6_stg6_update_0_write9_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write9;
  return 0;
}

inline hw_uint<16> stg7_rd41_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd41 read pattern: { stg7_update_0[d0, d1] -> stg6[10 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write10 = stg6.stg6_stg6_update_0_write10_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write10;
  return 0;
}

inline hw_uint<16> stg7_rd42_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd42 read pattern: { stg7_update_0[d0, d1] -> stg6[10 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write10 = stg6.stg6_stg6_update_0_write10_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write10;
  return 0;
}

inline hw_uint<16> stg7_rd43_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd43 read pattern: { stg7_update_0[d0, d1] -> stg6[11 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write11 = stg6.stg6_stg6_update_0_write11_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write11;
  return 0;
}

inline hw_uint<16> stg7_rd44_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd44 read pattern: { stg7_update_0[d0, d1] -> stg6[10 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write10 = stg6.stg6_stg6_update_0_write10_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write10;
  return 0;
}

inline hw_uint<16> stg7_rd45_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd45 read pattern: { stg7_update_0[d0, d1] -> stg6[11 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write11 = stg6.stg6_stg6_update_0_write11_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write11;
  return 0;
}

inline hw_uint<16> stg7_rd46_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd46 read pattern: { stg7_update_0[d0, d1] -> stg6[11 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write11 = stg6.stg6_stg6_update_0_write11_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write11;
  return 0;
}

inline hw_uint<16> stg7_rd47_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd47 read pattern: { stg7_update_0[d0, d1] -> stg6[12 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write12 = stg6.stg6_stg6_update_0_write12_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write12;
  return 0;
}

inline hw_uint<16> stg7_rd48_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd48 read pattern: { stg7_update_0[d0, d1] -> stg6[11 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write11 = stg6.stg6_stg6_update_0_write11_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write11;
  return 0;
}

inline hw_uint<16> stg7_rd49_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd49 read pattern: { stg7_update_0[d0, d1] -> stg6[12 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write12 = stg6.stg6_stg6_update_0_write12_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write12;
  return 0;
}

inline hw_uint<16> stg7_rd5_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd5 read pattern: { stg7_update_0[d0, d1] -> stg6[1 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write1 = stg6.stg6_stg6_update_0_write1_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write1;
  return 0;
}

inline hw_uint<16> stg7_rd50_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd50 read pattern: { stg7_update_0[d0, d1] -> stg6[12 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write12 = stg6.stg6_stg6_update_0_write12_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write12;
  return 0;
}

inline hw_uint<16> stg7_rd51_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd51 read pattern: { stg7_update_0[d0, d1] -> stg6[13 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write13 = stg6.stg6_stg6_update_0_write13_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write13;
  return 0;
}

inline hw_uint<16> stg7_rd52_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd52 read pattern: { stg7_update_0[d0, d1] -> stg6[12 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write12 = stg6.stg6_stg6_update_0_write12_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write12;
  return 0;
}

inline hw_uint<16> stg7_rd53_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd53 read pattern: { stg7_update_0[d0, d1] -> stg6[13 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write13 = stg6.stg6_stg6_update_0_write13_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write13;
  return 0;
}

inline hw_uint<16> stg7_rd54_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd54 read pattern: { stg7_update_0[d0, d1] -> stg6[13 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write13 = stg6.stg6_stg6_update_0_write13_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write13;
  return 0;
}

inline hw_uint<16> stg7_rd55_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd55 read pattern: { stg7_update_0[d0, d1] -> stg6[14 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write14 = stg6.stg6_stg6_update_0_write14_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write14;
  return 0;
}

inline hw_uint<16> stg7_rd56_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd56 read pattern: { stg7_update_0[d0, d1] -> stg6[13 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write13 = stg6.stg6_stg6_update_0_write13_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write13;
  return 0;
}

inline hw_uint<16> stg7_rd57_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd57 read pattern: { stg7_update_0[d0, d1] -> stg6[14 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write14 = stg6.stg6_stg6_update_0_write14_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write14;
  return 0;
}

inline hw_uint<16> stg7_rd58_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd58 read pattern: { stg7_update_0[d0, d1] -> stg6[14 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write14 = stg6.stg6_stg6_update_0_write14_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write14;
  return 0;
}

inline hw_uint<16> stg7_rd59_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd59 read pattern: { stg7_update_0[d0, d1] -> stg6[15 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write15 = stg6.stg6_stg6_update_0_write15_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write15;
  return 0;
}

inline hw_uint<16> stg7_rd6_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd6 read pattern: { stg7_update_0[d0, d1] -> stg6[1 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write1 = stg6.stg6_stg6_update_0_write1_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write1;
  return 0;
}

inline hw_uint<16> stg7_rd60_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd60 read pattern: { stg7_update_0[d0, d1] -> stg6[14 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write14 = stg6.stg6_stg6_update_0_write14_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write14;
  return 0;
}

inline hw_uint<16> stg7_rd61_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd61 read pattern: { stg7_update_0[d0, d1] -> stg6[15 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write15 = stg6.stg6_stg6_update_0_write15_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write15;
  return 0;
}

inline hw_uint<16> stg7_rd62_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd62 read pattern: { stg7_update_0[d0, d1] -> stg6[15 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write15 = stg6.stg6_stg6_update_0_write15_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write15;
  return 0;
}

inline hw_uint<16> stg7_rd63_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd63 read pattern: { stg7_update_0[d0, d1] -> stg6[16 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write16 = stg6.stg6_stg6_update_0_write16_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write16;
  return 0;
}

inline hw_uint<16> stg7_rd64_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd64 read pattern: { stg7_update_0[d0, d1] -> stg6[15 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write15 = stg6.stg6_stg6_update_0_write15_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write15;
  return 0;
}

inline hw_uint<16> stg7_rd65_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd65 read pattern: { stg7_update_0[d0, d1] -> stg6[16 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write16 = stg6.stg6_stg6_update_0_write16_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write16;
  return 0;
}

inline hw_uint<16> stg7_rd66_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd66 read pattern: { stg7_update_0[d0, d1] -> stg6[16 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write16 = stg6.stg6_stg6_update_0_write16_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write16;
  return 0;
}

inline hw_uint<16> stg7_rd67_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd67 read pattern: { stg7_update_0[d0, d1] -> stg6[17 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write17 = stg6.stg6_stg6_update_0_write17_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write17;
  return 0;
}

inline hw_uint<16> stg7_rd68_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd68 read pattern: { stg7_update_0[d0, d1] -> stg6[16 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write16 = stg6.stg6_stg6_update_0_write16_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write16;
  return 0;
}

inline hw_uint<16> stg7_rd69_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd69 read pattern: { stg7_update_0[d0, d1] -> stg6[17 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write17 = stg6.stg6_stg6_update_0_write17_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write17;
  return 0;
}

inline hw_uint<16> stg7_rd7_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd7 read pattern: { stg7_update_0[d0, d1] -> stg6[2 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write2 = stg6.stg6_stg6_update_0_write2_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write2;
  return 0;
}

inline hw_uint<16> stg7_rd70_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd70 read pattern: { stg7_update_0[d0, d1] -> stg6[17 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write17 = stg6.stg6_stg6_update_0_write17_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write17;
  return 0;
}

inline hw_uint<16> stg7_rd71_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd71 read pattern: { stg7_update_0[d0, d1] -> stg6[18 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write18 = stg6.stg6_stg6_update_0_write18_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write18;
  return 0;
}

inline hw_uint<16> stg7_rd72_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd72 read pattern: { stg7_update_0[d0, d1] -> stg6[17 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write17 = stg6.stg6_stg6_update_0_write17_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write17;
  return 0;
}

inline hw_uint<16> stg7_rd73_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd73 read pattern: { stg7_update_0[d0, d1] -> stg6[18 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write18 = stg6.stg6_stg6_update_0_write18_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write18;
  return 0;
}

inline hw_uint<16> stg7_rd74_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd74 read pattern: { stg7_update_0[d0, d1] -> stg6[18 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write18 = stg6.stg6_stg6_update_0_write18_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write18;
  return 0;
}

inline hw_uint<16> stg7_rd75_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd75 read pattern: { stg7_update_0[d0, d1] -> stg6[19 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write19 = stg6.stg6_stg6_update_0_write19_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write19;
  return 0;
}

inline hw_uint<16> stg7_rd76_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd76 read pattern: { stg7_update_0[d0, d1] -> stg6[18 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write18 = stg6.stg6_stg6_update_0_write18_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write18;
  return 0;
}

inline hw_uint<16> stg7_rd77_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd77 read pattern: { stg7_update_0[d0, d1] -> stg6[19 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write19 = stg6.stg6_stg6_update_0_write19_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write19;
  return 0;
}

inline hw_uint<16> stg7_rd78_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd78 read pattern: { stg7_update_0[d0, d1] -> stg6[19 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write19 = stg6.stg6_stg6_update_0_write19_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write19;
  return 0;
}

inline hw_uint<16> stg7_rd79_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd79 read pattern: { stg7_update_0[d0, d1] -> stg6[20 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write20 = stg6.stg6_stg6_update_0_write20_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write20;
  return 0;
}

inline hw_uint<16> stg7_rd8_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd8 read pattern: { stg7_update_0[d0, d1] -> stg6[1 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write1 = stg6.stg6_stg6_update_0_write1_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write1;
  return 0;
}

inline hw_uint<16> stg7_rd80_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd80 read pattern: { stg7_update_0[d0, d1] -> stg6[19 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write19 = stg6.stg6_stg6_update_0_write19_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write19;
  return 0;
}

inline hw_uint<16> stg7_rd81_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd81 read pattern: { stg7_update_0[d0, d1] -> stg6[20 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write20 = stg6.stg6_stg6_update_0_write20_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write20;
  return 0;
}

inline hw_uint<16> stg7_rd82_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd82 read pattern: { stg7_update_0[d0, d1] -> stg6[20 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write20 = stg6.stg6_stg6_update_0_write20_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write20;
  return 0;
}

inline hw_uint<16> stg7_rd83_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd83 read pattern: { stg7_update_0[d0, d1] -> stg6[21 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write21 = stg6.stg6_stg6_update_0_write21_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write21;
  return 0;
}

inline hw_uint<16> stg7_rd84_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd84 read pattern: { stg7_update_0[d0, d1] -> stg6[20 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write20 = stg6.stg6_stg6_update_0_write20_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write20;
  return 0;
}

inline hw_uint<16> stg7_rd85_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd85 read pattern: { stg7_update_0[d0, d1] -> stg6[21 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write21 = stg6.stg6_stg6_update_0_write21_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write21;
  return 0;
}

inline hw_uint<16> stg7_rd86_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd86 read pattern: { stg7_update_0[d0, d1] -> stg6[21 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write21 = stg6.stg6_stg6_update_0_write21_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write21;
  return 0;
}

inline hw_uint<16> stg7_rd87_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd87 read pattern: { stg7_update_0[d0, d1] -> stg6[22 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write22 = stg6.stg6_stg6_update_0_write22_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write22;
  return 0;
}

inline hw_uint<16> stg7_rd88_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd88 read pattern: { stg7_update_0[d0, d1] -> stg6[21 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write21 = stg6.stg6_stg6_update_0_write21_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write21;
  return 0;
}

inline hw_uint<16> stg7_rd89_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd89 read pattern: { stg7_update_0[d0, d1] -> stg6[22 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write22 = stg6.stg6_stg6_update_0_write22_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write22;
  return 0;
}

inline hw_uint<16> stg7_rd9_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd9 read pattern: { stg7_update_0[d0, d1] -> stg6[2 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write2 = stg6.stg6_stg6_update_0_write2_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write2;
  return 0;
}

inline hw_uint<16> stg7_rd90_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd90 read pattern: { stg7_update_0[d0, d1] -> stg6[22 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write22 = stg6.stg6_stg6_update_0_write22_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write22;
  return 0;
}

inline hw_uint<16> stg7_rd91_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd91 read pattern: { stg7_update_0[d0, d1] -> stg6[23 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write23 = stg6.stg6_stg6_update_0_write23_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write23;
  return 0;
}

inline hw_uint<16> stg7_rd92_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd92 read pattern: { stg7_update_0[d0, d1] -> stg6[22 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write22 = stg6.stg6_stg6_update_0_write22_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write22;
  return 0;
}

inline hw_uint<16> stg7_rd93_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd93 read pattern: { stg7_update_0[d0, d1] -> stg6[23 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write23 = stg6.stg6_stg6_update_0_write23_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write23;
  return 0;
}

inline hw_uint<16> stg7_rd94_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd94 read pattern: { stg7_update_0[d0, d1] -> stg6[23 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write23 = stg6.stg6_stg6_update_0_write23_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write23;
  return 0;
}

inline hw_uint<16> stg7_rd95_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd95 read pattern: { stg7_update_0[d0, d1] -> stg6[24 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write24 = stg6.stg6_stg6_update_0_write24_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write24;
  return 0;
}

inline hw_uint<16> stg7_rd96_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd96 read pattern: { stg7_update_0[d0, d1] -> stg6[23 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write23 = stg6.stg6_stg6_update_0_write23_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write23;
  return 0;
}

inline hw_uint<16> stg7_rd97_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd97 read pattern: { stg7_update_0[d0, d1] -> stg6[24 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write24 = stg6.stg6_stg6_update_0_write24_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write24;
  return 0;
}

inline hw_uint<16> stg7_rd98_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd98 read pattern: { stg7_update_0[d0, d1] -> stg6[24 + 32d0, 1 + d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write24 = stg6.stg6_stg6_update_0_write24_merged_banks_4.peek_1();
  return value_stg6_stg6_update_0_write24;
  return 0;
}

inline hw_uint<16> stg7_rd99_select(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_rd99 read pattern: { stg7_update_0[d0, d1] -> stg6[25 + 32d0, d1] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Read schedule : { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  // Write schedule: { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
  auto value_stg6_stg6_update_0_write25 = stg6.stg6_stg6_update_0_write25_merged_banks_4.peek_87();
  return value_stg6_stg6_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg6_update_0_write
//	stg6_stg6_update_0_write0
//	stg6_stg6_update_0_write1
//	stg6_stg6_update_0_write2
//	stg6_stg6_update_0_write3
//	stg6_stg6_update_0_write4
//	stg6_stg6_update_0_write5
//	stg6_stg6_update_0_write6
//	stg6_stg6_update_0_write7
//	stg6_stg6_update_0_write8
//	stg6_stg6_update_0_write9
//	stg6_stg6_update_0_write10
//	stg6_stg6_update_0_write11
//	stg6_stg6_update_0_write12
//	stg6_stg6_update_0_write13
//	stg6_stg6_update_0_write14
//	stg6_stg6_update_0_write15
//	stg6_stg6_update_0_write16
//	stg6_stg6_update_0_write17
//	stg6_stg6_update_0_write18
//	stg6_stg6_update_0_write19
//	stg6_stg6_update_0_write20
//	stg6_stg6_update_0_write21
//	stg6_stg6_update_0_write22
//	stg6_stg6_update_0_write23
//	stg6_stg6_update_0_write24
//	stg6_stg6_update_0_write25
//	stg6_stg6_update_0_write26
//	stg6_stg6_update_0_write27
//	stg6_stg6_update_0_write28
//	stg6_stg6_update_0_write29
//	stg6_stg6_update_0_write30
//	stg6_stg6_update_0_write31
inline void stg6_stg6_update_0_write_bundle_write(hw_uint<512>& stg6_update_0_write, stg6_cache& stg6, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg6_stg6_update_0_write0_res = stg6_update_0_write.extract<0, 15>();
	stg6_stg6_update_0_write0_write(stg6_stg6_update_0_write0_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write1_res = stg6_update_0_write.extract<16, 31>();
	stg6_stg6_update_0_write1_write(stg6_stg6_update_0_write1_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write2_res = stg6_update_0_write.extract<32, 47>();
	stg6_stg6_update_0_write2_write(stg6_stg6_update_0_write2_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write3_res = stg6_update_0_write.extract<48, 63>();
	stg6_stg6_update_0_write3_write(stg6_stg6_update_0_write3_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write4_res = stg6_update_0_write.extract<64, 79>();
	stg6_stg6_update_0_write4_write(stg6_stg6_update_0_write4_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write5_res = stg6_update_0_write.extract<80, 95>();
	stg6_stg6_update_0_write5_write(stg6_stg6_update_0_write5_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write6_res = stg6_update_0_write.extract<96, 111>();
	stg6_stg6_update_0_write6_write(stg6_stg6_update_0_write6_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write7_res = stg6_update_0_write.extract<112, 127>();
	stg6_stg6_update_0_write7_write(stg6_stg6_update_0_write7_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write8_res = stg6_update_0_write.extract<128, 143>();
	stg6_stg6_update_0_write8_write(stg6_stg6_update_0_write8_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write9_res = stg6_update_0_write.extract<144, 159>();
	stg6_stg6_update_0_write9_write(stg6_stg6_update_0_write9_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write10_res = stg6_update_0_write.extract<160, 175>();
	stg6_stg6_update_0_write10_write(stg6_stg6_update_0_write10_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write11_res = stg6_update_0_write.extract<176, 191>();
	stg6_stg6_update_0_write11_write(stg6_stg6_update_0_write11_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write12_res = stg6_update_0_write.extract<192, 207>();
	stg6_stg6_update_0_write12_write(stg6_stg6_update_0_write12_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write13_res = stg6_update_0_write.extract<208, 223>();
	stg6_stg6_update_0_write13_write(stg6_stg6_update_0_write13_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write14_res = stg6_update_0_write.extract<224, 239>();
	stg6_stg6_update_0_write14_write(stg6_stg6_update_0_write14_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write15_res = stg6_update_0_write.extract<240, 255>();
	stg6_stg6_update_0_write15_write(stg6_stg6_update_0_write15_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write16_res = stg6_update_0_write.extract<256, 271>();
	stg6_stg6_update_0_write16_write(stg6_stg6_update_0_write16_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write17_res = stg6_update_0_write.extract<272, 287>();
	stg6_stg6_update_0_write17_write(stg6_stg6_update_0_write17_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write18_res = stg6_update_0_write.extract<288, 303>();
	stg6_stg6_update_0_write18_write(stg6_stg6_update_0_write18_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write19_res = stg6_update_0_write.extract<304, 319>();
	stg6_stg6_update_0_write19_write(stg6_stg6_update_0_write19_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write20_res = stg6_update_0_write.extract<320, 335>();
	stg6_stg6_update_0_write20_write(stg6_stg6_update_0_write20_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write21_res = stg6_update_0_write.extract<336, 351>();
	stg6_stg6_update_0_write21_write(stg6_stg6_update_0_write21_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write22_res = stg6_update_0_write.extract<352, 367>();
	stg6_stg6_update_0_write22_write(stg6_stg6_update_0_write22_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write23_res = stg6_update_0_write.extract<368, 383>();
	stg6_stg6_update_0_write23_write(stg6_stg6_update_0_write23_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write24_res = stg6_update_0_write.extract<384, 399>();
	stg6_stg6_update_0_write24_write(stg6_stg6_update_0_write24_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write25_res = stg6_update_0_write.extract<400, 415>();
	stg6_stg6_update_0_write25_write(stg6_stg6_update_0_write25_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write26_res = stg6_update_0_write.extract<416, 431>();
	stg6_stg6_update_0_write26_write(stg6_stg6_update_0_write26_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write27_res = stg6_update_0_write.extract<432, 447>();
	stg6_stg6_update_0_write27_write(stg6_stg6_update_0_write27_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write28_res = stg6_update_0_write.extract<448, 463>();
	stg6_stg6_update_0_write28_write(stg6_stg6_update_0_write28_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write29_res = stg6_update_0_write.extract<464, 479>();
	stg6_stg6_update_0_write29_write(stg6_stg6_update_0_write29_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write30_res = stg6_update_0_write.extract<480, 495>();
	stg6_stg6_update_0_write30_write(stg6_stg6_update_0_write30_res, stg6, d0, d1, dynamic_address);
	hw_uint<16> stg6_stg6_update_0_write31_res = stg6_update_0_write.extract<496, 511>();
	stg6_stg6_update_0_write31_write(stg6_stg6_update_0_write31_res, stg6, d0, d1, dynamic_address);
}

// stg7_update_0_read
//	stg7_rd0
//	stg7_rd1
//	stg7_rd2
//	stg7_rd3
//	stg7_rd4
//	stg7_rd5
//	stg7_rd6
//	stg7_rd7
//	stg7_rd8
//	stg7_rd9
//	stg7_rd10
//	stg7_rd11
//	stg7_rd12
//	stg7_rd13
//	stg7_rd14
//	stg7_rd15
//	stg7_rd16
//	stg7_rd17
//	stg7_rd18
//	stg7_rd19
//	stg7_rd20
//	stg7_rd21
//	stg7_rd22
//	stg7_rd23
//	stg7_rd24
//	stg7_rd25
//	stg7_rd26
//	stg7_rd27
//	stg7_rd28
//	stg7_rd29
//	stg7_rd30
//	stg7_rd31
//	stg7_rd32
//	stg7_rd33
//	stg7_rd34
//	stg7_rd35
//	stg7_rd36
//	stg7_rd37
//	stg7_rd38
//	stg7_rd39
//	stg7_rd40
//	stg7_rd41
//	stg7_rd42
//	stg7_rd43
//	stg7_rd44
//	stg7_rd45
//	stg7_rd46
//	stg7_rd47
//	stg7_rd48
//	stg7_rd49
//	stg7_rd50
//	stg7_rd51
//	stg7_rd52
//	stg7_rd53
//	stg7_rd54
//	stg7_rd55
//	stg7_rd56
//	stg7_rd57
//	stg7_rd58
//	stg7_rd59
//	stg7_rd60
//	stg7_rd61
//	stg7_rd62
//	stg7_rd63
//	stg7_rd64
//	stg7_rd65
//	stg7_rd66
//	stg7_rd67
//	stg7_rd68
//	stg7_rd69
//	stg7_rd70
//	stg7_rd71
//	stg7_rd72
//	stg7_rd73
//	stg7_rd74
//	stg7_rd75
//	stg7_rd76
//	stg7_rd77
//	stg7_rd78
//	stg7_rd79
//	stg7_rd80
//	stg7_rd81
//	stg7_rd82
//	stg7_rd83
//	stg7_rd84
//	stg7_rd85
//	stg7_rd86
//	stg7_rd87
//	stg7_rd88
//	stg7_rd89
//	stg7_rd90
//	stg7_rd91
//	stg7_rd92
//	stg7_rd93
//	stg7_rd94
//	stg7_rd95
//	stg7_rd96
//	stg7_rd97
//	stg7_rd98
//	stg7_rd99
//	stg7_rd100
//	stg7_rd101
//	stg7_rd102
//	stg7_rd103
//	stg7_rd104
//	stg7_rd105
//	stg7_rd106
//	stg7_rd107
//	stg7_rd108
//	stg7_rd109
//	stg7_rd110
//	stg7_rd111
//	stg7_rd112
//	stg7_rd113
//	stg7_rd114
//	stg7_rd115
//	stg7_rd116
//	stg7_rd117
//	stg7_rd118
//	stg7_rd119
//	stg7_rd120
//	stg7_rd121
//	stg7_rd122
//	stg7_rd123
//	stg7_rd124
//	stg7_rd125
//	stg7_rd126
//	stg7_rd127
inline hw_uint<2048> stg6_stg7_update_0_read_bundle_read(stg6_cache& stg6, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg7_rd0
    // stg7_rd1
    // stg7_rd2
    // stg7_rd3
    // stg7_rd4
    // stg7_rd5
    // stg7_rd6
    // stg7_rd7
    // stg7_rd8
    // stg7_rd9
    // stg7_rd10
    // stg7_rd11
    // stg7_rd12
    // stg7_rd13
    // stg7_rd14
    // stg7_rd15
    // stg7_rd16
    // stg7_rd17
    // stg7_rd18
    // stg7_rd19
    // stg7_rd20
    // stg7_rd21
    // stg7_rd22
    // stg7_rd23
    // stg7_rd24
    // stg7_rd25
    // stg7_rd26
    // stg7_rd27
    // stg7_rd28
    // stg7_rd29
    // stg7_rd30
    // stg7_rd31
    // stg7_rd32
    // stg7_rd33
    // stg7_rd34
    // stg7_rd35
    // stg7_rd36
    // stg7_rd37
    // stg7_rd38
    // stg7_rd39
    // stg7_rd40
    // stg7_rd41
    // stg7_rd42
    // stg7_rd43
    // stg7_rd44
    // stg7_rd45
    // stg7_rd46
    // stg7_rd47
    // stg7_rd48
    // stg7_rd49
    // stg7_rd50
    // stg7_rd51
    // stg7_rd52
    // stg7_rd53
    // stg7_rd54
    // stg7_rd55
    // stg7_rd56
    // stg7_rd57
    // stg7_rd58
    // stg7_rd59
    // stg7_rd60
    // stg7_rd61
    // stg7_rd62
    // stg7_rd63
    // stg7_rd64
    // stg7_rd65
    // stg7_rd66
    // stg7_rd67
    // stg7_rd68
    // stg7_rd69
    // stg7_rd70
    // stg7_rd71
    // stg7_rd72
    // stg7_rd73
    // stg7_rd74
    // stg7_rd75
    // stg7_rd76
    // stg7_rd77
    // stg7_rd78
    // stg7_rd79
    // stg7_rd80
    // stg7_rd81
    // stg7_rd82
    // stg7_rd83
    // stg7_rd84
    // stg7_rd85
    // stg7_rd86
    // stg7_rd87
    // stg7_rd88
    // stg7_rd89
    // stg7_rd90
    // stg7_rd91
    // stg7_rd92
    // stg7_rd93
    // stg7_rd94
    // stg7_rd95
    // stg7_rd96
    // stg7_rd97
    // stg7_rd98
    // stg7_rd99
    // stg7_rd100
    // stg7_rd101
    // stg7_rd102
    // stg7_rd103
    // stg7_rd104
    // stg7_rd105
    // stg7_rd106
    // stg7_rd107
    // stg7_rd108
    // stg7_rd109
    // stg7_rd110
    // stg7_rd111
    // stg7_rd112
    // stg7_rd113
    // stg7_rd114
    // stg7_rd115
    // stg7_rd116
    // stg7_rd117
    // stg7_rd118
    // stg7_rd119
    // stg7_rd120
    // stg7_rd121
    // stg7_rd122
    // stg7_rd123
    // stg7_rd124
    // stg7_rd125
    // stg7_rd126
    // stg7_rd127

	hw_uint<2048> result;
	hw_uint<16> stg7_rd0_res = stg7_rd0_select(stg6, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg7_rd0_res);
	hw_uint<16> stg7_rd1_res = stg7_rd1_select(stg6, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg7_rd1_res);
	hw_uint<16> stg7_rd2_res = stg7_rd2_select(stg6, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg7_rd2_res);
	hw_uint<16> stg7_rd3_res = stg7_rd3_select(stg6, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg7_rd3_res);
	hw_uint<16> stg7_rd4_res = stg7_rd4_select(stg6, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg7_rd4_res);
	hw_uint<16> stg7_rd5_res = stg7_rd5_select(stg6, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg7_rd5_res);
	hw_uint<16> stg7_rd6_res = stg7_rd6_select(stg6, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg7_rd6_res);
	hw_uint<16> stg7_rd7_res = stg7_rd7_select(stg6, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg7_rd7_res);
	hw_uint<16> stg7_rd8_res = stg7_rd8_select(stg6, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg7_rd8_res);
	hw_uint<16> stg7_rd9_res = stg7_rd9_select(stg6, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg7_rd9_res);
	hw_uint<16> stg7_rd10_res = stg7_rd10_select(stg6, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg7_rd10_res);
	hw_uint<16> stg7_rd11_res = stg7_rd11_select(stg6, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg7_rd11_res);
	hw_uint<16> stg7_rd12_res = stg7_rd12_select(stg6, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg7_rd12_res);
	hw_uint<16> stg7_rd13_res = stg7_rd13_select(stg6, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg7_rd13_res);
	hw_uint<16> stg7_rd14_res = stg7_rd14_select(stg6, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg7_rd14_res);
	hw_uint<16> stg7_rd15_res = stg7_rd15_select(stg6, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg7_rd15_res);
	hw_uint<16> stg7_rd16_res = stg7_rd16_select(stg6, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg7_rd16_res);
	hw_uint<16> stg7_rd17_res = stg7_rd17_select(stg6, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg7_rd17_res);
	hw_uint<16> stg7_rd18_res = stg7_rd18_select(stg6, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg7_rd18_res);
	hw_uint<16> stg7_rd19_res = stg7_rd19_select(stg6, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg7_rd19_res);
	hw_uint<16> stg7_rd20_res = stg7_rd20_select(stg6, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg7_rd20_res);
	hw_uint<16> stg7_rd21_res = stg7_rd21_select(stg6, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg7_rd21_res);
	hw_uint<16> stg7_rd22_res = stg7_rd22_select(stg6, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg7_rd22_res);
	hw_uint<16> stg7_rd23_res = stg7_rd23_select(stg6, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg7_rd23_res);
	hw_uint<16> stg7_rd24_res = stg7_rd24_select(stg6, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg7_rd24_res);
	hw_uint<16> stg7_rd25_res = stg7_rd25_select(stg6, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg7_rd25_res);
	hw_uint<16> stg7_rd26_res = stg7_rd26_select(stg6, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg7_rd26_res);
	hw_uint<16> stg7_rd27_res = stg7_rd27_select(stg6, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg7_rd27_res);
	hw_uint<16> stg7_rd28_res = stg7_rd28_select(stg6, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg7_rd28_res);
	hw_uint<16> stg7_rd29_res = stg7_rd29_select(stg6, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg7_rd29_res);
	hw_uint<16> stg7_rd30_res = stg7_rd30_select(stg6, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg7_rd30_res);
	hw_uint<16> stg7_rd31_res = stg7_rd31_select(stg6, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg7_rd31_res);
	hw_uint<16> stg7_rd32_res = stg7_rd32_select(stg6, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg7_rd32_res);
	hw_uint<16> stg7_rd33_res = stg7_rd33_select(stg6, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg7_rd33_res);
	hw_uint<16> stg7_rd34_res = stg7_rd34_select(stg6, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg7_rd34_res);
	hw_uint<16> stg7_rd35_res = stg7_rd35_select(stg6, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg7_rd35_res);
	hw_uint<16> stg7_rd36_res = stg7_rd36_select(stg6, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg7_rd36_res);
	hw_uint<16> stg7_rd37_res = stg7_rd37_select(stg6, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg7_rd37_res);
	hw_uint<16> stg7_rd38_res = stg7_rd38_select(stg6, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg7_rd38_res);
	hw_uint<16> stg7_rd39_res = stg7_rd39_select(stg6, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg7_rd39_res);
	hw_uint<16> stg7_rd40_res = stg7_rd40_select(stg6, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg7_rd40_res);
	hw_uint<16> stg7_rd41_res = stg7_rd41_select(stg6, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg7_rd41_res);
	hw_uint<16> stg7_rd42_res = stg7_rd42_select(stg6, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg7_rd42_res);
	hw_uint<16> stg7_rd43_res = stg7_rd43_select(stg6, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg7_rd43_res);
	hw_uint<16> stg7_rd44_res = stg7_rd44_select(stg6, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg7_rd44_res);
	hw_uint<16> stg7_rd45_res = stg7_rd45_select(stg6, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg7_rd45_res);
	hw_uint<16> stg7_rd46_res = stg7_rd46_select(stg6, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg7_rd46_res);
	hw_uint<16> stg7_rd47_res = stg7_rd47_select(stg6, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg7_rd47_res);
	hw_uint<16> stg7_rd48_res = stg7_rd48_select(stg6, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg7_rd48_res);
	hw_uint<16> stg7_rd49_res = stg7_rd49_select(stg6, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg7_rd49_res);
	hw_uint<16> stg7_rd50_res = stg7_rd50_select(stg6, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg7_rd50_res);
	hw_uint<16> stg7_rd51_res = stg7_rd51_select(stg6, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg7_rd51_res);
	hw_uint<16> stg7_rd52_res = stg7_rd52_select(stg6, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg7_rd52_res);
	hw_uint<16> stg7_rd53_res = stg7_rd53_select(stg6, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg7_rd53_res);
	hw_uint<16> stg7_rd54_res = stg7_rd54_select(stg6, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg7_rd54_res);
	hw_uint<16> stg7_rd55_res = stg7_rd55_select(stg6, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg7_rd55_res);
	hw_uint<16> stg7_rd56_res = stg7_rd56_select(stg6, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg7_rd56_res);
	hw_uint<16> stg7_rd57_res = stg7_rd57_select(stg6, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg7_rd57_res);
	hw_uint<16> stg7_rd58_res = stg7_rd58_select(stg6, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg7_rd58_res);
	hw_uint<16> stg7_rd59_res = stg7_rd59_select(stg6, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg7_rd59_res);
	hw_uint<16> stg7_rd60_res = stg7_rd60_select(stg6, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg7_rd60_res);
	hw_uint<16> stg7_rd61_res = stg7_rd61_select(stg6, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg7_rd61_res);
	hw_uint<16> stg7_rd62_res = stg7_rd62_select(stg6, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg7_rd62_res);
	hw_uint<16> stg7_rd63_res = stg7_rd63_select(stg6, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg7_rd63_res);
	hw_uint<16> stg7_rd64_res = stg7_rd64_select(stg6, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg7_rd64_res);
	hw_uint<16> stg7_rd65_res = stg7_rd65_select(stg6, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg7_rd65_res);
	hw_uint<16> stg7_rd66_res = stg7_rd66_select(stg6, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg7_rd66_res);
	hw_uint<16> stg7_rd67_res = stg7_rd67_select(stg6, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg7_rd67_res);
	hw_uint<16> stg7_rd68_res = stg7_rd68_select(stg6, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg7_rd68_res);
	hw_uint<16> stg7_rd69_res = stg7_rd69_select(stg6, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg7_rd69_res);
	hw_uint<16> stg7_rd70_res = stg7_rd70_select(stg6, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg7_rd70_res);
	hw_uint<16> stg7_rd71_res = stg7_rd71_select(stg6, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg7_rd71_res);
	hw_uint<16> stg7_rd72_res = stg7_rd72_select(stg6, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg7_rd72_res);
	hw_uint<16> stg7_rd73_res = stg7_rd73_select(stg6, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg7_rd73_res);
	hw_uint<16> stg7_rd74_res = stg7_rd74_select(stg6, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg7_rd74_res);
	hw_uint<16> stg7_rd75_res = stg7_rd75_select(stg6, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg7_rd75_res);
	hw_uint<16> stg7_rd76_res = stg7_rd76_select(stg6, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg7_rd76_res);
	hw_uint<16> stg7_rd77_res = stg7_rd77_select(stg6, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg7_rd77_res);
	hw_uint<16> stg7_rd78_res = stg7_rd78_select(stg6, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg7_rd78_res);
	hw_uint<16> stg7_rd79_res = stg7_rd79_select(stg6, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg7_rd79_res);
	hw_uint<16> stg7_rd80_res = stg7_rd80_select(stg6, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg7_rd80_res);
	hw_uint<16> stg7_rd81_res = stg7_rd81_select(stg6, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg7_rd81_res);
	hw_uint<16> stg7_rd82_res = stg7_rd82_select(stg6, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg7_rd82_res);
	hw_uint<16> stg7_rd83_res = stg7_rd83_select(stg6, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg7_rd83_res);
	hw_uint<16> stg7_rd84_res = stg7_rd84_select(stg6, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg7_rd84_res);
	hw_uint<16> stg7_rd85_res = stg7_rd85_select(stg6, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg7_rd85_res);
	hw_uint<16> stg7_rd86_res = stg7_rd86_select(stg6, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg7_rd86_res);
	hw_uint<16> stg7_rd87_res = stg7_rd87_select(stg6, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg7_rd87_res);
	hw_uint<16> stg7_rd88_res = stg7_rd88_select(stg6, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg7_rd88_res);
	hw_uint<16> stg7_rd89_res = stg7_rd89_select(stg6, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg7_rd89_res);
	hw_uint<16> stg7_rd90_res = stg7_rd90_select(stg6, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg7_rd90_res);
	hw_uint<16> stg7_rd91_res = stg7_rd91_select(stg6, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg7_rd91_res);
	hw_uint<16> stg7_rd92_res = stg7_rd92_select(stg6, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg7_rd92_res);
	hw_uint<16> stg7_rd93_res = stg7_rd93_select(stg6, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg7_rd93_res);
	hw_uint<16> stg7_rd94_res = stg7_rd94_select(stg6, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg7_rd94_res);
	hw_uint<16> stg7_rd95_res = stg7_rd95_select(stg6, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg7_rd95_res);
	hw_uint<16> stg7_rd96_res = stg7_rd96_select(stg6, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg7_rd96_res);
	hw_uint<16> stg7_rd97_res = stg7_rd97_select(stg6, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg7_rd97_res);
	hw_uint<16> stg7_rd98_res = stg7_rd98_select(stg6, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg7_rd98_res);
	hw_uint<16> stg7_rd99_res = stg7_rd99_select(stg6, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg7_rd99_res);
	hw_uint<16> stg7_rd100_res = stg7_rd100_select(stg6, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg7_rd100_res);
	hw_uint<16> stg7_rd101_res = stg7_rd101_select(stg6, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg7_rd101_res);
	hw_uint<16> stg7_rd102_res = stg7_rd102_select(stg6, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg7_rd102_res);
	hw_uint<16> stg7_rd103_res = stg7_rd103_select(stg6, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg7_rd103_res);
	hw_uint<16> stg7_rd104_res = stg7_rd104_select(stg6, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg7_rd104_res);
	hw_uint<16> stg7_rd105_res = stg7_rd105_select(stg6, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg7_rd105_res);
	hw_uint<16> stg7_rd106_res = stg7_rd106_select(stg6, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg7_rd106_res);
	hw_uint<16> stg7_rd107_res = stg7_rd107_select(stg6, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg7_rd107_res);
	hw_uint<16> stg7_rd108_res = stg7_rd108_select(stg6, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg7_rd108_res);
	hw_uint<16> stg7_rd109_res = stg7_rd109_select(stg6, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg7_rd109_res);
	hw_uint<16> stg7_rd110_res = stg7_rd110_select(stg6, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg7_rd110_res);
	hw_uint<16> stg7_rd111_res = stg7_rd111_select(stg6, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg7_rd111_res);
	hw_uint<16> stg7_rd112_res = stg7_rd112_select(stg6, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg7_rd112_res);
	hw_uint<16> stg7_rd113_res = stg7_rd113_select(stg6, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg7_rd113_res);
	hw_uint<16> stg7_rd114_res = stg7_rd114_select(stg6, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg7_rd114_res);
	hw_uint<16> stg7_rd115_res = stg7_rd115_select(stg6, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg7_rd115_res);
	hw_uint<16> stg7_rd116_res = stg7_rd116_select(stg6, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg7_rd116_res);
	hw_uint<16> stg7_rd117_res = stg7_rd117_select(stg6, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg7_rd117_res);
	hw_uint<16> stg7_rd118_res = stg7_rd118_select(stg6, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg7_rd118_res);
	hw_uint<16> stg7_rd119_res = stg7_rd119_select(stg6, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg7_rd119_res);
	hw_uint<16> stg7_rd120_res = stg7_rd120_select(stg6, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg7_rd120_res);
	hw_uint<16> stg7_rd121_res = stg7_rd121_select(stg6, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg7_rd121_res);
	hw_uint<16> stg7_rd122_res = stg7_rd122_select(stg6, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg7_rd122_res);
	hw_uint<16> stg7_rd123_res = stg7_rd123_select(stg6, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg7_rd123_res);
	hw_uint<16> stg7_rd124_res = stg7_rd124_select(stg6, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg7_rd124_res);
	hw_uint<16> stg7_rd125_res = stg7_rd125_select(stg6, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg7_rd125_res);
	hw_uint<16> stg7_rd126_res = stg7_rd126_select(stg6, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg7_rd126_res);
	hw_uint<16> stg7_rd127_res = stg7_rd127_select(stg6, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg7_rd127_res);
	return result;
}

struct stg7_stg7_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-352, 2272], [0, 1090]}
	// Capacity: 86
	// # of read delays: 4
  // 0, 1, 84, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 82> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_83() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_84() {
		return f4;
	}

	inline hw_uint<16> peek_85() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 82
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 82 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-351, 2241], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-342, 2250], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-341, 2251], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-340, 2252], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-339, 2253], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-338, 2254], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-337, 2255], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-336, 2256], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-335, 2257], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-334, 2258], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-333, 2259], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-350, 2242], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-332, 2260], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-331, 2261], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-330, 2262], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-329, 2263], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-328, 2264], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-327, 2265], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-326, 2266], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-325, 2267], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-324, 2268], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-323, 2269], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-349, 2243], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-322, 2270], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-353, 2271], [0, 1091]}
	// Capacity: 87
	// # of read delays: 4
  // 0, 1, 85, 86
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}

	inline hw_uint<16> peek_86() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-348, 2244], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-347, 2245], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-346, 2246], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-345, 2247], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-344, 2248], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-343, 2249], [0, 1091]}
	// Capacity: 86
	// # of read delays: 3
  // 0, 1, 85
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 83> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_84() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_85() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 83
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 83 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_cache {
  // # of banks: 32
  stg7_stg7_update_0_write0_merged_banks_4_cache stg7_stg7_update_0_write0_merged_banks_4;
  stg7_stg7_update_0_write1_merged_banks_4_cache stg7_stg7_update_0_write1_merged_banks_4;
  stg7_stg7_update_0_write10_merged_banks_4_cache stg7_stg7_update_0_write10_merged_banks_4;
  stg7_stg7_update_0_write11_merged_banks_4_cache stg7_stg7_update_0_write11_merged_banks_4;
  stg7_stg7_update_0_write12_merged_banks_4_cache stg7_stg7_update_0_write12_merged_banks_4;
  stg7_stg7_update_0_write13_merged_banks_4_cache stg7_stg7_update_0_write13_merged_banks_4;
  stg7_stg7_update_0_write14_merged_banks_4_cache stg7_stg7_update_0_write14_merged_banks_4;
  stg7_stg7_update_0_write15_merged_banks_4_cache stg7_stg7_update_0_write15_merged_banks_4;
  stg7_stg7_update_0_write16_merged_banks_4_cache stg7_stg7_update_0_write16_merged_banks_4;
  stg7_stg7_update_0_write17_merged_banks_4_cache stg7_stg7_update_0_write17_merged_banks_4;
  stg7_stg7_update_0_write18_merged_banks_4_cache stg7_stg7_update_0_write18_merged_banks_4;
  stg7_stg7_update_0_write19_merged_banks_4_cache stg7_stg7_update_0_write19_merged_banks_4;
  stg7_stg7_update_0_write2_merged_banks_4_cache stg7_stg7_update_0_write2_merged_banks_4;
  stg7_stg7_update_0_write20_merged_banks_4_cache stg7_stg7_update_0_write20_merged_banks_4;
  stg7_stg7_update_0_write21_merged_banks_4_cache stg7_stg7_update_0_write21_merged_banks_4;
  stg7_stg7_update_0_write22_merged_banks_4_cache stg7_stg7_update_0_write22_merged_banks_4;
  stg7_stg7_update_0_write23_merged_banks_4_cache stg7_stg7_update_0_write23_merged_banks_4;
  stg7_stg7_update_0_write24_merged_banks_4_cache stg7_stg7_update_0_write24_merged_banks_4;
  stg7_stg7_update_0_write25_merged_banks_4_cache stg7_stg7_update_0_write25_merged_banks_4;
  stg7_stg7_update_0_write26_merged_banks_4_cache stg7_stg7_update_0_write26_merged_banks_4;
  stg7_stg7_update_0_write27_merged_banks_4_cache stg7_stg7_update_0_write27_merged_banks_4;
  stg7_stg7_update_0_write28_merged_banks_4_cache stg7_stg7_update_0_write28_merged_banks_4;
  stg7_stg7_update_0_write29_merged_banks_4_cache stg7_stg7_update_0_write29_merged_banks_4;
  stg7_stg7_update_0_write3_merged_banks_4_cache stg7_stg7_update_0_write3_merged_banks_4;
  stg7_stg7_update_0_write30_merged_banks_4_cache stg7_stg7_update_0_write30_merged_banks_4;
  stg7_stg7_update_0_write31_merged_banks_4_cache stg7_stg7_update_0_write31_merged_banks_4;
  stg7_stg7_update_0_write4_merged_banks_4_cache stg7_stg7_update_0_write4_merged_banks_4;
  stg7_stg7_update_0_write5_merged_banks_4_cache stg7_stg7_update_0_write5_merged_banks_4;
  stg7_stg7_update_0_write6_merged_banks_4_cache stg7_stg7_update_0_write6_merged_banks_4;
  stg7_stg7_update_0_write7_merged_banks_4_cache stg7_stg7_update_0_write7_merged_banks_4;
  stg7_stg7_update_0_write8_merged_banks_4_cache stg7_stg7_update_0_write8_merged_banks_4;
  stg7_stg7_update_0_write9_merged_banks_4_cache stg7_stg7_update_0_write9_merged_banks_4;
};



inline void stg7_stg7_update_0_write0_write(hw_uint<16>& stg7_stg7_update_0_write0, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write0_merged_banks_4.push(stg7_stg7_update_0_write0);
}

inline void stg7_stg7_update_0_write1_write(hw_uint<16>& stg7_stg7_update_0_write1, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write1_merged_banks_4.push(stg7_stg7_update_0_write1);
}

inline void stg7_stg7_update_0_write10_write(hw_uint<16>& stg7_stg7_update_0_write10, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write10_merged_banks_4.push(stg7_stg7_update_0_write10);
}

inline void stg7_stg7_update_0_write11_write(hw_uint<16>& stg7_stg7_update_0_write11, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write11_merged_banks_4.push(stg7_stg7_update_0_write11);
}

inline void stg7_stg7_update_0_write12_write(hw_uint<16>& stg7_stg7_update_0_write12, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write12_merged_banks_4.push(stg7_stg7_update_0_write12);
}

inline void stg7_stg7_update_0_write13_write(hw_uint<16>& stg7_stg7_update_0_write13, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write13_merged_banks_4.push(stg7_stg7_update_0_write13);
}

inline void stg7_stg7_update_0_write14_write(hw_uint<16>& stg7_stg7_update_0_write14, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write14_merged_banks_4.push(stg7_stg7_update_0_write14);
}

inline void stg7_stg7_update_0_write15_write(hw_uint<16>& stg7_stg7_update_0_write15, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write15_merged_banks_4.push(stg7_stg7_update_0_write15);
}

inline void stg7_stg7_update_0_write16_write(hw_uint<16>& stg7_stg7_update_0_write16, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write16_merged_banks_4.push(stg7_stg7_update_0_write16);
}

inline void stg7_stg7_update_0_write17_write(hw_uint<16>& stg7_stg7_update_0_write17, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write17_merged_banks_4.push(stg7_stg7_update_0_write17);
}

inline void stg7_stg7_update_0_write18_write(hw_uint<16>& stg7_stg7_update_0_write18, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write18_merged_banks_4.push(stg7_stg7_update_0_write18);
}

inline void stg7_stg7_update_0_write19_write(hw_uint<16>& stg7_stg7_update_0_write19, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write19_merged_banks_4.push(stg7_stg7_update_0_write19);
}

inline void stg7_stg7_update_0_write2_write(hw_uint<16>& stg7_stg7_update_0_write2, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write2_merged_banks_4.push(stg7_stg7_update_0_write2);
}

inline void stg7_stg7_update_0_write20_write(hw_uint<16>& stg7_stg7_update_0_write20, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write20_merged_banks_4.push(stg7_stg7_update_0_write20);
}

inline void stg7_stg7_update_0_write21_write(hw_uint<16>& stg7_stg7_update_0_write21, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write21_merged_banks_4.push(stg7_stg7_update_0_write21);
}

inline void stg7_stg7_update_0_write22_write(hw_uint<16>& stg7_stg7_update_0_write22, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write22_merged_banks_4.push(stg7_stg7_update_0_write22);
}

inline void stg7_stg7_update_0_write23_write(hw_uint<16>& stg7_stg7_update_0_write23, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write23_merged_banks_4.push(stg7_stg7_update_0_write23);
}

inline void stg7_stg7_update_0_write24_write(hw_uint<16>& stg7_stg7_update_0_write24, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write24_merged_banks_4.push(stg7_stg7_update_0_write24);
}

inline void stg7_stg7_update_0_write25_write(hw_uint<16>& stg7_stg7_update_0_write25, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write25_merged_banks_4.push(stg7_stg7_update_0_write25);
}

inline void stg7_stg7_update_0_write26_write(hw_uint<16>& stg7_stg7_update_0_write26, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write26_merged_banks_4.push(stg7_stg7_update_0_write26);
}

inline void stg7_stg7_update_0_write27_write(hw_uint<16>& stg7_stg7_update_0_write27, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write27_merged_banks_4.push(stg7_stg7_update_0_write27);
}

inline void stg7_stg7_update_0_write28_write(hw_uint<16>& stg7_stg7_update_0_write28, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write28_merged_banks_4.push(stg7_stg7_update_0_write28);
}

inline void stg7_stg7_update_0_write29_write(hw_uint<16>& stg7_stg7_update_0_write29, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write29_merged_banks_4.push(stg7_stg7_update_0_write29);
}

inline void stg7_stg7_update_0_write3_write(hw_uint<16>& stg7_stg7_update_0_write3, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write3_merged_banks_4.push(stg7_stg7_update_0_write3);
}

inline void stg7_stg7_update_0_write30_write(hw_uint<16>& stg7_stg7_update_0_write30, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write30_merged_banks_4.push(stg7_stg7_update_0_write30);
}

inline void stg7_stg7_update_0_write31_write(hw_uint<16>& stg7_stg7_update_0_write31, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write31_merged_banks_4.push(stg7_stg7_update_0_write31);
}

inline void stg7_stg7_update_0_write4_write(hw_uint<16>& stg7_stg7_update_0_write4, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write4_merged_banks_4.push(stg7_stg7_update_0_write4);
}

inline void stg7_stg7_update_0_write5_write(hw_uint<16>& stg7_stg7_update_0_write5, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write5_merged_banks_4.push(stg7_stg7_update_0_write5);
}

inline void stg7_stg7_update_0_write6_write(hw_uint<16>& stg7_stg7_update_0_write6, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write6_merged_banks_4.push(stg7_stg7_update_0_write6);
}

inline void stg7_stg7_update_0_write7_write(hw_uint<16>& stg7_stg7_update_0_write7, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write7_merged_banks_4.push(stg7_stg7_update_0_write7);
}

inline void stg7_stg7_update_0_write8_write(hw_uint<16>& stg7_stg7_update_0_write8, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write8_merged_banks_4.push(stg7_stg7_update_0_write8);
}

inline void stg7_stg7_update_0_write9_write(hw_uint<16>& stg7_stg7_update_0_write9, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  stg7.stg7_stg7_update_0_write9_merged_banks_4.push(stg7_stg7_update_0_write9);
}

inline hw_uint<16> stg8_rd0_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd0 read pattern: { stg8_update_0[d0, d1] -> stg7[-1 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write31 = stg7.stg7_stg7_update_0_write31_merged_banks_4.peek_86();
  return value_stg7_stg7_update_0_write31;
  return 0;
}

inline hw_uint<16> stg8_rd1_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd1 read pattern: { stg8_update_0[d0, d1] -> stg7[32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write0 = stg7.stg7_stg7_update_0_write0_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write0;
  return 0;
}

inline hw_uint<16> stg8_rd10_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd10 read pattern: { stg8_update_0[d0, d1] -> stg7[2 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write2 = stg7.stg7_stg7_update_0_write2_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write2;
  return 0;
}

inline hw_uint<16> stg8_rd100_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd100 read pattern: { stg8_update_0[d0, d1] -> stg7[24 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write24 = stg7.stg7_stg7_update_0_write24_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write24;
  return 0;
}

inline hw_uint<16> stg8_rd101_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd101 read pattern: { stg8_update_0[d0, d1] -> stg7[25 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write25 = stg7.stg7_stg7_update_0_write25_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write25;
  return 0;
}

inline hw_uint<16> stg8_rd102_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd102 read pattern: { stg8_update_0[d0, d1] -> stg7[25 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write25 = stg7.stg7_stg7_update_0_write25_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write25;
  return 0;
}

inline hw_uint<16> stg8_rd103_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd103 read pattern: { stg8_update_0[d0, d1] -> stg7[26 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write26 = stg7.stg7_stg7_update_0_write26_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write26;
  return 0;
}

inline hw_uint<16> stg8_rd104_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd104 read pattern: { stg8_update_0[d0, d1] -> stg7[25 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write25 = stg7.stg7_stg7_update_0_write25_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write25;
  return 0;
}

inline hw_uint<16> stg8_rd105_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd105 read pattern: { stg8_update_0[d0, d1] -> stg7[26 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write26 = stg7.stg7_stg7_update_0_write26_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write26;
  return 0;
}

inline hw_uint<16> stg8_rd106_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd106 read pattern: { stg8_update_0[d0, d1] -> stg7[26 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write26 = stg7.stg7_stg7_update_0_write26_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write26;
  return 0;
}

inline hw_uint<16> stg8_rd107_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd107 read pattern: { stg8_update_0[d0, d1] -> stg7[27 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write27 = stg7.stg7_stg7_update_0_write27_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write27;
  return 0;
}

inline hw_uint<16> stg8_rd108_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd108 read pattern: { stg8_update_0[d0, d1] -> stg7[26 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write26 = stg7.stg7_stg7_update_0_write26_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write26;
  return 0;
}

inline hw_uint<16> stg8_rd109_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd109 read pattern: { stg8_update_0[d0, d1] -> stg7[27 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write27 = stg7.stg7_stg7_update_0_write27_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write27;
  return 0;
}

inline hw_uint<16> stg8_rd11_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd11 read pattern: { stg8_update_0[d0, d1] -> stg7[3 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write3 = stg7.stg7_stg7_update_0_write3_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write3;
  return 0;
}

inline hw_uint<16> stg8_rd110_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd110 read pattern: { stg8_update_0[d0, d1] -> stg7[27 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write27 = stg7.stg7_stg7_update_0_write27_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write27;
  return 0;
}

inline hw_uint<16> stg8_rd111_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd111 read pattern: { stg8_update_0[d0, d1] -> stg7[28 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write28 = stg7.stg7_stg7_update_0_write28_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write28;
  return 0;
}

inline hw_uint<16> stg8_rd112_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd112 read pattern: { stg8_update_0[d0, d1] -> stg7[27 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write27 = stg7.stg7_stg7_update_0_write27_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write27;
  return 0;
}

inline hw_uint<16> stg8_rd113_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd113 read pattern: { stg8_update_0[d0, d1] -> stg7[28 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write28 = stg7.stg7_stg7_update_0_write28_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write28;
  return 0;
}

inline hw_uint<16> stg8_rd114_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd114 read pattern: { stg8_update_0[d0, d1] -> stg7[28 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write28 = stg7.stg7_stg7_update_0_write28_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write28;
  return 0;
}

inline hw_uint<16> stg8_rd115_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd115 read pattern: { stg8_update_0[d0, d1] -> stg7[29 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write29 = stg7.stg7_stg7_update_0_write29_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write29;
  return 0;
}

inline hw_uint<16> stg8_rd116_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd116 read pattern: { stg8_update_0[d0, d1] -> stg7[28 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write28 = stg7.stg7_stg7_update_0_write28_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write28;
  return 0;
}

inline hw_uint<16> stg8_rd117_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd117 read pattern: { stg8_update_0[d0, d1] -> stg7[29 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write29 = stg7.stg7_stg7_update_0_write29_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write29;
  return 0;
}

inline hw_uint<16> stg8_rd118_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd118 read pattern: { stg8_update_0[d0, d1] -> stg7[29 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write29 = stg7.stg7_stg7_update_0_write29_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write29;
  return 0;
}

inline hw_uint<16> stg8_rd119_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd119 read pattern: { stg8_update_0[d0, d1] -> stg7[30 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write30 = stg7.stg7_stg7_update_0_write30_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write30;
  return 0;
}

inline hw_uint<16> stg8_rd12_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd12 read pattern: { stg8_update_0[d0, d1] -> stg7[2 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write2 = stg7.stg7_stg7_update_0_write2_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write2;
  return 0;
}

inline hw_uint<16> stg8_rd120_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd120 read pattern: { stg8_update_0[d0, d1] -> stg7[29 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write29 = stg7.stg7_stg7_update_0_write29_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write29;
  return 0;
}

inline hw_uint<16> stg8_rd121_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd121 read pattern: { stg8_update_0[d0, d1] -> stg7[30 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write30 = stg7.stg7_stg7_update_0_write30_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write30;
  return 0;
}

inline hw_uint<16> stg8_rd122_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd122 read pattern: { stg8_update_0[d0, d1] -> stg7[30 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write30 = stg7.stg7_stg7_update_0_write30_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write30;
  return 0;
}

inline hw_uint<16> stg8_rd123_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd123 read pattern: { stg8_update_0[d0, d1] -> stg7[31 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write31 = stg7.stg7_stg7_update_0_write31_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write31;
  return 0;
}

inline hw_uint<16> stg8_rd124_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd124 read pattern: { stg8_update_0[d0, d1] -> stg7[30 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write30 = stg7.stg7_stg7_update_0_write30_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write30;
  return 0;
}

inline hw_uint<16> stg8_rd125_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd125 read pattern: { stg8_update_0[d0, d1] -> stg7[31 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write31 = stg7.stg7_stg7_update_0_write31_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write31;
  return 0;
}

inline hw_uint<16> stg8_rd126_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd126 read pattern: { stg8_update_0[d0, d1] -> stg7[31 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write31 = stg7.stg7_stg7_update_0_write31_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write31;
  return 0;
}

inline hw_uint<16> stg8_rd127_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd127 read pattern: { stg8_update_0[d0, d1] -> stg7[32 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write0 = stg7.stg7_stg7_update_0_write0_merged_banks_4.peek_84();
  return value_stg7_stg7_update_0_write0;
  return 0;
}

inline hw_uint<16> stg8_rd13_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd13 read pattern: { stg8_update_0[d0, d1] -> stg7[3 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write3 = stg7.stg7_stg7_update_0_write3_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write3;
  return 0;
}

inline hw_uint<16> stg8_rd14_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd14 read pattern: { stg8_update_0[d0, d1] -> stg7[3 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write3 = stg7.stg7_stg7_update_0_write3_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write3;
  return 0;
}

inline hw_uint<16> stg8_rd15_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd15 read pattern: { stg8_update_0[d0, d1] -> stg7[4 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write4 = stg7.stg7_stg7_update_0_write4_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write4;
  return 0;
}

inline hw_uint<16> stg8_rd16_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd16 read pattern: { stg8_update_0[d0, d1] -> stg7[3 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write3 = stg7.stg7_stg7_update_0_write3_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write3;
  return 0;
}

inline hw_uint<16> stg8_rd17_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd17 read pattern: { stg8_update_0[d0, d1] -> stg7[4 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write4 = stg7.stg7_stg7_update_0_write4_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write4;
  return 0;
}

inline hw_uint<16> stg8_rd18_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd18 read pattern: { stg8_update_0[d0, d1] -> stg7[4 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write4 = stg7.stg7_stg7_update_0_write4_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write4;
  return 0;
}

inline hw_uint<16> stg8_rd19_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd19 read pattern: { stg8_update_0[d0, d1] -> stg7[5 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write5 = stg7.stg7_stg7_update_0_write5_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write5;
  return 0;
}

inline hw_uint<16> stg8_rd2_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd2 read pattern: { stg8_update_0[d0, d1] -> stg7[32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write0 = stg7.stg7_stg7_update_0_write0_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write0;
  return 0;
}

inline hw_uint<16> stg8_rd20_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd20 read pattern: { stg8_update_0[d0, d1] -> stg7[4 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write4 = stg7.stg7_stg7_update_0_write4_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write4;
  return 0;
}

inline hw_uint<16> stg8_rd21_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd21 read pattern: { stg8_update_0[d0, d1] -> stg7[5 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write5 = stg7.stg7_stg7_update_0_write5_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write5;
  return 0;
}

inline hw_uint<16> stg8_rd22_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd22 read pattern: { stg8_update_0[d0, d1] -> stg7[5 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write5 = stg7.stg7_stg7_update_0_write5_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write5;
  return 0;
}

inline hw_uint<16> stg8_rd23_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd23 read pattern: { stg8_update_0[d0, d1] -> stg7[6 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write6 = stg7.stg7_stg7_update_0_write6_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write6;
  return 0;
}

inline hw_uint<16> stg8_rd24_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd24 read pattern: { stg8_update_0[d0, d1] -> stg7[5 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write5 = stg7.stg7_stg7_update_0_write5_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write5;
  return 0;
}

inline hw_uint<16> stg8_rd25_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd25 read pattern: { stg8_update_0[d0, d1] -> stg7[6 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write6 = stg7.stg7_stg7_update_0_write6_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write6;
  return 0;
}

inline hw_uint<16> stg8_rd26_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd26 read pattern: { stg8_update_0[d0, d1] -> stg7[6 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write6 = stg7.stg7_stg7_update_0_write6_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write6;
  return 0;
}

inline hw_uint<16> stg8_rd27_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd27 read pattern: { stg8_update_0[d0, d1] -> stg7[7 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write7 = stg7.stg7_stg7_update_0_write7_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write7;
  return 0;
}

inline hw_uint<16> stg8_rd28_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd28 read pattern: { stg8_update_0[d0, d1] -> stg7[6 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write6 = stg7.stg7_stg7_update_0_write6_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write6;
  return 0;
}

inline hw_uint<16> stg8_rd29_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd29 read pattern: { stg8_update_0[d0, d1] -> stg7[7 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write7 = stg7.stg7_stg7_update_0_write7_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write7;
  return 0;
}

inline hw_uint<16> stg8_rd3_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd3 read pattern: { stg8_update_0[d0, d1] -> stg7[1 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write1 = stg7.stg7_stg7_update_0_write1_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write1;
  return 0;
}

inline hw_uint<16> stg8_rd30_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd30 read pattern: { stg8_update_0[d0, d1] -> stg7[7 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write7 = stg7.stg7_stg7_update_0_write7_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write7;
  return 0;
}

inline hw_uint<16> stg8_rd31_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd31 read pattern: { stg8_update_0[d0, d1] -> stg7[8 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write8 = stg7.stg7_stg7_update_0_write8_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write8;
  return 0;
}

inline hw_uint<16> stg8_rd32_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd32 read pattern: { stg8_update_0[d0, d1] -> stg7[7 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write7 = stg7.stg7_stg7_update_0_write7_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write7;
  return 0;
}

inline hw_uint<16> stg8_rd33_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd33 read pattern: { stg8_update_0[d0, d1] -> stg7[8 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write8 = stg7.stg7_stg7_update_0_write8_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write8;
  return 0;
}

inline hw_uint<16> stg8_rd34_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd34 read pattern: { stg8_update_0[d0, d1] -> stg7[8 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write8 = stg7.stg7_stg7_update_0_write8_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write8;
  return 0;
}

inline hw_uint<16> stg8_rd35_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd35 read pattern: { stg8_update_0[d0, d1] -> stg7[9 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write9 = stg7.stg7_stg7_update_0_write9_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write9;
  return 0;
}

inline hw_uint<16> stg8_rd36_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd36 read pattern: { stg8_update_0[d0, d1] -> stg7[8 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write8 = stg7.stg7_stg7_update_0_write8_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write8;
  return 0;
}

inline hw_uint<16> stg8_rd37_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd37 read pattern: { stg8_update_0[d0, d1] -> stg7[9 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write9 = stg7.stg7_stg7_update_0_write9_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write9;
  return 0;
}

inline hw_uint<16> stg8_rd38_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd38 read pattern: { stg8_update_0[d0, d1] -> stg7[9 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write9 = stg7.stg7_stg7_update_0_write9_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write9;
  return 0;
}

inline hw_uint<16> stg8_rd39_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd39 read pattern: { stg8_update_0[d0, d1] -> stg7[10 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write10 = stg7.stg7_stg7_update_0_write10_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write10;
  return 0;
}

inline hw_uint<16> stg8_rd4_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd4 read pattern: { stg8_update_0[d0, d1] -> stg7[32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write0 = stg7.stg7_stg7_update_0_write0_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write0;
  return 0;
}

inline hw_uint<16> stg8_rd40_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd40 read pattern: { stg8_update_0[d0, d1] -> stg7[9 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write9 = stg7.stg7_stg7_update_0_write9_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write9;
  return 0;
}

inline hw_uint<16> stg8_rd41_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd41 read pattern: { stg8_update_0[d0, d1] -> stg7[10 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write10 = stg7.stg7_stg7_update_0_write10_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write10;
  return 0;
}

inline hw_uint<16> stg8_rd42_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd42 read pattern: { stg8_update_0[d0, d1] -> stg7[10 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write10 = stg7.stg7_stg7_update_0_write10_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write10;
  return 0;
}

inline hw_uint<16> stg8_rd43_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd43 read pattern: { stg8_update_0[d0, d1] -> stg7[11 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write11 = stg7.stg7_stg7_update_0_write11_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write11;
  return 0;
}

inline hw_uint<16> stg8_rd44_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd44 read pattern: { stg8_update_0[d0, d1] -> stg7[10 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write10 = stg7.stg7_stg7_update_0_write10_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write10;
  return 0;
}

inline hw_uint<16> stg8_rd45_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd45 read pattern: { stg8_update_0[d0, d1] -> stg7[11 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write11 = stg7.stg7_stg7_update_0_write11_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write11;
  return 0;
}

inline hw_uint<16> stg8_rd46_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd46 read pattern: { stg8_update_0[d0, d1] -> stg7[11 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write11 = stg7.stg7_stg7_update_0_write11_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write11;
  return 0;
}

inline hw_uint<16> stg8_rd47_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd47 read pattern: { stg8_update_0[d0, d1] -> stg7[12 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write12 = stg7.stg7_stg7_update_0_write12_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write12;
  return 0;
}

inline hw_uint<16> stg8_rd48_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd48 read pattern: { stg8_update_0[d0, d1] -> stg7[11 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write11 = stg7.stg7_stg7_update_0_write11_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write11;
  return 0;
}

inline hw_uint<16> stg8_rd49_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd49 read pattern: { stg8_update_0[d0, d1] -> stg7[12 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write12 = stg7.stg7_stg7_update_0_write12_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write12;
  return 0;
}

inline hw_uint<16> stg8_rd5_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd5 read pattern: { stg8_update_0[d0, d1] -> stg7[1 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write1 = stg7.stg7_stg7_update_0_write1_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write1;
  return 0;
}

inline hw_uint<16> stg8_rd50_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd50 read pattern: { stg8_update_0[d0, d1] -> stg7[12 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write12 = stg7.stg7_stg7_update_0_write12_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write12;
  return 0;
}

inline hw_uint<16> stg8_rd51_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd51 read pattern: { stg8_update_0[d0, d1] -> stg7[13 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write13 = stg7.stg7_stg7_update_0_write13_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write13;
  return 0;
}

inline hw_uint<16> stg8_rd52_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd52 read pattern: { stg8_update_0[d0, d1] -> stg7[12 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write12 = stg7.stg7_stg7_update_0_write12_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write12;
  return 0;
}

inline hw_uint<16> stg8_rd53_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd53 read pattern: { stg8_update_0[d0, d1] -> stg7[13 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write13 = stg7.stg7_stg7_update_0_write13_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write13;
  return 0;
}

inline hw_uint<16> stg8_rd54_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd54 read pattern: { stg8_update_0[d0, d1] -> stg7[13 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write13 = stg7.stg7_stg7_update_0_write13_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write13;
  return 0;
}

inline hw_uint<16> stg8_rd55_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd55 read pattern: { stg8_update_0[d0, d1] -> stg7[14 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write14 = stg7.stg7_stg7_update_0_write14_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write14;
  return 0;
}

inline hw_uint<16> stg8_rd56_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd56 read pattern: { stg8_update_0[d0, d1] -> stg7[13 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write13 = stg7.stg7_stg7_update_0_write13_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write13;
  return 0;
}

inline hw_uint<16> stg8_rd57_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd57 read pattern: { stg8_update_0[d0, d1] -> stg7[14 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write14 = stg7.stg7_stg7_update_0_write14_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write14;
  return 0;
}

inline hw_uint<16> stg8_rd58_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd58 read pattern: { stg8_update_0[d0, d1] -> stg7[14 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write14 = stg7.stg7_stg7_update_0_write14_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write14;
  return 0;
}

inline hw_uint<16> stg8_rd59_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd59 read pattern: { stg8_update_0[d0, d1] -> stg7[15 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write15 = stg7.stg7_stg7_update_0_write15_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write15;
  return 0;
}

inline hw_uint<16> stg8_rd6_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd6 read pattern: { stg8_update_0[d0, d1] -> stg7[1 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write1 = stg7.stg7_stg7_update_0_write1_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write1;
  return 0;
}

inline hw_uint<16> stg8_rd60_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd60 read pattern: { stg8_update_0[d0, d1] -> stg7[14 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write14 = stg7.stg7_stg7_update_0_write14_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write14;
  return 0;
}

inline hw_uint<16> stg8_rd61_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd61 read pattern: { stg8_update_0[d0, d1] -> stg7[15 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write15 = stg7.stg7_stg7_update_0_write15_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write15;
  return 0;
}

inline hw_uint<16> stg8_rd62_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd62 read pattern: { stg8_update_0[d0, d1] -> stg7[15 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write15 = stg7.stg7_stg7_update_0_write15_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write15;
  return 0;
}

inline hw_uint<16> stg8_rd63_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd63 read pattern: { stg8_update_0[d0, d1] -> stg7[16 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write16 = stg7.stg7_stg7_update_0_write16_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write16;
  return 0;
}

inline hw_uint<16> stg8_rd64_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd64 read pattern: { stg8_update_0[d0, d1] -> stg7[15 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write15 = stg7.stg7_stg7_update_0_write15_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write15;
  return 0;
}

inline hw_uint<16> stg8_rd65_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd65 read pattern: { stg8_update_0[d0, d1] -> stg7[16 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write16 = stg7.stg7_stg7_update_0_write16_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write16;
  return 0;
}

inline hw_uint<16> stg8_rd66_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd66 read pattern: { stg8_update_0[d0, d1] -> stg7[16 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write16 = stg7.stg7_stg7_update_0_write16_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write16;
  return 0;
}

inline hw_uint<16> stg8_rd67_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd67 read pattern: { stg8_update_0[d0, d1] -> stg7[17 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write17 = stg7.stg7_stg7_update_0_write17_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write17;
  return 0;
}

inline hw_uint<16> stg8_rd68_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd68 read pattern: { stg8_update_0[d0, d1] -> stg7[16 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write16 = stg7.stg7_stg7_update_0_write16_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write16;
  return 0;
}

inline hw_uint<16> stg8_rd69_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd69 read pattern: { stg8_update_0[d0, d1] -> stg7[17 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write17 = stg7.stg7_stg7_update_0_write17_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write17;
  return 0;
}

inline hw_uint<16> stg8_rd7_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd7 read pattern: { stg8_update_0[d0, d1] -> stg7[2 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write2 = stg7.stg7_stg7_update_0_write2_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write2;
  return 0;
}

inline hw_uint<16> stg8_rd70_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd70 read pattern: { stg8_update_0[d0, d1] -> stg7[17 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write17 = stg7.stg7_stg7_update_0_write17_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write17;
  return 0;
}

inline hw_uint<16> stg8_rd71_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd71 read pattern: { stg8_update_0[d0, d1] -> stg7[18 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write18 = stg7.stg7_stg7_update_0_write18_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write18;
  return 0;
}

inline hw_uint<16> stg8_rd72_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd72 read pattern: { stg8_update_0[d0, d1] -> stg7[17 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write17 = stg7.stg7_stg7_update_0_write17_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write17;
  return 0;
}

inline hw_uint<16> stg8_rd73_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd73 read pattern: { stg8_update_0[d0, d1] -> stg7[18 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write18 = stg7.stg7_stg7_update_0_write18_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write18;
  return 0;
}

inline hw_uint<16> stg8_rd74_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd74 read pattern: { stg8_update_0[d0, d1] -> stg7[18 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write18 = stg7.stg7_stg7_update_0_write18_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write18;
  return 0;
}

inline hw_uint<16> stg8_rd75_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd75 read pattern: { stg8_update_0[d0, d1] -> stg7[19 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write19 = stg7.stg7_stg7_update_0_write19_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write19;
  return 0;
}

inline hw_uint<16> stg8_rd76_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd76 read pattern: { stg8_update_0[d0, d1] -> stg7[18 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write18 = stg7.stg7_stg7_update_0_write18_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write18;
  return 0;
}

inline hw_uint<16> stg8_rd77_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd77 read pattern: { stg8_update_0[d0, d1] -> stg7[19 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write19 = stg7.stg7_stg7_update_0_write19_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write19;
  return 0;
}

inline hw_uint<16> stg8_rd78_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd78 read pattern: { stg8_update_0[d0, d1] -> stg7[19 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write19 = stg7.stg7_stg7_update_0_write19_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write19;
  return 0;
}

inline hw_uint<16> stg8_rd79_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd79 read pattern: { stg8_update_0[d0, d1] -> stg7[20 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write20 = stg7.stg7_stg7_update_0_write20_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write20;
  return 0;
}

inline hw_uint<16> stg8_rd8_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd8 read pattern: { stg8_update_0[d0, d1] -> stg7[1 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write1 = stg7.stg7_stg7_update_0_write1_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write1;
  return 0;
}

inline hw_uint<16> stg8_rd80_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd80 read pattern: { stg8_update_0[d0, d1] -> stg7[19 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write19 = stg7.stg7_stg7_update_0_write19_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write19;
  return 0;
}

inline hw_uint<16> stg8_rd81_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd81 read pattern: { stg8_update_0[d0, d1] -> stg7[20 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write20 = stg7.stg7_stg7_update_0_write20_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write20;
  return 0;
}

inline hw_uint<16> stg8_rd82_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd82 read pattern: { stg8_update_0[d0, d1] -> stg7[20 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write20 = stg7.stg7_stg7_update_0_write20_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write20;
  return 0;
}

inline hw_uint<16> stg8_rd83_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd83 read pattern: { stg8_update_0[d0, d1] -> stg7[21 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write21 = stg7.stg7_stg7_update_0_write21_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write21;
  return 0;
}

inline hw_uint<16> stg8_rd84_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd84 read pattern: { stg8_update_0[d0, d1] -> stg7[20 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write20 = stg7.stg7_stg7_update_0_write20_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write20;
  return 0;
}

inline hw_uint<16> stg8_rd85_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd85 read pattern: { stg8_update_0[d0, d1] -> stg7[21 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write21 = stg7.stg7_stg7_update_0_write21_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write21;
  return 0;
}

inline hw_uint<16> stg8_rd86_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd86 read pattern: { stg8_update_0[d0, d1] -> stg7[21 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write21 = stg7.stg7_stg7_update_0_write21_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write21;
  return 0;
}

inline hw_uint<16> stg8_rd87_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd87 read pattern: { stg8_update_0[d0, d1] -> stg7[22 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write22 = stg7.stg7_stg7_update_0_write22_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write22;
  return 0;
}

inline hw_uint<16> stg8_rd88_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd88 read pattern: { stg8_update_0[d0, d1] -> stg7[21 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write21 = stg7.stg7_stg7_update_0_write21_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write21;
  return 0;
}

inline hw_uint<16> stg8_rd89_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd89 read pattern: { stg8_update_0[d0, d1] -> stg7[22 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write22 = stg7.stg7_stg7_update_0_write22_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write22;
  return 0;
}

inline hw_uint<16> stg8_rd9_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd9 read pattern: { stg8_update_0[d0, d1] -> stg7[2 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write2 = stg7.stg7_stg7_update_0_write2_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write2;
  return 0;
}

inline hw_uint<16> stg8_rd90_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd90 read pattern: { stg8_update_0[d0, d1] -> stg7[22 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write22 = stg7.stg7_stg7_update_0_write22_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write22;
  return 0;
}

inline hw_uint<16> stg8_rd91_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd91 read pattern: { stg8_update_0[d0, d1] -> stg7[23 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write23 = stg7.stg7_stg7_update_0_write23_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write23;
  return 0;
}

inline hw_uint<16> stg8_rd92_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd92 read pattern: { stg8_update_0[d0, d1] -> stg7[22 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write22 = stg7.stg7_stg7_update_0_write22_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write22;
  return 0;
}

inline hw_uint<16> stg8_rd93_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd93 read pattern: { stg8_update_0[d0, d1] -> stg7[23 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write23 = stg7.stg7_stg7_update_0_write23_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write23;
  return 0;
}

inline hw_uint<16> stg8_rd94_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd94 read pattern: { stg8_update_0[d0, d1] -> stg7[23 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write23 = stg7.stg7_stg7_update_0_write23_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write23;
  return 0;
}

inline hw_uint<16> stg8_rd95_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd95 read pattern: { stg8_update_0[d0, d1] -> stg7[24 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write24 = stg7.stg7_stg7_update_0_write24_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write24;
  return 0;
}

inline hw_uint<16> stg8_rd96_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd96 read pattern: { stg8_update_0[d0, d1] -> stg7[23 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write23 = stg7.stg7_stg7_update_0_write23_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write23;
  return 0;
}

inline hw_uint<16> stg8_rd97_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd97 read pattern: { stg8_update_0[d0, d1] -> stg7[24 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write24 = stg7.stg7_stg7_update_0_write24_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write24;
  return 0;
}

inline hw_uint<16> stg8_rd98_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd98 read pattern: { stg8_update_0[d0, d1] -> stg7[24 + 32d0, 1 + d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write24 = stg7.stg7_stg7_update_0_write24_merged_banks_4.peek_1();
  return value_stg7_stg7_update_0_write24;
  return 0;
}

inline hw_uint<16> stg8_rd99_select(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_rd99 read pattern: { stg8_update_0[d0, d1] -> stg7[25 + 32d0, d1] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Read schedule : { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  // Write schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
  auto value_stg7_stg7_update_0_write25 = stg7.stg7_stg7_update_0_write25_merged_banks_4.peek_85();
  return value_stg7_stg7_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg7_update_0_write
//	stg7_stg7_update_0_write0
//	stg7_stg7_update_0_write1
//	stg7_stg7_update_0_write2
//	stg7_stg7_update_0_write3
//	stg7_stg7_update_0_write4
//	stg7_stg7_update_0_write5
//	stg7_stg7_update_0_write6
//	stg7_stg7_update_0_write7
//	stg7_stg7_update_0_write8
//	stg7_stg7_update_0_write9
//	stg7_stg7_update_0_write10
//	stg7_stg7_update_0_write11
//	stg7_stg7_update_0_write12
//	stg7_stg7_update_0_write13
//	stg7_stg7_update_0_write14
//	stg7_stg7_update_0_write15
//	stg7_stg7_update_0_write16
//	stg7_stg7_update_0_write17
//	stg7_stg7_update_0_write18
//	stg7_stg7_update_0_write19
//	stg7_stg7_update_0_write20
//	stg7_stg7_update_0_write21
//	stg7_stg7_update_0_write22
//	stg7_stg7_update_0_write23
//	stg7_stg7_update_0_write24
//	stg7_stg7_update_0_write25
//	stg7_stg7_update_0_write26
//	stg7_stg7_update_0_write27
//	stg7_stg7_update_0_write28
//	stg7_stg7_update_0_write29
//	stg7_stg7_update_0_write30
//	stg7_stg7_update_0_write31
inline void stg7_stg7_update_0_write_bundle_write(hw_uint<512>& stg7_update_0_write, stg7_cache& stg7, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg7_stg7_update_0_write0_res = stg7_update_0_write.extract<0, 15>();
	stg7_stg7_update_0_write0_write(stg7_stg7_update_0_write0_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write1_res = stg7_update_0_write.extract<16, 31>();
	stg7_stg7_update_0_write1_write(stg7_stg7_update_0_write1_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write2_res = stg7_update_0_write.extract<32, 47>();
	stg7_stg7_update_0_write2_write(stg7_stg7_update_0_write2_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write3_res = stg7_update_0_write.extract<48, 63>();
	stg7_stg7_update_0_write3_write(stg7_stg7_update_0_write3_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write4_res = stg7_update_0_write.extract<64, 79>();
	stg7_stg7_update_0_write4_write(stg7_stg7_update_0_write4_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write5_res = stg7_update_0_write.extract<80, 95>();
	stg7_stg7_update_0_write5_write(stg7_stg7_update_0_write5_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write6_res = stg7_update_0_write.extract<96, 111>();
	stg7_stg7_update_0_write6_write(stg7_stg7_update_0_write6_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write7_res = stg7_update_0_write.extract<112, 127>();
	stg7_stg7_update_0_write7_write(stg7_stg7_update_0_write7_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write8_res = stg7_update_0_write.extract<128, 143>();
	stg7_stg7_update_0_write8_write(stg7_stg7_update_0_write8_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write9_res = stg7_update_0_write.extract<144, 159>();
	stg7_stg7_update_0_write9_write(stg7_stg7_update_0_write9_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write10_res = stg7_update_0_write.extract<160, 175>();
	stg7_stg7_update_0_write10_write(stg7_stg7_update_0_write10_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write11_res = stg7_update_0_write.extract<176, 191>();
	stg7_stg7_update_0_write11_write(stg7_stg7_update_0_write11_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write12_res = stg7_update_0_write.extract<192, 207>();
	stg7_stg7_update_0_write12_write(stg7_stg7_update_0_write12_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write13_res = stg7_update_0_write.extract<208, 223>();
	stg7_stg7_update_0_write13_write(stg7_stg7_update_0_write13_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write14_res = stg7_update_0_write.extract<224, 239>();
	stg7_stg7_update_0_write14_write(stg7_stg7_update_0_write14_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write15_res = stg7_update_0_write.extract<240, 255>();
	stg7_stg7_update_0_write15_write(stg7_stg7_update_0_write15_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write16_res = stg7_update_0_write.extract<256, 271>();
	stg7_stg7_update_0_write16_write(stg7_stg7_update_0_write16_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write17_res = stg7_update_0_write.extract<272, 287>();
	stg7_stg7_update_0_write17_write(stg7_stg7_update_0_write17_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write18_res = stg7_update_0_write.extract<288, 303>();
	stg7_stg7_update_0_write18_write(stg7_stg7_update_0_write18_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write19_res = stg7_update_0_write.extract<304, 319>();
	stg7_stg7_update_0_write19_write(stg7_stg7_update_0_write19_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write20_res = stg7_update_0_write.extract<320, 335>();
	stg7_stg7_update_0_write20_write(stg7_stg7_update_0_write20_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write21_res = stg7_update_0_write.extract<336, 351>();
	stg7_stg7_update_0_write21_write(stg7_stg7_update_0_write21_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write22_res = stg7_update_0_write.extract<352, 367>();
	stg7_stg7_update_0_write22_write(stg7_stg7_update_0_write22_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write23_res = stg7_update_0_write.extract<368, 383>();
	stg7_stg7_update_0_write23_write(stg7_stg7_update_0_write23_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write24_res = stg7_update_0_write.extract<384, 399>();
	stg7_stg7_update_0_write24_write(stg7_stg7_update_0_write24_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write25_res = stg7_update_0_write.extract<400, 415>();
	stg7_stg7_update_0_write25_write(stg7_stg7_update_0_write25_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write26_res = stg7_update_0_write.extract<416, 431>();
	stg7_stg7_update_0_write26_write(stg7_stg7_update_0_write26_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write27_res = stg7_update_0_write.extract<432, 447>();
	stg7_stg7_update_0_write27_write(stg7_stg7_update_0_write27_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write28_res = stg7_update_0_write.extract<448, 463>();
	stg7_stg7_update_0_write28_write(stg7_stg7_update_0_write28_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write29_res = stg7_update_0_write.extract<464, 479>();
	stg7_stg7_update_0_write29_write(stg7_stg7_update_0_write29_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write30_res = stg7_update_0_write.extract<480, 495>();
	stg7_stg7_update_0_write30_write(stg7_stg7_update_0_write30_res, stg7, d0, d1, dynamic_address);
	hw_uint<16> stg7_stg7_update_0_write31_res = stg7_update_0_write.extract<496, 511>();
	stg7_stg7_update_0_write31_write(stg7_stg7_update_0_write31_res, stg7, d0, d1, dynamic_address);
}

// stg8_update_0_read
//	stg8_rd0
//	stg8_rd1
//	stg8_rd2
//	stg8_rd3
//	stg8_rd4
//	stg8_rd5
//	stg8_rd6
//	stg8_rd7
//	stg8_rd8
//	stg8_rd9
//	stg8_rd10
//	stg8_rd11
//	stg8_rd12
//	stg8_rd13
//	stg8_rd14
//	stg8_rd15
//	stg8_rd16
//	stg8_rd17
//	stg8_rd18
//	stg8_rd19
//	stg8_rd20
//	stg8_rd21
//	stg8_rd22
//	stg8_rd23
//	stg8_rd24
//	stg8_rd25
//	stg8_rd26
//	stg8_rd27
//	stg8_rd28
//	stg8_rd29
//	stg8_rd30
//	stg8_rd31
//	stg8_rd32
//	stg8_rd33
//	stg8_rd34
//	stg8_rd35
//	stg8_rd36
//	stg8_rd37
//	stg8_rd38
//	stg8_rd39
//	stg8_rd40
//	stg8_rd41
//	stg8_rd42
//	stg8_rd43
//	stg8_rd44
//	stg8_rd45
//	stg8_rd46
//	stg8_rd47
//	stg8_rd48
//	stg8_rd49
//	stg8_rd50
//	stg8_rd51
//	stg8_rd52
//	stg8_rd53
//	stg8_rd54
//	stg8_rd55
//	stg8_rd56
//	stg8_rd57
//	stg8_rd58
//	stg8_rd59
//	stg8_rd60
//	stg8_rd61
//	stg8_rd62
//	stg8_rd63
//	stg8_rd64
//	stg8_rd65
//	stg8_rd66
//	stg8_rd67
//	stg8_rd68
//	stg8_rd69
//	stg8_rd70
//	stg8_rd71
//	stg8_rd72
//	stg8_rd73
//	stg8_rd74
//	stg8_rd75
//	stg8_rd76
//	stg8_rd77
//	stg8_rd78
//	stg8_rd79
//	stg8_rd80
//	stg8_rd81
//	stg8_rd82
//	stg8_rd83
//	stg8_rd84
//	stg8_rd85
//	stg8_rd86
//	stg8_rd87
//	stg8_rd88
//	stg8_rd89
//	stg8_rd90
//	stg8_rd91
//	stg8_rd92
//	stg8_rd93
//	stg8_rd94
//	stg8_rd95
//	stg8_rd96
//	stg8_rd97
//	stg8_rd98
//	stg8_rd99
//	stg8_rd100
//	stg8_rd101
//	stg8_rd102
//	stg8_rd103
//	stg8_rd104
//	stg8_rd105
//	stg8_rd106
//	stg8_rd107
//	stg8_rd108
//	stg8_rd109
//	stg8_rd110
//	stg8_rd111
//	stg8_rd112
//	stg8_rd113
//	stg8_rd114
//	stg8_rd115
//	stg8_rd116
//	stg8_rd117
//	stg8_rd118
//	stg8_rd119
//	stg8_rd120
//	stg8_rd121
//	stg8_rd122
//	stg8_rd123
//	stg8_rd124
//	stg8_rd125
//	stg8_rd126
//	stg8_rd127
inline hw_uint<2048> stg7_stg8_update_0_read_bundle_read(stg7_cache& stg7, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg8_rd0
    // stg8_rd1
    // stg8_rd2
    // stg8_rd3
    // stg8_rd4
    // stg8_rd5
    // stg8_rd6
    // stg8_rd7
    // stg8_rd8
    // stg8_rd9
    // stg8_rd10
    // stg8_rd11
    // stg8_rd12
    // stg8_rd13
    // stg8_rd14
    // stg8_rd15
    // stg8_rd16
    // stg8_rd17
    // stg8_rd18
    // stg8_rd19
    // stg8_rd20
    // stg8_rd21
    // stg8_rd22
    // stg8_rd23
    // stg8_rd24
    // stg8_rd25
    // stg8_rd26
    // stg8_rd27
    // stg8_rd28
    // stg8_rd29
    // stg8_rd30
    // stg8_rd31
    // stg8_rd32
    // stg8_rd33
    // stg8_rd34
    // stg8_rd35
    // stg8_rd36
    // stg8_rd37
    // stg8_rd38
    // stg8_rd39
    // stg8_rd40
    // stg8_rd41
    // stg8_rd42
    // stg8_rd43
    // stg8_rd44
    // stg8_rd45
    // stg8_rd46
    // stg8_rd47
    // stg8_rd48
    // stg8_rd49
    // stg8_rd50
    // stg8_rd51
    // stg8_rd52
    // stg8_rd53
    // stg8_rd54
    // stg8_rd55
    // stg8_rd56
    // stg8_rd57
    // stg8_rd58
    // stg8_rd59
    // stg8_rd60
    // stg8_rd61
    // stg8_rd62
    // stg8_rd63
    // stg8_rd64
    // stg8_rd65
    // stg8_rd66
    // stg8_rd67
    // stg8_rd68
    // stg8_rd69
    // stg8_rd70
    // stg8_rd71
    // stg8_rd72
    // stg8_rd73
    // stg8_rd74
    // stg8_rd75
    // stg8_rd76
    // stg8_rd77
    // stg8_rd78
    // stg8_rd79
    // stg8_rd80
    // stg8_rd81
    // stg8_rd82
    // stg8_rd83
    // stg8_rd84
    // stg8_rd85
    // stg8_rd86
    // stg8_rd87
    // stg8_rd88
    // stg8_rd89
    // stg8_rd90
    // stg8_rd91
    // stg8_rd92
    // stg8_rd93
    // stg8_rd94
    // stg8_rd95
    // stg8_rd96
    // stg8_rd97
    // stg8_rd98
    // stg8_rd99
    // stg8_rd100
    // stg8_rd101
    // stg8_rd102
    // stg8_rd103
    // stg8_rd104
    // stg8_rd105
    // stg8_rd106
    // stg8_rd107
    // stg8_rd108
    // stg8_rd109
    // stg8_rd110
    // stg8_rd111
    // stg8_rd112
    // stg8_rd113
    // stg8_rd114
    // stg8_rd115
    // stg8_rd116
    // stg8_rd117
    // stg8_rd118
    // stg8_rd119
    // stg8_rd120
    // stg8_rd121
    // stg8_rd122
    // stg8_rd123
    // stg8_rd124
    // stg8_rd125
    // stg8_rd126
    // stg8_rd127

	hw_uint<2048> result;
	hw_uint<16> stg8_rd0_res = stg8_rd0_select(stg7, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg8_rd0_res);
	hw_uint<16> stg8_rd1_res = stg8_rd1_select(stg7, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg8_rd1_res);
	hw_uint<16> stg8_rd2_res = stg8_rd2_select(stg7, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg8_rd2_res);
	hw_uint<16> stg8_rd3_res = stg8_rd3_select(stg7, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg8_rd3_res);
	hw_uint<16> stg8_rd4_res = stg8_rd4_select(stg7, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg8_rd4_res);
	hw_uint<16> stg8_rd5_res = stg8_rd5_select(stg7, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg8_rd5_res);
	hw_uint<16> stg8_rd6_res = stg8_rd6_select(stg7, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg8_rd6_res);
	hw_uint<16> stg8_rd7_res = stg8_rd7_select(stg7, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg8_rd7_res);
	hw_uint<16> stg8_rd8_res = stg8_rd8_select(stg7, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg8_rd8_res);
	hw_uint<16> stg8_rd9_res = stg8_rd9_select(stg7, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg8_rd9_res);
	hw_uint<16> stg8_rd10_res = stg8_rd10_select(stg7, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg8_rd10_res);
	hw_uint<16> stg8_rd11_res = stg8_rd11_select(stg7, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg8_rd11_res);
	hw_uint<16> stg8_rd12_res = stg8_rd12_select(stg7, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg8_rd12_res);
	hw_uint<16> stg8_rd13_res = stg8_rd13_select(stg7, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg8_rd13_res);
	hw_uint<16> stg8_rd14_res = stg8_rd14_select(stg7, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg8_rd14_res);
	hw_uint<16> stg8_rd15_res = stg8_rd15_select(stg7, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg8_rd15_res);
	hw_uint<16> stg8_rd16_res = stg8_rd16_select(stg7, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg8_rd16_res);
	hw_uint<16> stg8_rd17_res = stg8_rd17_select(stg7, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg8_rd17_res);
	hw_uint<16> stg8_rd18_res = stg8_rd18_select(stg7, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg8_rd18_res);
	hw_uint<16> stg8_rd19_res = stg8_rd19_select(stg7, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg8_rd19_res);
	hw_uint<16> stg8_rd20_res = stg8_rd20_select(stg7, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg8_rd20_res);
	hw_uint<16> stg8_rd21_res = stg8_rd21_select(stg7, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg8_rd21_res);
	hw_uint<16> stg8_rd22_res = stg8_rd22_select(stg7, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg8_rd22_res);
	hw_uint<16> stg8_rd23_res = stg8_rd23_select(stg7, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg8_rd23_res);
	hw_uint<16> stg8_rd24_res = stg8_rd24_select(stg7, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg8_rd24_res);
	hw_uint<16> stg8_rd25_res = stg8_rd25_select(stg7, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg8_rd25_res);
	hw_uint<16> stg8_rd26_res = stg8_rd26_select(stg7, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg8_rd26_res);
	hw_uint<16> stg8_rd27_res = stg8_rd27_select(stg7, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg8_rd27_res);
	hw_uint<16> stg8_rd28_res = stg8_rd28_select(stg7, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg8_rd28_res);
	hw_uint<16> stg8_rd29_res = stg8_rd29_select(stg7, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg8_rd29_res);
	hw_uint<16> stg8_rd30_res = stg8_rd30_select(stg7, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg8_rd30_res);
	hw_uint<16> stg8_rd31_res = stg8_rd31_select(stg7, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg8_rd31_res);
	hw_uint<16> stg8_rd32_res = stg8_rd32_select(stg7, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg8_rd32_res);
	hw_uint<16> stg8_rd33_res = stg8_rd33_select(stg7, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg8_rd33_res);
	hw_uint<16> stg8_rd34_res = stg8_rd34_select(stg7, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg8_rd34_res);
	hw_uint<16> stg8_rd35_res = stg8_rd35_select(stg7, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg8_rd35_res);
	hw_uint<16> stg8_rd36_res = stg8_rd36_select(stg7, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg8_rd36_res);
	hw_uint<16> stg8_rd37_res = stg8_rd37_select(stg7, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg8_rd37_res);
	hw_uint<16> stg8_rd38_res = stg8_rd38_select(stg7, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg8_rd38_res);
	hw_uint<16> stg8_rd39_res = stg8_rd39_select(stg7, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg8_rd39_res);
	hw_uint<16> stg8_rd40_res = stg8_rd40_select(stg7, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg8_rd40_res);
	hw_uint<16> stg8_rd41_res = stg8_rd41_select(stg7, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg8_rd41_res);
	hw_uint<16> stg8_rd42_res = stg8_rd42_select(stg7, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg8_rd42_res);
	hw_uint<16> stg8_rd43_res = stg8_rd43_select(stg7, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg8_rd43_res);
	hw_uint<16> stg8_rd44_res = stg8_rd44_select(stg7, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg8_rd44_res);
	hw_uint<16> stg8_rd45_res = stg8_rd45_select(stg7, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg8_rd45_res);
	hw_uint<16> stg8_rd46_res = stg8_rd46_select(stg7, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg8_rd46_res);
	hw_uint<16> stg8_rd47_res = stg8_rd47_select(stg7, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg8_rd47_res);
	hw_uint<16> stg8_rd48_res = stg8_rd48_select(stg7, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg8_rd48_res);
	hw_uint<16> stg8_rd49_res = stg8_rd49_select(stg7, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg8_rd49_res);
	hw_uint<16> stg8_rd50_res = stg8_rd50_select(stg7, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg8_rd50_res);
	hw_uint<16> stg8_rd51_res = stg8_rd51_select(stg7, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg8_rd51_res);
	hw_uint<16> stg8_rd52_res = stg8_rd52_select(stg7, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg8_rd52_res);
	hw_uint<16> stg8_rd53_res = stg8_rd53_select(stg7, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg8_rd53_res);
	hw_uint<16> stg8_rd54_res = stg8_rd54_select(stg7, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg8_rd54_res);
	hw_uint<16> stg8_rd55_res = stg8_rd55_select(stg7, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg8_rd55_res);
	hw_uint<16> stg8_rd56_res = stg8_rd56_select(stg7, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg8_rd56_res);
	hw_uint<16> stg8_rd57_res = stg8_rd57_select(stg7, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg8_rd57_res);
	hw_uint<16> stg8_rd58_res = stg8_rd58_select(stg7, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg8_rd58_res);
	hw_uint<16> stg8_rd59_res = stg8_rd59_select(stg7, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg8_rd59_res);
	hw_uint<16> stg8_rd60_res = stg8_rd60_select(stg7, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg8_rd60_res);
	hw_uint<16> stg8_rd61_res = stg8_rd61_select(stg7, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg8_rd61_res);
	hw_uint<16> stg8_rd62_res = stg8_rd62_select(stg7, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg8_rd62_res);
	hw_uint<16> stg8_rd63_res = stg8_rd63_select(stg7, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg8_rd63_res);
	hw_uint<16> stg8_rd64_res = stg8_rd64_select(stg7, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg8_rd64_res);
	hw_uint<16> stg8_rd65_res = stg8_rd65_select(stg7, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg8_rd65_res);
	hw_uint<16> stg8_rd66_res = stg8_rd66_select(stg7, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg8_rd66_res);
	hw_uint<16> stg8_rd67_res = stg8_rd67_select(stg7, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg8_rd67_res);
	hw_uint<16> stg8_rd68_res = stg8_rd68_select(stg7, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg8_rd68_res);
	hw_uint<16> stg8_rd69_res = stg8_rd69_select(stg7, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg8_rd69_res);
	hw_uint<16> stg8_rd70_res = stg8_rd70_select(stg7, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg8_rd70_res);
	hw_uint<16> stg8_rd71_res = stg8_rd71_select(stg7, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg8_rd71_res);
	hw_uint<16> stg8_rd72_res = stg8_rd72_select(stg7, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg8_rd72_res);
	hw_uint<16> stg8_rd73_res = stg8_rd73_select(stg7, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg8_rd73_res);
	hw_uint<16> stg8_rd74_res = stg8_rd74_select(stg7, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg8_rd74_res);
	hw_uint<16> stg8_rd75_res = stg8_rd75_select(stg7, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg8_rd75_res);
	hw_uint<16> stg8_rd76_res = stg8_rd76_select(stg7, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg8_rd76_res);
	hw_uint<16> stg8_rd77_res = stg8_rd77_select(stg7, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg8_rd77_res);
	hw_uint<16> stg8_rd78_res = stg8_rd78_select(stg7, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg8_rd78_res);
	hw_uint<16> stg8_rd79_res = stg8_rd79_select(stg7, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg8_rd79_res);
	hw_uint<16> stg8_rd80_res = stg8_rd80_select(stg7, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg8_rd80_res);
	hw_uint<16> stg8_rd81_res = stg8_rd81_select(stg7, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg8_rd81_res);
	hw_uint<16> stg8_rd82_res = stg8_rd82_select(stg7, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg8_rd82_res);
	hw_uint<16> stg8_rd83_res = stg8_rd83_select(stg7, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg8_rd83_res);
	hw_uint<16> stg8_rd84_res = stg8_rd84_select(stg7, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg8_rd84_res);
	hw_uint<16> stg8_rd85_res = stg8_rd85_select(stg7, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg8_rd85_res);
	hw_uint<16> stg8_rd86_res = stg8_rd86_select(stg7, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg8_rd86_res);
	hw_uint<16> stg8_rd87_res = stg8_rd87_select(stg7, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg8_rd87_res);
	hw_uint<16> stg8_rd88_res = stg8_rd88_select(stg7, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg8_rd88_res);
	hw_uint<16> stg8_rd89_res = stg8_rd89_select(stg7, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg8_rd89_res);
	hw_uint<16> stg8_rd90_res = stg8_rd90_select(stg7, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg8_rd90_res);
	hw_uint<16> stg8_rd91_res = stg8_rd91_select(stg7, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg8_rd91_res);
	hw_uint<16> stg8_rd92_res = stg8_rd92_select(stg7, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg8_rd92_res);
	hw_uint<16> stg8_rd93_res = stg8_rd93_select(stg7, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg8_rd93_res);
	hw_uint<16> stg8_rd94_res = stg8_rd94_select(stg7, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg8_rd94_res);
	hw_uint<16> stg8_rd95_res = stg8_rd95_select(stg7, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg8_rd95_res);
	hw_uint<16> stg8_rd96_res = stg8_rd96_select(stg7, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg8_rd96_res);
	hw_uint<16> stg8_rd97_res = stg8_rd97_select(stg7, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg8_rd97_res);
	hw_uint<16> stg8_rd98_res = stg8_rd98_select(stg7, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg8_rd98_res);
	hw_uint<16> stg8_rd99_res = stg8_rd99_select(stg7, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg8_rd99_res);
	hw_uint<16> stg8_rd100_res = stg8_rd100_select(stg7, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg8_rd100_res);
	hw_uint<16> stg8_rd101_res = stg8_rd101_select(stg7, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg8_rd101_res);
	hw_uint<16> stg8_rd102_res = stg8_rd102_select(stg7, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg8_rd102_res);
	hw_uint<16> stg8_rd103_res = stg8_rd103_select(stg7, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg8_rd103_res);
	hw_uint<16> stg8_rd104_res = stg8_rd104_select(stg7, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg8_rd104_res);
	hw_uint<16> stg8_rd105_res = stg8_rd105_select(stg7, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg8_rd105_res);
	hw_uint<16> stg8_rd106_res = stg8_rd106_select(stg7, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg8_rd106_res);
	hw_uint<16> stg8_rd107_res = stg8_rd107_select(stg7, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg8_rd107_res);
	hw_uint<16> stg8_rd108_res = stg8_rd108_select(stg7, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg8_rd108_res);
	hw_uint<16> stg8_rd109_res = stg8_rd109_select(stg7, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg8_rd109_res);
	hw_uint<16> stg8_rd110_res = stg8_rd110_select(stg7, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg8_rd110_res);
	hw_uint<16> stg8_rd111_res = stg8_rd111_select(stg7, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg8_rd111_res);
	hw_uint<16> stg8_rd112_res = stg8_rd112_select(stg7, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg8_rd112_res);
	hw_uint<16> stg8_rd113_res = stg8_rd113_select(stg7, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg8_rd113_res);
	hw_uint<16> stg8_rd114_res = stg8_rd114_select(stg7, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg8_rd114_res);
	hw_uint<16> stg8_rd115_res = stg8_rd115_select(stg7, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg8_rd115_res);
	hw_uint<16> stg8_rd116_res = stg8_rd116_select(stg7, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg8_rd116_res);
	hw_uint<16> stg8_rd117_res = stg8_rd117_select(stg7, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg8_rd117_res);
	hw_uint<16> stg8_rd118_res = stg8_rd118_select(stg7, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg8_rd118_res);
	hw_uint<16> stg8_rd119_res = stg8_rd119_select(stg7, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg8_rd119_res);
	hw_uint<16> stg8_rd120_res = stg8_rd120_select(stg7, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg8_rd120_res);
	hw_uint<16> stg8_rd121_res = stg8_rd121_select(stg7, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg8_rd121_res);
	hw_uint<16> stg8_rd122_res = stg8_rd122_select(stg7, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg8_rd122_res);
	hw_uint<16> stg8_rd123_res = stg8_rd123_select(stg7, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg8_rd123_res);
	hw_uint<16> stg8_rd124_res = stg8_rd124_select(stg7, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg8_rd124_res);
	hw_uint<16> stg8_rd125_res = stg8_rd125_select(stg7, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg8_rd125_res);
	hw_uint<16> stg8_rd126_res = stg8_rd126_select(stg7, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg8_rd126_res);
	hw_uint<16> stg8_rd127_res = stg8_rd127_select(stg7, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg8_rd127_res);
	return result;
}

struct stg8_stg8_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-320, 2240], [0, 1089]}
	// Capacity: 84
	// # of read delays: 4
  // 0, 1, 82, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 80> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_81() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_82() {
		return f4;
	}

	inline hw_uint<16> peek_83() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 80
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 80 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-319, 2209], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-310, 2218], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-309, 2219], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-308, 2220], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-307, 2221], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-306, 2222], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-305, 2223], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-304, 2224], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-303, 2225], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-302, 2226], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-301, 2227], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-318, 2210], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-300, 2228], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-299, 2229], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-298, 2230], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-297, 2231], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-296, 2232], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-295, 2233], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-294, 2234], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-293, 2235], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-292, 2236], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-291, 2237], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-317, 2211], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-290, 2238], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-321, 2239], [0, 1090]}
	// Capacity: 85
	// # of read delays: 4
  // 0, 1, 83, 84
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}

	inline hw_uint<16> peek_84() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-316, 2212], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-315, 2213], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-314, 2214], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-313, 2215], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-312, 2216], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-311, 2217], [0, 1090]}
	// Capacity: 84
	// # of read delays: 3
  // 0, 1, 83
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 81> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_82() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_83() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 81
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 81 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_cache {
  // # of banks: 32
  stg8_stg8_update_0_write0_merged_banks_4_cache stg8_stg8_update_0_write0_merged_banks_4;
  stg8_stg8_update_0_write1_merged_banks_4_cache stg8_stg8_update_0_write1_merged_banks_4;
  stg8_stg8_update_0_write10_merged_banks_4_cache stg8_stg8_update_0_write10_merged_banks_4;
  stg8_stg8_update_0_write11_merged_banks_4_cache stg8_stg8_update_0_write11_merged_banks_4;
  stg8_stg8_update_0_write12_merged_banks_4_cache stg8_stg8_update_0_write12_merged_banks_4;
  stg8_stg8_update_0_write13_merged_banks_4_cache stg8_stg8_update_0_write13_merged_banks_4;
  stg8_stg8_update_0_write14_merged_banks_4_cache stg8_stg8_update_0_write14_merged_banks_4;
  stg8_stg8_update_0_write15_merged_banks_4_cache stg8_stg8_update_0_write15_merged_banks_4;
  stg8_stg8_update_0_write16_merged_banks_4_cache stg8_stg8_update_0_write16_merged_banks_4;
  stg8_stg8_update_0_write17_merged_banks_4_cache stg8_stg8_update_0_write17_merged_banks_4;
  stg8_stg8_update_0_write18_merged_banks_4_cache stg8_stg8_update_0_write18_merged_banks_4;
  stg8_stg8_update_0_write19_merged_banks_4_cache stg8_stg8_update_0_write19_merged_banks_4;
  stg8_stg8_update_0_write2_merged_banks_4_cache stg8_stg8_update_0_write2_merged_banks_4;
  stg8_stg8_update_0_write20_merged_banks_4_cache stg8_stg8_update_0_write20_merged_banks_4;
  stg8_stg8_update_0_write21_merged_banks_4_cache stg8_stg8_update_0_write21_merged_banks_4;
  stg8_stg8_update_0_write22_merged_banks_4_cache stg8_stg8_update_0_write22_merged_banks_4;
  stg8_stg8_update_0_write23_merged_banks_4_cache stg8_stg8_update_0_write23_merged_banks_4;
  stg8_stg8_update_0_write24_merged_banks_4_cache stg8_stg8_update_0_write24_merged_banks_4;
  stg8_stg8_update_0_write25_merged_banks_4_cache stg8_stg8_update_0_write25_merged_banks_4;
  stg8_stg8_update_0_write26_merged_banks_4_cache stg8_stg8_update_0_write26_merged_banks_4;
  stg8_stg8_update_0_write27_merged_banks_4_cache stg8_stg8_update_0_write27_merged_banks_4;
  stg8_stg8_update_0_write28_merged_banks_4_cache stg8_stg8_update_0_write28_merged_banks_4;
  stg8_stg8_update_0_write29_merged_banks_4_cache stg8_stg8_update_0_write29_merged_banks_4;
  stg8_stg8_update_0_write3_merged_banks_4_cache stg8_stg8_update_0_write3_merged_banks_4;
  stg8_stg8_update_0_write30_merged_banks_4_cache stg8_stg8_update_0_write30_merged_banks_4;
  stg8_stg8_update_0_write31_merged_banks_4_cache stg8_stg8_update_0_write31_merged_banks_4;
  stg8_stg8_update_0_write4_merged_banks_4_cache stg8_stg8_update_0_write4_merged_banks_4;
  stg8_stg8_update_0_write5_merged_banks_4_cache stg8_stg8_update_0_write5_merged_banks_4;
  stg8_stg8_update_0_write6_merged_banks_4_cache stg8_stg8_update_0_write6_merged_banks_4;
  stg8_stg8_update_0_write7_merged_banks_4_cache stg8_stg8_update_0_write7_merged_banks_4;
  stg8_stg8_update_0_write8_merged_banks_4_cache stg8_stg8_update_0_write8_merged_banks_4;
  stg8_stg8_update_0_write9_merged_banks_4_cache stg8_stg8_update_0_write9_merged_banks_4;
};



inline void stg8_stg8_update_0_write0_write(hw_uint<16>& stg8_stg8_update_0_write0, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write0_merged_banks_4.push(stg8_stg8_update_0_write0);
}

inline void stg8_stg8_update_0_write1_write(hw_uint<16>& stg8_stg8_update_0_write1, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write1_merged_banks_4.push(stg8_stg8_update_0_write1);
}

inline void stg8_stg8_update_0_write10_write(hw_uint<16>& stg8_stg8_update_0_write10, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write10_merged_banks_4.push(stg8_stg8_update_0_write10);
}

inline void stg8_stg8_update_0_write11_write(hw_uint<16>& stg8_stg8_update_0_write11, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write11_merged_banks_4.push(stg8_stg8_update_0_write11);
}

inline void stg8_stg8_update_0_write12_write(hw_uint<16>& stg8_stg8_update_0_write12, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write12_merged_banks_4.push(stg8_stg8_update_0_write12);
}

inline void stg8_stg8_update_0_write13_write(hw_uint<16>& stg8_stg8_update_0_write13, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write13_merged_banks_4.push(stg8_stg8_update_0_write13);
}

inline void stg8_stg8_update_0_write14_write(hw_uint<16>& stg8_stg8_update_0_write14, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write14_merged_banks_4.push(stg8_stg8_update_0_write14);
}

inline void stg8_stg8_update_0_write15_write(hw_uint<16>& stg8_stg8_update_0_write15, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write15_merged_banks_4.push(stg8_stg8_update_0_write15);
}

inline void stg8_stg8_update_0_write16_write(hw_uint<16>& stg8_stg8_update_0_write16, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write16_merged_banks_4.push(stg8_stg8_update_0_write16);
}

inline void stg8_stg8_update_0_write17_write(hw_uint<16>& stg8_stg8_update_0_write17, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write17_merged_banks_4.push(stg8_stg8_update_0_write17);
}

inline void stg8_stg8_update_0_write18_write(hw_uint<16>& stg8_stg8_update_0_write18, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write18_merged_banks_4.push(stg8_stg8_update_0_write18);
}

inline void stg8_stg8_update_0_write19_write(hw_uint<16>& stg8_stg8_update_0_write19, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write19_merged_banks_4.push(stg8_stg8_update_0_write19);
}

inline void stg8_stg8_update_0_write2_write(hw_uint<16>& stg8_stg8_update_0_write2, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write2_merged_banks_4.push(stg8_stg8_update_0_write2);
}

inline void stg8_stg8_update_0_write20_write(hw_uint<16>& stg8_stg8_update_0_write20, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write20_merged_banks_4.push(stg8_stg8_update_0_write20);
}

inline void stg8_stg8_update_0_write21_write(hw_uint<16>& stg8_stg8_update_0_write21, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write21_merged_banks_4.push(stg8_stg8_update_0_write21);
}

inline void stg8_stg8_update_0_write22_write(hw_uint<16>& stg8_stg8_update_0_write22, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write22_merged_banks_4.push(stg8_stg8_update_0_write22);
}

inline void stg8_stg8_update_0_write23_write(hw_uint<16>& stg8_stg8_update_0_write23, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write23_merged_banks_4.push(stg8_stg8_update_0_write23);
}

inline void stg8_stg8_update_0_write24_write(hw_uint<16>& stg8_stg8_update_0_write24, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write24_merged_banks_4.push(stg8_stg8_update_0_write24);
}

inline void stg8_stg8_update_0_write25_write(hw_uint<16>& stg8_stg8_update_0_write25, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write25_merged_banks_4.push(stg8_stg8_update_0_write25);
}

inline void stg8_stg8_update_0_write26_write(hw_uint<16>& stg8_stg8_update_0_write26, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write26_merged_banks_4.push(stg8_stg8_update_0_write26);
}

inline void stg8_stg8_update_0_write27_write(hw_uint<16>& stg8_stg8_update_0_write27, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write27_merged_banks_4.push(stg8_stg8_update_0_write27);
}

inline void stg8_stg8_update_0_write28_write(hw_uint<16>& stg8_stg8_update_0_write28, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write28_merged_banks_4.push(stg8_stg8_update_0_write28);
}

inline void stg8_stg8_update_0_write29_write(hw_uint<16>& stg8_stg8_update_0_write29, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write29_merged_banks_4.push(stg8_stg8_update_0_write29);
}

inline void stg8_stg8_update_0_write3_write(hw_uint<16>& stg8_stg8_update_0_write3, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write3_merged_banks_4.push(stg8_stg8_update_0_write3);
}

inline void stg8_stg8_update_0_write30_write(hw_uint<16>& stg8_stg8_update_0_write30, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write30_merged_banks_4.push(stg8_stg8_update_0_write30);
}

inline void stg8_stg8_update_0_write31_write(hw_uint<16>& stg8_stg8_update_0_write31, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write31_merged_banks_4.push(stg8_stg8_update_0_write31);
}

inline void stg8_stg8_update_0_write4_write(hw_uint<16>& stg8_stg8_update_0_write4, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write4_merged_banks_4.push(stg8_stg8_update_0_write4);
}

inline void stg8_stg8_update_0_write5_write(hw_uint<16>& stg8_stg8_update_0_write5, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write5_merged_banks_4.push(stg8_stg8_update_0_write5);
}

inline void stg8_stg8_update_0_write6_write(hw_uint<16>& stg8_stg8_update_0_write6, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write6_merged_banks_4.push(stg8_stg8_update_0_write6);
}

inline void stg8_stg8_update_0_write7_write(hw_uint<16>& stg8_stg8_update_0_write7, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write7_merged_banks_4.push(stg8_stg8_update_0_write7);
}

inline void stg8_stg8_update_0_write8_write(hw_uint<16>& stg8_stg8_update_0_write8, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write8_merged_banks_4.push(stg8_stg8_update_0_write8);
}

inline void stg8_stg8_update_0_write9_write(hw_uint<16>& stg8_stg8_update_0_write9, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  stg8.stg8_stg8_update_0_write9_merged_banks_4.push(stg8_stg8_update_0_write9);
}

inline hw_uint<16> stg9_rd0_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd0 read pattern: { stg9_update_0[d0, d1] -> stg8[-1 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write31 = stg8.stg8_stg8_update_0_write31_merged_banks_4.peek_84();
  return value_stg8_stg8_update_0_write31;
  return 0;
}

inline hw_uint<16> stg9_rd1_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd1 read pattern: { stg9_update_0[d0, d1] -> stg8[32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write0 = stg8.stg8_stg8_update_0_write0_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write0;
  return 0;
}

inline hw_uint<16> stg9_rd10_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd10 read pattern: { stg9_update_0[d0, d1] -> stg8[2 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write2 = stg8.stg8_stg8_update_0_write2_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write2;
  return 0;
}

inline hw_uint<16> stg9_rd100_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd100 read pattern: { stg9_update_0[d0, d1] -> stg8[24 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write24 = stg8.stg8_stg8_update_0_write24_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write24;
  return 0;
}

inline hw_uint<16> stg9_rd101_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd101 read pattern: { stg9_update_0[d0, d1] -> stg8[25 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write25 = stg8.stg8_stg8_update_0_write25_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write25;
  return 0;
}

inline hw_uint<16> stg9_rd102_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd102 read pattern: { stg9_update_0[d0, d1] -> stg8[25 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write25 = stg8.stg8_stg8_update_0_write25_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write25;
  return 0;
}

inline hw_uint<16> stg9_rd103_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd103 read pattern: { stg9_update_0[d0, d1] -> stg8[26 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write26 = stg8.stg8_stg8_update_0_write26_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write26;
  return 0;
}

inline hw_uint<16> stg9_rd104_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd104 read pattern: { stg9_update_0[d0, d1] -> stg8[25 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write25 = stg8.stg8_stg8_update_0_write25_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write25;
  return 0;
}

inline hw_uint<16> stg9_rd105_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd105 read pattern: { stg9_update_0[d0, d1] -> stg8[26 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write26 = stg8.stg8_stg8_update_0_write26_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write26;
  return 0;
}

inline hw_uint<16> stg9_rd106_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd106 read pattern: { stg9_update_0[d0, d1] -> stg8[26 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write26 = stg8.stg8_stg8_update_0_write26_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write26;
  return 0;
}

inline hw_uint<16> stg9_rd107_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd107 read pattern: { stg9_update_0[d0, d1] -> stg8[27 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write27 = stg8.stg8_stg8_update_0_write27_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write27;
  return 0;
}

inline hw_uint<16> stg9_rd108_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd108 read pattern: { stg9_update_0[d0, d1] -> stg8[26 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write26 = stg8.stg8_stg8_update_0_write26_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write26;
  return 0;
}

inline hw_uint<16> stg9_rd109_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd109 read pattern: { stg9_update_0[d0, d1] -> stg8[27 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write27 = stg8.stg8_stg8_update_0_write27_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write27;
  return 0;
}

inline hw_uint<16> stg9_rd11_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd11 read pattern: { stg9_update_0[d0, d1] -> stg8[3 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write3 = stg8.stg8_stg8_update_0_write3_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write3;
  return 0;
}

inline hw_uint<16> stg9_rd110_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd110 read pattern: { stg9_update_0[d0, d1] -> stg8[27 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write27 = stg8.stg8_stg8_update_0_write27_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write27;
  return 0;
}

inline hw_uint<16> stg9_rd111_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd111 read pattern: { stg9_update_0[d0, d1] -> stg8[28 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write28 = stg8.stg8_stg8_update_0_write28_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write28;
  return 0;
}

inline hw_uint<16> stg9_rd112_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd112 read pattern: { stg9_update_0[d0, d1] -> stg8[27 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write27 = stg8.stg8_stg8_update_0_write27_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write27;
  return 0;
}

inline hw_uint<16> stg9_rd113_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd113 read pattern: { stg9_update_0[d0, d1] -> stg8[28 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write28 = stg8.stg8_stg8_update_0_write28_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write28;
  return 0;
}

inline hw_uint<16> stg9_rd114_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd114 read pattern: { stg9_update_0[d0, d1] -> stg8[28 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write28 = stg8.stg8_stg8_update_0_write28_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write28;
  return 0;
}

inline hw_uint<16> stg9_rd115_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd115 read pattern: { stg9_update_0[d0, d1] -> stg8[29 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write29 = stg8.stg8_stg8_update_0_write29_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write29;
  return 0;
}

inline hw_uint<16> stg9_rd116_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd116 read pattern: { stg9_update_0[d0, d1] -> stg8[28 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write28 = stg8.stg8_stg8_update_0_write28_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write28;
  return 0;
}

inline hw_uint<16> stg9_rd117_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd117 read pattern: { stg9_update_0[d0, d1] -> stg8[29 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write29 = stg8.stg8_stg8_update_0_write29_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write29;
  return 0;
}

inline hw_uint<16> stg9_rd118_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd118 read pattern: { stg9_update_0[d0, d1] -> stg8[29 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write29 = stg8.stg8_stg8_update_0_write29_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write29;
  return 0;
}

inline hw_uint<16> stg9_rd119_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd119 read pattern: { stg9_update_0[d0, d1] -> stg8[30 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write30 = stg8.stg8_stg8_update_0_write30_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write30;
  return 0;
}

inline hw_uint<16> stg9_rd12_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd12 read pattern: { stg9_update_0[d0, d1] -> stg8[2 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write2 = stg8.stg8_stg8_update_0_write2_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write2;
  return 0;
}

inline hw_uint<16> stg9_rd120_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd120 read pattern: { stg9_update_0[d0, d1] -> stg8[29 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write29 = stg8.stg8_stg8_update_0_write29_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write29;
  return 0;
}

inline hw_uint<16> stg9_rd121_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd121 read pattern: { stg9_update_0[d0, d1] -> stg8[30 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write30 = stg8.stg8_stg8_update_0_write30_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write30;
  return 0;
}

inline hw_uint<16> stg9_rd122_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd122 read pattern: { stg9_update_0[d0, d1] -> stg8[30 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write30 = stg8.stg8_stg8_update_0_write30_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write30;
  return 0;
}

inline hw_uint<16> stg9_rd123_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd123 read pattern: { stg9_update_0[d0, d1] -> stg8[31 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write31 = stg8.stg8_stg8_update_0_write31_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write31;
  return 0;
}

inline hw_uint<16> stg9_rd124_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd124 read pattern: { stg9_update_0[d0, d1] -> stg8[30 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write30 = stg8.stg8_stg8_update_0_write30_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write30;
  return 0;
}

inline hw_uint<16> stg9_rd125_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd125 read pattern: { stg9_update_0[d0, d1] -> stg8[31 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write31 = stg8.stg8_stg8_update_0_write31_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write31;
  return 0;
}

inline hw_uint<16> stg9_rd126_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd126 read pattern: { stg9_update_0[d0, d1] -> stg8[31 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write31 = stg8.stg8_stg8_update_0_write31_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write31;
  return 0;
}

inline hw_uint<16> stg9_rd127_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd127 read pattern: { stg9_update_0[d0, d1] -> stg8[32 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write0 = stg8.stg8_stg8_update_0_write0_merged_banks_4.peek_82();
  return value_stg8_stg8_update_0_write0;
  return 0;
}

inline hw_uint<16> stg9_rd13_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd13 read pattern: { stg9_update_0[d0, d1] -> stg8[3 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write3 = stg8.stg8_stg8_update_0_write3_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write3;
  return 0;
}

inline hw_uint<16> stg9_rd14_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd14 read pattern: { stg9_update_0[d0, d1] -> stg8[3 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write3 = stg8.stg8_stg8_update_0_write3_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write3;
  return 0;
}

inline hw_uint<16> stg9_rd15_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd15 read pattern: { stg9_update_0[d0, d1] -> stg8[4 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write4 = stg8.stg8_stg8_update_0_write4_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write4;
  return 0;
}

inline hw_uint<16> stg9_rd16_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd16 read pattern: { stg9_update_0[d0, d1] -> stg8[3 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write3 = stg8.stg8_stg8_update_0_write3_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write3;
  return 0;
}

inline hw_uint<16> stg9_rd17_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd17 read pattern: { stg9_update_0[d0, d1] -> stg8[4 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write4 = stg8.stg8_stg8_update_0_write4_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write4;
  return 0;
}

inline hw_uint<16> stg9_rd18_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd18 read pattern: { stg9_update_0[d0, d1] -> stg8[4 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write4 = stg8.stg8_stg8_update_0_write4_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write4;
  return 0;
}

inline hw_uint<16> stg9_rd19_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd19 read pattern: { stg9_update_0[d0, d1] -> stg8[5 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write5 = stg8.stg8_stg8_update_0_write5_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write5;
  return 0;
}

inline hw_uint<16> stg9_rd2_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd2 read pattern: { stg9_update_0[d0, d1] -> stg8[32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write0 = stg8.stg8_stg8_update_0_write0_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write0;
  return 0;
}

inline hw_uint<16> stg9_rd20_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd20 read pattern: { stg9_update_0[d0, d1] -> stg8[4 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write4 = stg8.stg8_stg8_update_0_write4_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write4;
  return 0;
}

inline hw_uint<16> stg9_rd21_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd21 read pattern: { stg9_update_0[d0, d1] -> stg8[5 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write5 = stg8.stg8_stg8_update_0_write5_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write5;
  return 0;
}

inline hw_uint<16> stg9_rd22_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd22 read pattern: { stg9_update_0[d0, d1] -> stg8[5 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write5 = stg8.stg8_stg8_update_0_write5_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write5;
  return 0;
}

inline hw_uint<16> stg9_rd23_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd23 read pattern: { stg9_update_0[d0, d1] -> stg8[6 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write6 = stg8.stg8_stg8_update_0_write6_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write6;
  return 0;
}

inline hw_uint<16> stg9_rd24_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd24 read pattern: { stg9_update_0[d0, d1] -> stg8[5 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write5 = stg8.stg8_stg8_update_0_write5_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write5;
  return 0;
}

inline hw_uint<16> stg9_rd25_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd25 read pattern: { stg9_update_0[d0, d1] -> stg8[6 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write6 = stg8.stg8_stg8_update_0_write6_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write6;
  return 0;
}

inline hw_uint<16> stg9_rd26_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd26 read pattern: { stg9_update_0[d0, d1] -> stg8[6 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write6 = stg8.stg8_stg8_update_0_write6_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write6;
  return 0;
}

inline hw_uint<16> stg9_rd27_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd27 read pattern: { stg9_update_0[d0, d1] -> stg8[7 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write7 = stg8.stg8_stg8_update_0_write7_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write7;
  return 0;
}

inline hw_uint<16> stg9_rd28_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd28 read pattern: { stg9_update_0[d0, d1] -> stg8[6 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write6 = stg8.stg8_stg8_update_0_write6_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write6;
  return 0;
}

inline hw_uint<16> stg9_rd29_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd29 read pattern: { stg9_update_0[d0, d1] -> stg8[7 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write7 = stg8.stg8_stg8_update_0_write7_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write7;
  return 0;
}

inline hw_uint<16> stg9_rd3_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd3 read pattern: { stg9_update_0[d0, d1] -> stg8[1 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write1 = stg8.stg8_stg8_update_0_write1_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write1;
  return 0;
}

inline hw_uint<16> stg9_rd30_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd30 read pattern: { stg9_update_0[d0, d1] -> stg8[7 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write7 = stg8.stg8_stg8_update_0_write7_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write7;
  return 0;
}

inline hw_uint<16> stg9_rd31_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd31 read pattern: { stg9_update_0[d0, d1] -> stg8[8 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write8 = stg8.stg8_stg8_update_0_write8_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write8;
  return 0;
}

inline hw_uint<16> stg9_rd32_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd32 read pattern: { stg9_update_0[d0, d1] -> stg8[7 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write7 = stg8.stg8_stg8_update_0_write7_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write7;
  return 0;
}

inline hw_uint<16> stg9_rd33_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd33 read pattern: { stg9_update_0[d0, d1] -> stg8[8 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write8 = stg8.stg8_stg8_update_0_write8_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write8;
  return 0;
}

inline hw_uint<16> stg9_rd34_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd34 read pattern: { stg9_update_0[d0, d1] -> stg8[8 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write8 = stg8.stg8_stg8_update_0_write8_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write8;
  return 0;
}

inline hw_uint<16> stg9_rd35_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd35 read pattern: { stg9_update_0[d0, d1] -> stg8[9 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write9 = stg8.stg8_stg8_update_0_write9_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write9;
  return 0;
}

inline hw_uint<16> stg9_rd36_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd36 read pattern: { stg9_update_0[d0, d1] -> stg8[8 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write8 = stg8.stg8_stg8_update_0_write8_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write8;
  return 0;
}

inline hw_uint<16> stg9_rd37_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd37 read pattern: { stg9_update_0[d0, d1] -> stg8[9 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write9 = stg8.stg8_stg8_update_0_write9_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write9;
  return 0;
}

inline hw_uint<16> stg9_rd38_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd38 read pattern: { stg9_update_0[d0, d1] -> stg8[9 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write9 = stg8.stg8_stg8_update_0_write9_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write9;
  return 0;
}

inline hw_uint<16> stg9_rd39_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd39 read pattern: { stg9_update_0[d0, d1] -> stg8[10 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write10 = stg8.stg8_stg8_update_0_write10_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write10;
  return 0;
}

inline hw_uint<16> stg9_rd4_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd4 read pattern: { stg9_update_0[d0, d1] -> stg8[32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write0 = stg8.stg8_stg8_update_0_write0_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write0;
  return 0;
}

inline hw_uint<16> stg9_rd40_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd40 read pattern: { stg9_update_0[d0, d1] -> stg8[9 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write9 = stg8.stg8_stg8_update_0_write9_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write9;
  return 0;
}

inline hw_uint<16> stg9_rd41_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd41 read pattern: { stg9_update_0[d0, d1] -> stg8[10 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write10 = stg8.stg8_stg8_update_0_write10_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write10;
  return 0;
}

inline hw_uint<16> stg9_rd42_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd42 read pattern: { stg9_update_0[d0, d1] -> stg8[10 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write10 = stg8.stg8_stg8_update_0_write10_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write10;
  return 0;
}

inline hw_uint<16> stg9_rd43_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd43 read pattern: { stg9_update_0[d0, d1] -> stg8[11 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write11 = stg8.stg8_stg8_update_0_write11_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write11;
  return 0;
}

inline hw_uint<16> stg9_rd44_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd44 read pattern: { stg9_update_0[d0, d1] -> stg8[10 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write10 = stg8.stg8_stg8_update_0_write10_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write10;
  return 0;
}

inline hw_uint<16> stg9_rd45_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd45 read pattern: { stg9_update_0[d0, d1] -> stg8[11 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write11 = stg8.stg8_stg8_update_0_write11_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write11;
  return 0;
}

inline hw_uint<16> stg9_rd46_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd46 read pattern: { stg9_update_0[d0, d1] -> stg8[11 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write11 = stg8.stg8_stg8_update_0_write11_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write11;
  return 0;
}

inline hw_uint<16> stg9_rd47_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd47 read pattern: { stg9_update_0[d0, d1] -> stg8[12 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write12 = stg8.stg8_stg8_update_0_write12_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write12;
  return 0;
}

inline hw_uint<16> stg9_rd48_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd48 read pattern: { stg9_update_0[d0, d1] -> stg8[11 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write11 = stg8.stg8_stg8_update_0_write11_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write11;
  return 0;
}

inline hw_uint<16> stg9_rd49_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd49 read pattern: { stg9_update_0[d0, d1] -> stg8[12 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write12 = stg8.stg8_stg8_update_0_write12_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write12;
  return 0;
}

inline hw_uint<16> stg9_rd5_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd5 read pattern: { stg9_update_0[d0, d1] -> stg8[1 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write1 = stg8.stg8_stg8_update_0_write1_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write1;
  return 0;
}

inline hw_uint<16> stg9_rd50_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd50 read pattern: { stg9_update_0[d0, d1] -> stg8[12 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write12 = stg8.stg8_stg8_update_0_write12_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write12;
  return 0;
}

inline hw_uint<16> stg9_rd51_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd51 read pattern: { stg9_update_0[d0, d1] -> stg8[13 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write13 = stg8.stg8_stg8_update_0_write13_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write13;
  return 0;
}

inline hw_uint<16> stg9_rd52_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd52 read pattern: { stg9_update_0[d0, d1] -> stg8[12 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write12 = stg8.stg8_stg8_update_0_write12_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write12;
  return 0;
}

inline hw_uint<16> stg9_rd53_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd53 read pattern: { stg9_update_0[d0, d1] -> stg8[13 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write13 = stg8.stg8_stg8_update_0_write13_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write13;
  return 0;
}

inline hw_uint<16> stg9_rd54_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd54 read pattern: { stg9_update_0[d0, d1] -> stg8[13 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write13 = stg8.stg8_stg8_update_0_write13_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write13;
  return 0;
}

inline hw_uint<16> stg9_rd55_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd55 read pattern: { stg9_update_0[d0, d1] -> stg8[14 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write14 = stg8.stg8_stg8_update_0_write14_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write14;
  return 0;
}

inline hw_uint<16> stg9_rd56_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd56 read pattern: { stg9_update_0[d0, d1] -> stg8[13 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write13 = stg8.stg8_stg8_update_0_write13_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write13;
  return 0;
}

inline hw_uint<16> stg9_rd57_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd57 read pattern: { stg9_update_0[d0, d1] -> stg8[14 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write14 = stg8.stg8_stg8_update_0_write14_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write14;
  return 0;
}

inline hw_uint<16> stg9_rd58_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd58 read pattern: { stg9_update_0[d0, d1] -> stg8[14 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write14 = stg8.stg8_stg8_update_0_write14_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write14;
  return 0;
}

inline hw_uint<16> stg9_rd59_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd59 read pattern: { stg9_update_0[d0, d1] -> stg8[15 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write15 = stg8.stg8_stg8_update_0_write15_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write15;
  return 0;
}

inline hw_uint<16> stg9_rd6_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd6 read pattern: { stg9_update_0[d0, d1] -> stg8[1 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write1 = stg8.stg8_stg8_update_0_write1_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write1;
  return 0;
}

inline hw_uint<16> stg9_rd60_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd60 read pattern: { stg9_update_0[d0, d1] -> stg8[14 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write14 = stg8.stg8_stg8_update_0_write14_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write14;
  return 0;
}

inline hw_uint<16> stg9_rd61_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd61 read pattern: { stg9_update_0[d0, d1] -> stg8[15 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write15 = stg8.stg8_stg8_update_0_write15_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write15;
  return 0;
}

inline hw_uint<16> stg9_rd62_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd62 read pattern: { stg9_update_0[d0, d1] -> stg8[15 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write15 = stg8.stg8_stg8_update_0_write15_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write15;
  return 0;
}

inline hw_uint<16> stg9_rd63_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd63 read pattern: { stg9_update_0[d0, d1] -> stg8[16 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write16 = stg8.stg8_stg8_update_0_write16_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write16;
  return 0;
}

inline hw_uint<16> stg9_rd64_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd64 read pattern: { stg9_update_0[d0, d1] -> stg8[15 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write15 = stg8.stg8_stg8_update_0_write15_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write15;
  return 0;
}

inline hw_uint<16> stg9_rd65_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd65 read pattern: { stg9_update_0[d0, d1] -> stg8[16 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write16 = stg8.stg8_stg8_update_0_write16_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write16;
  return 0;
}

inline hw_uint<16> stg9_rd66_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd66 read pattern: { stg9_update_0[d0, d1] -> stg8[16 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write16 = stg8.stg8_stg8_update_0_write16_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write16;
  return 0;
}

inline hw_uint<16> stg9_rd67_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd67 read pattern: { stg9_update_0[d0, d1] -> stg8[17 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write17 = stg8.stg8_stg8_update_0_write17_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write17;
  return 0;
}

inline hw_uint<16> stg9_rd68_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd68 read pattern: { stg9_update_0[d0, d1] -> stg8[16 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write16 = stg8.stg8_stg8_update_0_write16_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write16;
  return 0;
}

inline hw_uint<16> stg9_rd69_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd69 read pattern: { stg9_update_0[d0, d1] -> stg8[17 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write17 = stg8.stg8_stg8_update_0_write17_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write17;
  return 0;
}

inline hw_uint<16> stg9_rd7_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd7 read pattern: { stg9_update_0[d0, d1] -> stg8[2 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write2 = stg8.stg8_stg8_update_0_write2_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write2;
  return 0;
}

inline hw_uint<16> stg9_rd70_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd70 read pattern: { stg9_update_0[d0, d1] -> stg8[17 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write17 = stg8.stg8_stg8_update_0_write17_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write17;
  return 0;
}

inline hw_uint<16> stg9_rd71_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd71 read pattern: { stg9_update_0[d0, d1] -> stg8[18 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write18 = stg8.stg8_stg8_update_0_write18_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write18;
  return 0;
}

inline hw_uint<16> stg9_rd72_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd72 read pattern: { stg9_update_0[d0, d1] -> stg8[17 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write17 = stg8.stg8_stg8_update_0_write17_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write17;
  return 0;
}

inline hw_uint<16> stg9_rd73_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd73 read pattern: { stg9_update_0[d0, d1] -> stg8[18 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write18 = stg8.stg8_stg8_update_0_write18_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write18;
  return 0;
}

inline hw_uint<16> stg9_rd74_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd74 read pattern: { stg9_update_0[d0, d1] -> stg8[18 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write18 = stg8.stg8_stg8_update_0_write18_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write18;
  return 0;
}

inline hw_uint<16> stg9_rd75_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd75 read pattern: { stg9_update_0[d0, d1] -> stg8[19 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write19 = stg8.stg8_stg8_update_0_write19_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write19;
  return 0;
}

inline hw_uint<16> stg9_rd76_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd76 read pattern: { stg9_update_0[d0, d1] -> stg8[18 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write18 = stg8.stg8_stg8_update_0_write18_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write18;
  return 0;
}

inline hw_uint<16> stg9_rd77_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd77 read pattern: { stg9_update_0[d0, d1] -> stg8[19 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write19 = stg8.stg8_stg8_update_0_write19_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write19;
  return 0;
}

inline hw_uint<16> stg9_rd78_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd78 read pattern: { stg9_update_0[d0, d1] -> stg8[19 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write19 = stg8.stg8_stg8_update_0_write19_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write19;
  return 0;
}

inline hw_uint<16> stg9_rd79_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd79 read pattern: { stg9_update_0[d0, d1] -> stg8[20 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write20 = stg8.stg8_stg8_update_0_write20_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write20;
  return 0;
}

inline hw_uint<16> stg9_rd8_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd8 read pattern: { stg9_update_0[d0, d1] -> stg8[1 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write1 = stg8.stg8_stg8_update_0_write1_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write1;
  return 0;
}

inline hw_uint<16> stg9_rd80_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd80 read pattern: { stg9_update_0[d0, d1] -> stg8[19 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write19 = stg8.stg8_stg8_update_0_write19_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write19;
  return 0;
}

inline hw_uint<16> stg9_rd81_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd81 read pattern: { stg9_update_0[d0, d1] -> stg8[20 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write20 = stg8.stg8_stg8_update_0_write20_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write20;
  return 0;
}

inline hw_uint<16> stg9_rd82_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd82 read pattern: { stg9_update_0[d0, d1] -> stg8[20 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write20 = stg8.stg8_stg8_update_0_write20_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write20;
  return 0;
}

inline hw_uint<16> stg9_rd83_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd83 read pattern: { stg9_update_0[d0, d1] -> stg8[21 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write21 = stg8.stg8_stg8_update_0_write21_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write21;
  return 0;
}

inline hw_uint<16> stg9_rd84_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd84 read pattern: { stg9_update_0[d0, d1] -> stg8[20 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write20 = stg8.stg8_stg8_update_0_write20_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write20;
  return 0;
}

inline hw_uint<16> stg9_rd85_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd85 read pattern: { stg9_update_0[d0, d1] -> stg8[21 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write21 = stg8.stg8_stg8_update_0_write21_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write21;
  return 0;
}

inline hw_uint<16> stg9_rd86_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd86 read pattern: { stg9_update_0[d0, d1] -> stg8[21 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write21 = stg8.stg8_stg8_update_0_write21_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write21;
  return 0;
}

inline hw_uint<16> stg9_rd87_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd87 read pattern: { stg9_update_0[d0, d1] -> stg8[22 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write22 = stg8.stg8_stg8_update_0_write22_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write22;
  return 0;
}

inline hw_uint<16> stg9_rd88_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd88 read pattern: { stg9_update_0[d0, d1] -> stg8[21 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write21 = stg8.stg8_stg8_update_0_write21_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write21;
  return 0;
}

inline hw_uint<16> stg9_rd89_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd89 read pattern: { stg9_update_0[d0, d1] -> stg8[22 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write22 = stg8.stg8_stg8_update_0_write22_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write22;
  return 0;
}

inline hw_uint<16> stg9_rd9_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd9 read pattern: { stg9_update_0[d0, d1] -> stg8[2 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write2 = stg8.stg8_stg8_update_0_write2_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write2;
  return 0;
}

inline hw_uint<16> stg9_rd90_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd90 read pattern: { stg9_update_0[d0, d1] -> stg8[22 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write22 = stg8.stg8_stg8_update_0_write22_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write22;
  return 0;
}

inline hw_uint<16> stg9_rd91_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd91 read pattern: { stg9_update_0[d0, d1] -> stg8[23 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write23 = stg8.stg8_stg8_update_0_write23_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write23;
  return 0;
}

inline hw_uint<16> stg9_rd92_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd92 read pattern: { stg9_update_0[d0, d1] -> stg8[22 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write22 = stg8.stg8_stg8_update_0_write22_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write22;
  return 0;
}

inline hw_uint<16> stg9_rd93_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd93 read pattern: { stg9_update_0[d0, d1] -> stg8[23 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write23 = stg8.stg8_stg8_update_0_write23_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write23;
  return 0;
}

inline hw_uint<16> stg9_rd94_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd94 read pattern: { stg9_update_0[d0, d1] -> stg8[23 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write23 = stg8.stg8_stg8_update_0_write23_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write23;
  return 0;
}

inline hw_uint<16> stg9_rd95_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd95 read pattern: { stg9_update_0[d0, d1] -> stg8[24 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write24 = stg8.stg8_stg8_update_0_write24_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write24;
  return 0;
}

inline hw_uint<16> stg9_rd96_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd96 read pattern: { stg9_update_0[d0, d1] -> stg8[23 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write23 = stg8.stg8_stg8_update_0_write23_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write23;
  return 0;
}

inline hw_uint<16> stg9_rd97_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd97 read pattern: { stg9_update_0[d0, d1] -> stg8[24 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write24 = stg8.stg8_stg8_update_0_write24_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write24;
  return 0;
}

inline hw_uint<16> stg9_rd98_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd98 read pattern: { stg9_update_0[d0, d1] -> stg8[24 + 32d0, 1 + d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write24 = stg8.stg8_stg8_update_0_write24_merged_banks_4.peek_1();
  return value_stg8_stg8_update_0_write24;
  return 0;
}

inline hw_uint<16> stg9_rd99_select(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_rd99 read pattern: { stg9_update_0[d0, d1] -> stg8[25 + 32d0, d1] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Read schedule : { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  // Write schedule: { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
  auto value_stg8_stg8_update_0_write25 = stg8.stg8_stg8_update_0_write25_merged_banks_4.peek_83();
  return value_stg8_stg8_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg8_update_0_write
//	stg8_stg8_update_0_write0
//	stg8_stg8_update_0_write1
//	stg8_stg8_update_0_write2
//	stg8_stg8_update_0_write3
//	stg8_stg8_update_0_write4
//	stg8_stg8_update_0_write5
//	stg8_stg8_update_0_write6
//	stg8_stg8_update_0_write7
//	stg8_stg8_update_0_write8
//	stg8_stg8_update_0_write9
//	stg8_stg8_update_0_write10
//	stg8_stg8_update_0_write11
//	stg8_stg8_update_0_write12
//	stg8_stg8_update_0_write13
//	stg8_stg8_update_0_write14
//	stg8_stg8_update_0_write15
//	stg8_stg8_update_0_write16
//	stg8_stg8_update_0_write17
//	stg8_stg8_update_0_write18
//	stg8_stg8_update_0_write19
//	stg8_stg8_update_0_write20
//	stg8_stg8_update_0_write21
//	stg8_stg8_update_0_write22
//	stg8_stg8_update_0_write23
//	stg8_stg8_update_0_write24
//	stg8_stg8_update_0_write25
//	stg8_stg8_update_0_write26
//	stg8_stg8_update_0_write27
//	stg8_stg8_update_0_write28
//	stg8_stg8_update_0_write29
//	stg8_stg8_update_0_write30
//	stg8_stg8_update_0_write31
inline void stg8_stg8_update_0_write_bundle_write(hw_uint<512>& stg8_update_0_write, stg8_cache& stg8, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg8_stg8_update_0_write0_res = stg8_update_0_write.extract<0, 15>();
	stg8_stg8_update_0_write0_write(stg8_stg8_update_0_write0_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write1_res = stg8_update_0_write.extract<16, 31>();
	stg8_stg8_update_0_write1_write(stg8_stg8_update_0_write1_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write2_res = stg8_update_0_write.extract<32, 47>();
	stg8_stg8_update_0_write2_write(stg8_stg8_update_0_write2_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write3_res = stg8_update_0_write.extract<48, 63>();
	stg8_stg8_update_0_write3_write(stg8_stg8_update_0_write3_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write4_res = stg8_update_0_write.extract<64, 79>();
	stg8_stg8_update_0_write4_write(stg8_stg8_update_0_write4_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write5_res = stg8_update_0_write.extract<80, 95>();
	stg8_stg8_update_0_write5_write(stg8_stg8_update_0_write5_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write6_res = stg8_update_0_write.extract<96, 111>();
	stg8_stg8_update_0_write6_write(stg8_stg8_update_0_write6_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write7_res = stg8_update_0_write.extract<112, 127>();
	stg8_stg8_update_0_write7_write(stg8_stg8_update_0_write7_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write8_res = stg8_update_0_write.extract<128, 143>();
	stg8_stg8_update_0_write8_write(stg8_stg8_update_0_write8_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write9_res = stg8_update_0_write.extract<144, 159>();
	stg8_stg8_update_0_write9_write(stg8_stg8_update_0_write9_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write10_res = stg8_update_0_write.extract<160, 175>();
	stg8_stg8_update_0_write10_write(stg8_stg8_update_0_write10_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write11_res = stg8_update_0_write.extract<176, 191>();
	stg8_stg8_update_0_write11_write(stg8_stg8_update_0_write11_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write12_res = stg8_update_0_write.extract<192, 207>();
	stg8_stg8_update_0_write12_write(stg8_stg8_update_0_write12_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write13_res = stg8_update_0_write.extract<208, 223>();
	stg8_stg8_update_0_write13_write(stg8_stg8_update_0_write13_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write14_res = stg8_update_0_write.extract<224, 239>();
	stg8_stg8_update_0_write14_write(stg8_stg8_update_0_write14_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write15_res = stg8_update_0_write.extract<240, 255>();
	stg8_stg8_update_0_write15_write(stg8_stg8_update_0_write15_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write16_res = stg8_update_0_write.extract<256, 271>();
	stg8_stg8_update_0_write16_write(stg8_stg8_update_0_write16_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write17_res = stg8_update_0_write.extract<272, 287>();
	stg8_stg8_update_0_write17_write(stg8_stg8_update_0_write17_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write18_res = stg8_update_0_write.extract<288, 303>();
	stg8_stg8_update_0_write18_write(stg8_stg8_update_0_write18_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write19_res = stg8_update_0_write.extract<304, 319>();
	stg8_stg8_update_0_write19_write(stg8_stg8_update_0_write19_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write20_res = stg8_update_0_write.extract<320, 335>();
	stg8_stg8_update_0_write20_write(stg8_stg8_update_0_write20_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write21_res = stg8_update_0_write.extract<336, 351>();
	stg8_stg8_update_0_write21_write(stg8_stg8_update_0_write21_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write22_res = stg8_update_0_write.extract<352, 367>();
	stg8_stg8_update_0_write22_write(stg8_stg8_update_0_write22_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write23_res = stg8_update_0_write.extract<368, 383>();
	stg8_stg8_update_0_write23_write(stg8_stg8_update_0_write23_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write24_res = stg8_update_0_write.extract<384, 399>();
	stg8_stg8_update_0_write24_write(stg8_stg8_update_0_write24_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write25_res = stg8_update_0_write.extract<400, 415>();
	stg8_stg8_update_0_write25_write(stg8_stg8_update_0_write25_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write26_res = stg8_update_0_write.extract<416, 431>();
	stg8_stg8_update_0_write26_write(stg8_stg8_update_0_write26_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write27_res = stg8_update_0_write.extract<432, 447>();
	stg8_stg8_update_0_write27_write(stg8_stg8_update_0_write27_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write28_res = stg8_update_0_write.extract<448, 463>();
	stg8_stg8_update_0_write28_write(stg8_stg8_update_0_write28_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write29_res = stg8_update_0_write.extract<464, 479>();
	stg8_stg8_update_0_write29_write(stg8_stg8_update_0_write29_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write30_res = stg8_update_0_write.extract<480, 495>();
	stg8_stg8_update_0_write30_write(stg8_stg8_update_0_write30_res, stg8, d0, d1, dynamic_address);
	hw_uint<16> stg8_stg8_update_0_write31_res = stg8_update_0_write.extract<496, 511>();
	stg8_stg8_update_0_write31_write(stg8_stg8_update_0_write31_res, stg8, d0, d1, dynamic_address);
}

// stg9_update_0_read
//	stg9_rd0
//	stg9_rd1
//	stg9_rd2
//	stg9_rd3
//	stg9_rd4
//	stg9_rd5
//	stg9_rd6
//	stg9_rd7
//	stg9_rd8
//	stg9_rd9
//	stg9_rd10
//	stg9_rd11
//	stg9_rd12
//	stg9_rd13
//	stg9_rd14
//	stg9_rd15
//	stg9_rd16
//	stg9_rd17
//	stg9_rd18
//	stg9_rd19
//	stg9_rd20
//	stg9_rd21
//	stg9_rd22
//	stg9_rd23
//	stg9_rd24
//	stg9_rd25
//	stg9_rd26
//	stg9_rd27
//	stg9_rd28
//	stg9_rd29
//	stg9_rd30
//	stg9_rd31
//	stg9_rd32
//	stg9_rd33
//	stg9_rd34
//	stg9_rd35
//	stg9_rd36
//	stg9_rd37
//	stg9_rd38
//	stg9_rd39
//	stg9_rd40
//	stg9_rd41
//	stg9_rd42
//	stg9_rd43
//	stg9_rd44
//	stg9_rd45
//	stg9_rd46
//	stg9_rd47
//	stg9_rd48
//	stg9_rd49
//	stg9_rd50
//	stg9_rd51
//	stg9_rd52
//	stg9_rd53
//	stg9_rd54
//	stg9_rd55
//	stg9_rd56
//	stg9_rd57
//	stg9_rd58
//	stg9_rd59
//	stg9_rd60
//	stg9_rd61
//	stg9_rd62
//	stg9_rd63
//	stg9_rd64
//	stg9_rd65
//	stg9_rd66
//	stg9_rd67
//	stg9_rd68
//	stg9_rd69
//	stg9_rd70
//	stg9_rd71
//	stg9_rd72
//	stg9_rd73
//	stg9_rd74
//	stg9_rd75
//	stg9_rd76
//	stg9_rd77
//	stg9_rd78
//	stg9_rd79
//	stg9_rd80
//	stg9_rd81
//	stg9_rd82
//	stg9_rd83
//	stg9_rd84
//	stg9_rd85
//	stg9_rd86
//	stg9_rd87
//	stg9_rd88
//	stg9_rd89
//	stg9_rd90
//	stg9_rd91
//	stg9_rd92
//	stg9_rd93
//	stg9_rd94
//	stg9_rd95
//	stg9_rd96
//	stg9_rd97
//	stg9_rd98
//	stg9_rd99
//	stg9_rd100
//	stg9_rd101
//	stg9_rd102
//	stg9_rd103
//	stg9_rd104
//	stg9_rd105
//	stg9_rd106
//	stg9_rd107
//	stg9_rd108
//	stg9_rd109
//	stg9_rd110
//	stg9_rd111
//	stg9_rd112
//	stg9_rd113
//	stg9_rd114
//	stg9_rd115
//	stg9_rd116
//	stg9_rd117
//	stg9_rd118
//	stg9_rd119
//	stg9_rd120
//	stg9_rd121
//	stg9_rd122
//	stg9_rd123
//	stg9_rd124
//	stg9_rd125
//	stg9_rd126
//	stg9_rd127
inline hw_uint<2048> stg8_stg9_update_0_read_bundle_read(stg8_cache& stg8, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg9_rd0
    // stg9_rd1
    // stg9_rd2
    // stg9_rd3
    // stg9_rd4
    // stg9_rd5
    // stg9_rd6
    // stg9_rd7
    // stg9_rd8
    // stg9_rd9
    // stg9_rd10
    // stg9_rd11
    // stg9_rd12
    // stg9_rd13
    // stg9_rd14
    // stg9_rd15
    // stg9_rd16
    // stg9_rd17
    // stg9_rd18
    // stg9_rd19
    // stg9_rd20
    // stg9_rd21
    // stg9_rd22
    // stg9_rd23
    // stg9_rd24
    // stg9_rd25
    // stg9_rd26
    // stg9_rd27
    // stg9_rd28
    // stg9_rd29
    // stg9_rd30
    // stg9_rd31
    // stg9_rd32
    // stg9_rd33
    // stg9_rd34
    // stg9_rd35
    // stg9_rd36
    // stg9_rd37
    // stg9_rd38
    // stg9_rd39
    // stg9_rd40
    // stg9_rd41
    // stg9_rd42
    // stg9_rd43
    // stg9_rd44
    // stg9_rd45
    // stg9_rd46
    // stg9_rd47
    // stg9_rd48
    // stg9_rd49
    // stg9_rd50
    // stg9_rd51
    // stg9_rd52
    // stg9_rd53
    // stg9_rd54
    // stg9_rd55
    // stg9_rd56
    // stg9_rd57
    // stg9_rd58
    // stg9_rd59
    // stg9_rd60
    // stg9_rd61
    // stg9_rd62
    // stg9_rd63
    // stg9_rd64
    // stg9_rd65
    // stg9_rd66
    // stg9_rd67
    // stg9_rd68
    // stg9_rd69
    // stg9_rd70
    // stg9_rd71
    // stg9_rd72
    // stg9_rd73
    // stg9_rd74
    // stg9_rd75
    // stg9_rd76
    // stg9_rd77
    // stg9_rd78
    // stg9_rd79
    // stg9_rd80
    // stg9_rd81
    // stg9_rd82
    // stg9_rd83
    // stg9_rd84
    // stg9_rd85
    // stg9_rd86
    // stg9_rd87
    // stg9_rd88
    // stg9_rd89
    // stg9_rd90
    // stg9_rd91
    // stg9_rd92
    // stg9_rd93
    // stg9_rd94
    // stg9_rd95
    // stg9_rd96
    // stg9_rd97
    // stg9_rd98
    // stg9_rd99
    // stg9_rd100
    // stg9_rd101
    // stg9_rd102
    // stg9_rd103
    // stg9_rd104
    // stg9_rd105
    // stg9_rd106
    // stg9_rd107
    // stg9_rd108
    // stg9_rd109
    // stg9_rd110
    // stg9_rd111
    // stg9_rd112
    // stg9_rd113
    // stg9_rd114
    // stg9_rd115
    // stg9_rd116
    // stg9_rd117
    // stg9_rd118
    // stg9_rd119
    // stg9_rd120
    // stg9_rd121
    // stg9_rd122
    // stg9_rd123
    // stg9_rd124
    // stg9_rd125
    // stg9_rd126
    // stg9_rd127

	hw_uint<2048> result;
	hw_uint<16> stg9_rd0_res = stg9_rd0_select(stg8, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg9_rd0_res);
	hw_uint<16> stg9_rd1_res = stg9_rd1_select(stg8, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg9_rd1_res);
	hw_uint<16> stg9_rd2_res = stg9_rd2_select(stg8, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg9_rd2_res);
	hw_uint<16> stg9_rd3_res = stg9_rd3_select(stg8, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg9_rd3_res);
	hw_uint<16> stg9_rd4_res = stg9_rd4_select(stg8, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg9_rd4_res);
	hw_uint<16> stg9_rd5_res = stg9_rd5_select(stg8, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg9_rd5_res);
	hw_uint<16> stg9_rd6_res = stg9_rd6_select(stg8, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg9_rd6_res);
	hw_uint<16> stg9_rd7_res = stg9_rd7_select(stg8, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg9_rd7_res);
	hw_uint<16> stg9_rd8_res = stg9_rd8_select(stg8, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg9_rd8_res);
	hw_uint<16> stg9_rd9_res = stg9_rd9_select(stg8, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg9_rd9_res);
	hw_uint<16> stg9_rd10_res = stg9_rd10_select(stg8, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg9_rd10_res);
	hw_uint<16> stg9_rd11_res = stg9_rd11_select(stg8, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg9_rd11_res);
	hw_uint<16> stg9_rd12_res = stg9_rd12_select(stg8, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg9_rd12_res);
	hw_uint<16> stg9_rd13_res = stg9_rd13_select(stg8, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg9_rd13_res);
	hw_uint<16> stg9_rd14_res = stg9_rd14_select(stg8, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg9_rd14_res);
	hw_uint<16> stg9_rd15_res = stg9_rd15_select(stg8, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg9_rd15_res);
	hw_uint<16> stg9_rd16_res = stg9_rd16_select(stg8, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg9_rd16_res);
	hw_uint<16> stg9_rd17_res = stg9_rd17_select(stg8, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg9_rd17_res);
	hw_uint<16> stg9_rd18_res = stg9_rd18_select(stg8, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg9_rd18_res);
	hw_uint<16> stg9_rd19_res = stg9_rd19_select(stg8, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg9_rd19_res);
	hw_uint<16> stg9_rd20_res = stg9_rd20_select(stg8, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg9_rd20_res);
	hw_uint<16> stg9_rd21_res = stg9_rd21_select(stg8, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg9_rd21_res);
	hw_uint<16> stg9_rd22_res = stg9_rd22_select(stg8, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg9_rd22_res);
	hw_uint<16> stg9_rd23_res = stg9_rd23_select(stg8, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg9_rd23_res);
	hw_uint<16> stg9_rd24_res = stg9_rd24_select(stg8, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg9_rd24_res);
	hw_uint<16> stg9_rd25_res = stg9_rd25_select(stg8, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg9_rd25_res);
	hw_uint<16> stg9_rd26_res = stg9_rd26_select(stg8, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg9_rd26_res);
	hw_uint<16> stg9_rd27_res = stg9_rd27_select(stg8, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg9_rd27_res);
	hw_uint<16> stg9_rd28_res = stg9_rd28_select(stg8, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg9_rd28_res);
	hw_uint<16> stg9_rd29_res = stg9_rd29_select(stg8, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg9_rd29_res);
	hw_uint<16> stg9_rd30_res = stg9_rd30_select(stg8, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg9_rd30_res);
	hw_uint<16> stg9_rd31_res = stg9_rd31_select(stg8, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg9_rd31_res);
	hw_uint<16> stg9_rd32_res = stg9_rd32_select(stg8, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg9_rd32_res);
	hw_uint<16> stg9_rd33_res = stg9_rd33_select(stg8, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg9_rd33_res);
	hw_uint<16> stg9_rd34_res = stg9_rd34_select(stg8, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg9_rd34_res);
	hw_uint<16> stg9_rd35_res = stg9_rd35_select(stg8, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg9_rd35_res);
	hw_uint<16> stg9_rd36_res = stg9_rd36_select(stg8, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg9_rd36_res);
	hw_uint<16> stg9_rd37_res = stg9_rd37_select(stg8, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg9_rd37_res);
	hw_uint<16> stg9_rd38_res = stg9_rd38_select(stg8, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg9_rd38_res);
	hw_uint<16> stg9_rd39_res = stg9_rd39_select(stg8, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg9_rd39_res);
	hw_uint<16> stg9_rd40_res = stg9_rd40_select(stg8, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg9_rd40_res);
	hw_uint<16> stg9_rd41_res = stg9_rd41_select(stg8, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg9_rd41_res);
	hw_uint<16> stg9_rd42_res = stg9_rd42_select(stg8, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg9_rd42_res);
	hw_uint<16> stg9_rd43_res = stg9_rd43_select(stg8, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg9_rd43_res);
	hw_uint<16> stg9_rd44_res = stg9_rd44_select(stg8, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg9_rd44_res);
	hw_uint<16> stg9_rd45_res = stg9_rd45_select(stg8, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg9_rd45_res);
	hw_uint<16> stg9_rd46_res = stg9_rd46_select(stg8, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg9_rd46_res);
	hw_uint<16> stg9_rd47_res = stg9_rd47_select(stg8, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg9_rd47_res);
	hw_uint<16> stg9_rd48_res = stg9_rd48_select(stg8, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg9_rd48_res);
	hw_uint<16> stg9_rd49_res = stg9_rd49_select(stg8, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg9_rd49_res);
	hw_uint<16> stg9_rd50_res = stg9_rd50_select(stg8, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg9_rd50_res);
	hw_uint<16> stg9_rd51_res = stg9_rd51_select(stg8, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg9_rd51_res);
	hw_uint<16> stg9_rd52_res = stg9_rd52_select(stg8, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg9_rd52_res);
	hw_uint<16> stg9_rd53_res = stg9_rd53_select(stg8, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg9_rd53_res);
	hw_uint<16> stg9_rd54_res = stg9_rd54_select(stg8, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg9_rd54_res);
	hw_uint<16> stg9_rd55_res = stg9_rd55_select(stg8, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg9_rd55_res);
	hw_uint<16> stg9_rd56_res = stg9_rd56_select(stg8, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg9_rd56_res);
	hw_uint<16> stg9_rd57_res = stg9_rd57_select(stg8, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg9_rd57_res);
	hw_uint<16> stg9_rd58_res = stg9_rd58_select(stg8, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg9_rd58_res);
	hw_uint<16> stg9_rd59_res = stg9_rd59_select(stg8, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg9_rd59_res);
	hw_uint<16> stg9_rd60_res = stg9_rd60_select(stg8, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg9_rd60_res);
	hw_uint<16> stg9_rd61_res = stg9_rd61_select(stg8, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg9_rd61_res);
	hw_uint<16> stg9_rd62_res = stg9_rd62_select(stg8, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg9_rd62_res);
	hw_uint<16> stg9_rd63_res = stg9_rd63_select(stg8, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg9_rd63_res);
	hw_uint<16> stg9_rd64_res = stg9_rd64_select(stg8, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg9_rd64_res);
	hw_uint<16> stg9_rd65_res = stg9_rd65_select(stg8, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg9_rd65_res);
	hw_uint<16> stg9_rd66_res = stg9_rd66_select(stg8, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg9_rd66_res);
	hw_uint<16> stg9_rd67_res = stg9_rd67_select(stg8, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg9_rd67_res);
	hw_uint<16> stg9_rd68_res = stg9_rd68_select(stg8, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg9_rd68_res);
	hw_uint<16> stg9_rd69_res = stg9_rd69_select(stg8, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg9_rd69_res);
	hw_uint<16> stg9_rd70_res = stg9_rd70_select(stg8, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg9_rd70_res);
	hw_uint<16> stg9_rd71_res = stg9_rd71_select(stg8, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg9_rd71_res);
	hw_uint<16> stg9_rd72_res = stg9_rd72_select(stg8, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg9_rd72_res);
	hw_uint<16> stg9_rd73_res = stg9_rd73_select(stg8, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg9_rd73_res);
	hw_uint<16> stg9_rd74_res = stg9_rd74_select(stg8, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg9_rd74_res);
	hw_uint<16> stg9_rd75_res = stg9_rd75_select(stg8, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg9_rd75_res);
	hw_uint<16> stg9_rd76_res = stg9_rd76_select(stg8, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg9_rd76_res);
	hw_uint<16> stg9_rd77_res = stg9_rd77_select(stg8, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg9_rd77_res);
	hw_uint<16> stg9_rd78_res = stg9_rd78_select(stg8, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg9_rd78_res);
	hw_uint<16> stg9_rd79_res = stg9_rd79_select(stg8, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg9_rd79_res);
	hw_uint<16> stg9_rd80_res = stg9_rd80_select(stg8, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg9_rd80_res);
	hw_uint<16> stg9_rd81_res = stg9_rd81_select(stg8, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg9_rd81_res);
	hw_uint<16> stg9_rd82_res = stg9_rd82_select(stg8, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg9_rd82_res);
	hw_uint<16> stg9_rd83_res = stg9_rd83_select(stg8, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg9_rd83_res);
	hw_uint<16> stg9_rd84_res = stg9_rd84_select(stg8, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg9_rd84_res);
	hw_uint<16> stg9_rd85_res = stg9_rd85_select(stg8, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg9_rd85_res);
	hw_uint<16> stg9_rd86_res = stg9_rd86_select(stg8, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg9_rd86_res);
	hw_uint<16> stg9_rd87_res = stg9_rd87_select(stg8, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg9_rd87_res);
	hw_uint<16> stg9_rd88_res = stg9_rd88_select(stg8, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg9_rd88_res);
	hw_uint<16> stg9_rd89_res = stg9_rd89_select(stg8, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg9_rd89_res);
	hw_uint<16> stg9_rd90_res = stg9_rd90_select(stg8, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg9_rd90_res);
	hw_uint<16> stg9_rd91_res = stg9_rd91_select(stg8, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg9_rd91_res);
	hw_uint<16> stg9_rd92_res = stg9_rd92_select(stg8, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg9_rd92_res);
	hw_uint<16> stg9_rd93_res = stg9_rd93_select(stg8, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg9_rd93_res);
	hw_uint<16> stg9_rd94_res = stg9_rd94_select(stg8, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg9_rd94_res);
	hw_uint<16> stg9_rd95_res = stg9_rd95_select(stg8, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg9_rd95_res);
	hw_uint<16> stg9_rd96_res = stg9_rd96_select(stg8, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg9_rd96_res);
	hw_uint<16> stg9_rd97_res = stg9_rd97_select(stg8, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg9_rd97_res);
	hw_uint<16> stg9_rd98_res = stg9_rd98_select(stg8, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg9_rd98_res);
	hw_uint<16> stg9_rd99_res = stg9_rd99_select(stg8, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg9_rd99_res);
	hw_uint<16> stg9_rd100_res = stg9_rd100_select(stg8, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg9_rd100_res);
	hw_uint<16> stg9_rd101_res = stg9_rd101_select(stg8, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg9_rd101_res);
	hw_uint<16> stg9_rd102_res = stg9_rd102_select(stg8, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg9_rd102_res);
	hw_uint<16> stg9_rd103_res = stg9_rd103_select(stg8, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg9_rd103_res);
	hw_uint<16> stg9_rd104_res = stg9_rd104_select(stg8, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg9_rd104_res);
	hw_uint<16> stg9_rd105_res = stg9_rd105_select(stg8, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg9_rd105_res);
	hw_uint<16> stg9_rd106_res = stg9_rd106_select(stg8, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg9_rd106_res);
	hw_uint<16> stg9_rd107_res = stg9_rd107_select(stg8, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg9_rd107_res);
	hw_uint<16> stg9_rd108_res = stg9_rd108_select(stg8, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg9_rd108_res);
	hw_uint<16> stg9_rd109_res = stg9_rd109_select(stg8, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg9_rd109_res);
	hw_uint<16> stg9_rd110_res = stg9_rd110_select(stg8, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg9_rd110_res);
	hw_uint<16> stg9_rd111_res = stg9_rd111_select(stg8, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg9_rd111_res);
	hw_uint<16> stg9_rd112_res = stg9_rd112_select(stg8, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg9_rd112_res);
	hw_uint<16> stg9_rd113_res = stg9_rd113_select(stg8, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg9_rd113_res);
	hw_uint<16> stg9_rd114_res = stg9_rd114_select(stg8, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg9_rd114_res);
	hw_uint<16> stg9_rd115_res = stg9_rd115_select(stg8, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg9_rd115_res);
	hw_uint<16> stg9_rd116_res = stg9_rd116_select(stg8, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg9_rd116_res);
	hw_uint<16> stg9_rd117_res = stg9_rd117_select(stg8, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg9_rd117_res);
	hw_uint<16> stg9_rd118_res = stg9_rd118_select(stg8, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg9_rd118_res);
	hw_uint<16> stg9_rd119_res = stg9_rd119_select(stg8, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg9_rd119_res);
	hw_uint<16> stg9_rd120_res = stg9_rd120_select(stg8, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg9_rd120_res);
	hw_uint<16> stg9_rd121_res = stg9_rd121_select(stg8, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg9_rd121_res);
	hw_uint<16> stg9_rd122_res = stg9_rd122_select(stg8, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg9_rd122_res);
	hw_uint<16> stg9_rd123_res = stg9_rd123_select(stg8, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg9_rd123_res);
	hw_uint<16> stg9_rd124_res = stg9_rd124_select(stg8, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg9_rd124_res);
	hw_uint<16> stg9_rd125_res = stg9_rd125_select(stg8, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg9_rd125_res);
	hw_uint<16> stg9_rd126_res = stg9_rd126_select(stg8, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg9_rd126_res);
	hw_uint<16> stg9_rd127_res = stg9_rd127_select(stg8, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg9_rd127_res);
	return result;
}

struct stg9_stg9_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[-288, 2208], [0, 1088]}
	// Capacity: 82
	// # of read delays: 4
  // 0, 1, 80, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 78> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_79() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_80() {
		return f4;
	}

	inline hw_uint<16> peek_81() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 78
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 78 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[-287, 2177], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[-278, 2186], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[-277, 2187], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[-276, 2188], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[-275, 2189], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[-274, 2190], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[-273, 2191], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[-272, 2192], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[-271, 2193], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[-270, 2194], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[-269, 2195], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[-286, 2178], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[-268, 2196], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[-267, 2197], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[-266, 2198], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[-265, 2199], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[-264, 2200], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[-263, 2201], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[-262, 2202], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[-261, 2203], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[-260, 2204], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[-259, 2205], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[-285, 2179], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[-258, 2206], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[-289, 2207], [0, 1089]}
	// Capacity: 83
	// # of read delays: 4
  // 0, 1, 81, 82
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}

	inline hw_uint<16> peek_82() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[-284, 2180], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[-283, 2181], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[-282, 2182], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[-281, 2183], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[-280, 2184], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[-279, 2185], [0, 1089]}
	// Capacity: 82
	// # of read delays: 3
  // 0, 1, 81
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 79> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_80() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_81() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 79
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 79 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_cache {
  // # of banks: 32
  stg9_stg9_update_0_write0_merged_banks_4_cache stg9_stg9_update_0_write0_merged_banks_4;
  stg9_stg9_update_0_write1_merged_banks_4_cache stg9_stg9_update_0_write1_merged_banks_4;
  stg9_stg9_update_0_write10_merged_banks_4_cache stg9_stg9_update_0_write10_merged_banks_4;
  stg9_stg9_update_0_write11_merged_banks_4_cache stg9_stg9_update_0_write11_merged_banks_4;
  stg9_stg9_update_0_write12_merged_banks_4_cache stg9_stg9_update_0_write12_merged_banks_4;
  stg9_stg9_update_0_write13_merged_banks_4_cache stg9_stg9_update_0_write13_merged_banks_4;
  stg9_stg9_update_0_write14_merged_banks_4_cache stg9_stg9_update_0_write14_merged_banks_4;
  stg9_stg9_update_0_write15_merged_banks_4_cache stg9_stg9_update_0_write15_merged_banks_4;
  stg9_stg9_update_0_write16_merged_banks_4_cache stg9_stg9_update_0_write16_merged_banks_4;
  stg9_stg9_update_0_write17_merged_banks_4_cache stg9_stg9_update_0_write17_merged_banks_4;
  stg9_stg9_update_0_write18_merged_banks_4_cache stg9_stg9_update_0_write18_merged_banks_4;
  stg9_stg9_update_0_write19_merged_banks_4_cache stg9_stg9_update_0_write19_merged_banks_4;
  stg9_stg9_update_0_write2_merged_banks_4_cache stg9_stg9_update_0_write2_merged_banks_4;
  stg9_stg9_update_0_write20_merged_banks_4_cache stg9_stg9_update_0_write20_merged_banks_4;
  stg9_stg9_update_0_write21_merged_banks_4_cache stg9_stg9_update_0_write21_merged_banks_4;
  stg9_stg9_update_0_write22_merged_banks_4_cache stg9_stg9_update_0_write22_merged_banks_4;
  stg9_stg9_update_0_write23_merged_banks_4_cache stg9_stg9_update_0_write23_merged_banks_4;
  stg9_stg9_update_0_write24_merged_banks_4_cache stg9_stg9_update_0_write24_merged_banks_4;
  stg9_stg9_update_0_write25_merged_banks_4_cache stg9_stg9_update_0_write25_merged_banks_4;
  stg9_stg9_update_0_write26_merged_banks_4_cache stg9_stg9_update_0_write26_merged_banks_4;
  stg9_stg9_update_0_write27_merged_banks_4_cache stg9_stg9_update_0_write27_merged_banks_4;
  stg9_stg9_update_0_write28_merged_banks_4_cache stg9_stg9_update_0_write28_merged_banks_4;
  stg9_stg9_update_0_write29_merged_banks_4_cache stg9_stg9_update_0_write29_merged_banks_4;
  stg9_stg9_update_0_write3_merged_banks_4_cache stg9_stg9_update_0_write3_merged_banks_4;
  stg9_stg9_update_0_write30_merged_banks_4_cache stg9_stg9_update_0_write30_merged_banks_4;
  stg9_stg9_update_0_write31_merged_banks_4_cache stg9_stg9_update_0_write31_merged_banks_4;
  stg9_stg9_update_0_write4_merged_banks_4_cache stg9_stg9_update_0_write4_merged_banks_4;
  stg9_stg9_update_0_write5_merged_banks_4_cache stg9_stg9_update_0_write5_merged_banks_4;
  stg9_stg9_update_0_write6_merged_banks_4_cache stg9_stg9_update_0_write6_merged_banks_4;
  stg9_stg9_update_0_write7_merged_banks_4_cache stg9_stg9_update_0_write7_merged_banks_4;
  stg9_stg9_update_0_write8_merged_banks_4_cache stg9_stg9_update_0_write8_merged_banks_4;
  stg9_stg9_update_0_write9_merged_banks_4_cache stg9_stg9_update_0_write9_merged_banks_4;
};



inline void stg9_stg9_update_0_write0_write(hw_uint<16>& stg9_stg9_update_0_write0, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write0_merged_banks_4.push(stg9_stg9_update_0_write0);
}

inline void stg9_stg9_update_0_write1_write(hw_uint<16>& stg9_stg9_update_0_write1, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write1_merged_banks_4.push(stg9_stg9_update_0_write1);
}

inline void stg9_stg9_update_0_write10_write(hw_uint<16>& stg9_stg9_update_0_write10, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write10_merged_banks_4.push(stg9_stg9_update_0_write10);
}

inline void stg9_stg9_update_0_write11_write(hw_uint<16>& stg9_stg9_update_0_write11, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write11_merged_banks_4.push(stg9_stg9_update_0_write11);
}

inline void stg9_stg9_update_0_write12_write(hw_uint<16>& stg9_stg9_update_0_write12, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write12_merged_banks_4.push(stg9_stg9_update_0_write12);
}

inline void stg9_stg9_update_0_write13_write(hw_uint<16>& stg9_stg9_update_0_write13, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write13_merged_banks_4.push(stg9_stg9_update_0_write13);
}

inline void stg9_stg9_update_0_write14_write(hw_uint<16>& stg9_stg9_update_0_write14, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write14_merged_banks_4.push(stg9_stg9_update_0_write14);
}

inline void stg9_stg9_update_0_write15_write(hw_uint<16>& stg9_stg9_update_0_write15, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write15_merged_banks_4.push(stg9_stg9_update_0_write15);
}

inline void stg9_stg9_update_0_write16_write(hw_uint<16>& stg9_stg9_update_0_write16, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write16_merged_banks_4.push(stg9_stg9_update_0_write16);
}

inline void stg9_stg9_update_0_write17_write(hw_uint<16>& stg9_stg9_update_0_write17, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write17_merged_banks_4.push(stg9_stg9_update_0_write17);
}

inline void stg9_stg9_update_0_write18_write(hw_uint<16>& stg9_stg9_update_0_write18, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write18_merged_banks_4.push(stg9_stg9_update_0_write18);
}

inline void stg9_stg9_update_0_write19_write(hw_uint<16>& stg9_stg9_update_0_write19, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write19_merged_banks_4.push(stg9_stg9_update_0_write19);
}

inline void stg9_stg9_update_0_write2_write(hw_uint<16>& stg9_stg9_update_0_write2, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write2_merged_banks_4.push(stg9_stg9_update_0_write2);
}

inline void stg9_stg9_update_0_write20_write(hw_uint<16>& stg9_stg9_update_0_write20, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write20_merged_banks_4.push(stg9_stg9_update_0_write20);
}

inline void stg9_stg9_update_0_write21_write(hw_uint<16>& stg9_stg9_update_0_write21, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write21_merged_banks_4.push(stg9_stg9_update_0_write21);
}

inline void stg9_stg9_update_0_write22_write(hw_uint<16>& stg9_stg9_update_0_write22, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write22_merged_banks_4.push(stg9_stg9_update_0_write22);
}

inline void stg9_stg9_update_0_write23_write(hw_uint<16>& stg9_stg9_update_0_write23, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write23_merged_banks_4.push(stg9_stg9_update_0_write23);
}

inline void stg9_stg9_update_0_write24_write(hw_uint<16>& stg9_stg9_update_0_write24, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write24_merged_banks_4.push(stg9_stg9_update_0_write24);
}

inline void stg9_stg9_update_0_write25_write(hw_uint<16>& stg9_stg9_update_0_write25, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write25_merged_banks_4.push(stg9_stg9_update_0_write25);
}

inline void stg9_stg9_update_0_write26_write(hw_uint<16>& stg9_stg9_update_0_write26, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write26_merged_banks_4.push(stg9_stg9_update_0_write26);
}

inline void stg9_stg9_update_0_write27_write(hw_uint<16>& stg9_stg9_update_0_write27, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write27_merged_banks_4.push(stg9_stg9_update_0_write27);
}

inline void stg9_stg9_update_0_write28_write(hw_uint<16>& stg9_stg9_update_0_write28, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write28_merged_banks_4.push(stg9_stg9_update_0_write28);
}

inline void stg9_stg9_update_0_write29_write(hw_uint<16>& stg9_stg9_update_0_write29, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write29_merged_banks_4.push(stg9_stg9_update_0_write29);
}

inline void stg9_stg9_update_0_write3_write(hw_uint<16>& stg9_stg9_update_0_write3, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write3_merged_banks_4.push(stg9_stg9_update_0_write3);
}

inline void stg9_stg9_update_0_write30_write(hw_uint<16>& stg9_stg9_update_0_write30, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write30_merged_banks_4.push(stg9_stg9_update_0_write30);
}

inline void stg9_stg9_update_0_write31_write(hw_uint<16>& stg9_stg9_update_0_write31, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write31_merged_banks_4.push(stg9_stg9_update_0_write31);
}

inline void stg9_stg9_update_0_write4_write(hw_uint<16>& stg9_stg9_update_0_write4, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write4_merged_banks_4.push(stg9_stg9_update_0_write4);
}

inline void stg9_stg9_update_0_write5_write(hw_uint<16>& stg9_stg9_update_0_write5, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write5_merged_banks_4.push(stg9_stg9_update_0_write5);
}

inline void stg9_stg9_update_0_write6_write(hw_uint<16>& stg9_stg9_update_0_write6, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write6_merged_banks_4.push(stg9_stg9_update_0_write6);
}

inline void stg9_stg9_update_0_write7_write(hw_uint<16>& stg9_stg9_update_0_write7, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write7_merged_banks_4.push(stg9_stg9_update_0_write7);
}

inline void stg9_stg9_update_0_write8_write(hw_uint<16>& stg9_stg9_update_0_write8, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write8_merged_banks_4.push(stg9_stg9_update_0_write8);
}

inline void stg9_stg9_update_0_write9_write(hw_uint<16>& stg9_stg9_update_0_write9, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  stg9.stg9_stg9_update_0_write9_merged_banks_4.push(stg9_stg9_update_0_write9);
}

inline hw_uint<16> stg10_rd0_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd0 read pattern: { stg10_update_0[d0, d1] -> stg9[-1 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write31 = stg9.stg9_stg9_update_0_write31_merged_banks_4.peek_82();
  return value_stg9_stg9_update_0_write31;
  return 0;
}

inline hw_uint<16> stg10_rd1_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd1 read pattern: { stg10_update_0[d0, d1] -> stg9[32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write0 = stg9.stg9_stg9_update_0_write0_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write0;
  return 0;
}

inline hw_uint<16> stg10_rd10_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd10 read pattern: { stg10_update_0[d0, d1] -> stg9[2 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write2 = stg9.stg9_stg9_update_0_write2_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write2;
  return 0;
}

inline hw_uint<16> stg10_rd100_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd100 read pattern: { stg10_update_0[d0, d1] -> stg9[24 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write24 = stg9.stg9_stg9_update_0_write24_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write24;
  return 0;
}

inline hw_uint<16> stg10_rd101_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd101 read pattern: { stg10_update_0[d0, d1] -> stg9[25 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write25 = stg9.stg9_stg9_update_0_write25_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write25;
  return 0;
}

inline hw_uint<16> stg10_rd102_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd102 read pattern: { stg10_update_0[d0, d1] -> stg9[25 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write25 = stg9.stg9_stg9_update_0_write25_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write25;
  return 0;
}

inline hw_uint<16> stg10_rd103_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd103 read pattern: { stg10_update_0[d0, d1] -> stg9[26 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write26 = stg9.stg9_stg9_update_0_write26_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write26;
  return 0;
}

inline hw_uint<16> stg10_rd104_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd104 read pattern: { stg10_update_0[d0, d1] -> stg9[25 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write25 = stg9.stg9_stg9_update_0_write25_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write25;
  return 0;
}

inline hw_uint<16> stg10_rd105_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd105 read pattern: { stg10_update_0[d0, d1] -> stg9[26 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write26 = stg9.stg9_stg9_update_0_write26_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write26;
  return 0;
}

inline hw_uint<16> stg10_rd106_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd106 read pattern: { stg10_update_0[d0, d1] -> stg9[26 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write26 = stg9.stg9_stg9_update_0_write26_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write26;
  return 0;
}

inline hw_uint<16> stg10_rd107_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd107 read pattern: { stg10_update_0[d0, d1] -> stg9[27 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write27 = stg9.stg9_stg9_update_0_write27_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write27;
  return 0;
}

inline hw_uint<16> stg10_rd108_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd108 read pattern: { stg10_update_0[d0, d1] -> stg9[26 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write26 = stg9.stg9_stg9_update_0_write26_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write26;
  return 0;
}

inline hw_uint<16> stg10_rd109_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd109 read pattern: { stg10_update_0[d0, d1] -> stg9[27 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write27 = stg9.stg9_stg9_update_0_write27_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write27;
  return 0;
}

inline hw_uint<16> stg10_rd11_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd11 read pattern: { stg10_update_0[d0, d1] -> stg9[3 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write3 = stg9.stg9_stg9_update_0_write3_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write3;
  return 0;
}

inline hw_uint<16> stg10_rd110_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd110 read pattern: { stg10_update_0[d0, d1] -> stg9[27 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write27 = stg9.stg9_stg9_update_0_write27_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write27;
  return 0;
}

inline hw_uint<16> stg10_rd111_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd111 read pattern: { stg10_update_0[d0, d1] -> stg9[28 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write28 = stg9.stg9_stg9_update_0_write28_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write28;
  return 0;
}

inline hw_uint<16> stg10_rd112_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd112 read pattern: { stg10_update_0[d0, d1] -> stg9[27 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write27 = stg9.stg9_stg9_update_0_write27_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write27;
  return 0;
}

inline hw_uint<16> stg10_rd113_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd113 read pattern: { stg10_update_0[d0, d1] -> stg9[28 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write28 = stg9.stg9_stg9_update_0_write28_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write28;
  return 0;
}

inline hw_uint<16> stg10_rd114_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd114 read pattern: { stg10_update_0[d0, d1] -> stg9[28 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write28 = stg9.stg9_stg9_update_0_write28_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write28;
  return 0;
}

inline hw_uint<16> stg10_rd115_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd115 read pattern: { stg10_update_0[d0, d1] -> stg9[29 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write29 = stg9.stg9_stg9_update_0_write29_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write29;
  return 0;
}

inline hw_uint<16> stg10_rd116_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd116 read pattern: { stg10_update_0[d0, d1] -> stg9[28 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write28 = stg9.stg9_stg9_update_0_write28_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write28;
  return 0;
}

inline hw_uint<16> stg10_rd117_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd117 read pattern: { stg10_update_0[d0, d1] -> stg9[29 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write29 = stg9.stg9_stg9_update_0_write29_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write29;
  return 0;
}

inline hw_uint<16> stg10_rd118_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd118 read pattern: { stg10_update_0[d0, d1] -> stg9[29 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write29 = stg9.stg9_stg9_update_0_write29_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write29;
  return 0;
}

inline hw_uint<16> stg10_rd119_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd119 read pattern: { stg10_update_0[d0, d1] -> stg9[30 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write30 = stg9.stg9_stg9_update_0_write30_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write30;
  return 0;
}

inline hw_uint<16> stg10_rd12_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd12 read pattern: { stg10_update_0[d0, d1] -> stg9[2 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write2 = stg9.stg9_stg9_update_0_write2_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write2;
  return 0;
}

inline hw_uint<16> stg10_rd120_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd120 read pattern: { stg10_update_0[d0, d1] -> stg9[29 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write29 = stg9.stg9_stg9_update_0_write29_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write29;
  return 0;
}

inline hw_uint<16> stg10_rd121_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd121 read pattern: { stg10_update_0[d0, d1] -> stg9[30 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write30 = stg9.stg9_stg9_update_0_write30_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write30;
  return 0;
}

inline hw_uint<16> stg10_rd122_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd122 read pattern: { stg10_update_0[d0, d1] -> stg9[30 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write30 = stg9.stg9_stg9_update_0_write30_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write30;
  return 0;
}

inline hw_uint<16> stg10_rd123_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd123 read pattern: { stg10_update_0[d0, d1] -> stg9[31 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write31 = stg9.stg9_stg9_update_0_write31_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write31;
  return 0;
}

inline hw_uint<16> stg10_rd124_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd124 read pattern: { stg10_update_0[d0, d1] -> stg9[30 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write30 = stg9.stg9_stg9_update_0_write30_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write30;
  return 0;
}

inline hw_uint<16> stg10_rd125_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd125 read pattern: { stg10_update_0[d0, d1] -> stg9[31 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write31 = stg9.stg9_stg9_update_0_write31_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write31;
  return 0;
}

inline hw_uint<16> stg10_rd126_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd126 read pattern: { stg10_update_0[d0, d1] -> stg9[31 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write31 = stg9.stg9_stg9_update_0_write31_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write31;
  return 0;
}

inline hw_uint<16> stg10_rd127_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd127 read pattern: { stg10_update_0[d0, d1] -> stg9[32 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write0 = stg9.stg9_stg9_update_0_write0_merged_banks_4.peek_80();
  return value_stg9_stg9_update_0_write0;
  return 0;
}

inline hw_uint<16> stg10_rd13_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd13 read pattern: { stg10_update_0[d0, d1] -> stg9[3 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write3 = stg9.stg9_stg9_update_0_write3_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write3;
  return 0;
}

inline hw_uint<16> stg10_rd14_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd14 read pattern: { stg10_update_0[d0, d1] -> stg9[3 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write3 = stg9.stg9_stg9_update_0_write3_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write3;
  return 0;
}

inline hw_uint<16> stg10_rd15_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd15 read pattern: { stg10_update_0[d0, d1] -> stg9[4 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write4 = stg9.stg9_stg9_update_0_write4_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write4;
  return 0;
}

inline hw_uint<16> stg10_rd16_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd16 read pattern: { stg10_update_0[d0, d1] -> stg9[3 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write3 = stg9.stg9_stg9_update_0_write3_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write3;
  return 0;
}

inline hw_uint<16> stg10_rd17_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd17 read pattern: { stg10_update_0[d0, d1] -> stg9[4 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write4 = stg9.stg9_stg9_update_0_write4_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write4;
  return 0;
}

inline hw_uint<16> stg10_rd18_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd18 read pattern: { stg10_update_0[d0, d1] -> stg9[4 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write4 = stg9.stg9_stg9_update_0_write4_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write4;
  return 0;
}

inline hw_uint<16> stg10_rd19_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd19 read pattern: { stg10_update_0[d0, d1] -> stg9[5 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write5 = stg9.stg9_stg9_update_0_write5_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write5;
  return 0;
}

inline hw_uint<16> stg10_rd2_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd2 read pattern: { stg10_update_0[d0, d1] -> stg9[32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write0 = stg9.stg9_stg9_update_0_write0_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write0;
  return 0;
}

inline hw_uint<16> stg10_rd20_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd20 read pattern: { stg10_update_0[d0, d1] -> stg9[4 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write4 = stg9.stg9_stg9_update_0_write4_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write4;
  return 0;
}

inline hw_uint<16> stg10_rd21_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd21 read pattern: { stg10_update_0[d0, d1] -> stg9[5 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write5 = stg9.stg9_stg9_update_0_write5_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write5;
  return 0;
}

inline hw_uint<16> stg10_rd22_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd22 read pattern: { stg10_update_0[d0, d1] -> stg9[5 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write5 = stg9.stg9_stg9_update_0_write5_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write5;
  return 0;
}

inline hw_uint<16> stg10_rd23_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd23 read pattern: { stg10_update_0[d0, d1] -> stg9[6 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write6 = stg9.stg9_stg9_update_0_write6_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write6;
  return 0;
}

inline hw_uint<16> stg10_rd24_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd24 read pattern: { stg10_update_0[d0, d1] -> stg9[5 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write5 = stg9.stg9_stg9_update_0_write5_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write5;
  return 0;
}

inline hw_uint<16> stg10_rd25_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd25 read pattern: { stg10_update_0[d0, d1] -> stg9[6 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write6 = stg9.stg9_stg9_update_0_write6_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write6;
  return 0;
}

inline hw_uint<16> stg10_rd26_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd26 read pattern: { stg10_update_0[d0, d1] -> stg9[6 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write6 = stg9.stg9_stg9_update_0_write6_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write6;
  return 0;
}

inline hw_uint<16> stg10_rd27_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd27 read pattern: { stg10_update_0[d0, d1] -> stg9[7 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write7 = stg9.stg9_stg9_update_0_write7_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write7;
  return 0;
}

inline hw_uint<16> stg10_rd28_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd28 read pattern: { stg10_update_0[d0, d1] -> stg9[6 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write6 = stg9.stg9_stg9_update_0_write6_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write6;
  return 0;
}

inline hw_uint<16> stg10_rd29_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd29 read pattern: { stg10_update_0[d0, d1] -> stg9[7 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write7 = stg9.stg9_stg9_update_0_write7_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write7;
  return 0;
}

inline hw_uint<16> stg10_rd3_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd3 read pattern: { stg10_update_0[d0, d1] -> stg9[1 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write1 = stg9.stg9_stg9_update_0_write1_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write1;
  return 0;
}

inline hw_uint<16> stg10_rd30_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd30 read pattern: { stg10_update_0[d0, d1] -> stg9[7 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write7 = stg9.stg9_stg9_update_0_write7_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write7;
  return 0;
}

inline hw_uint<16> stg10_rd31_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd31 read pattern: { stg10_update_0[d0, d1] -> stg9[8 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write8 = stg9.stg9_stg9_update_0_write8_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write8;
  return 0;
}

inline hw_uint<16> stg10_rd32_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd32 read pattern: { stg10_update_0[d0, d1] -> stg9[7 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write7 = stg9.stg9_stg9_update_0_write7_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write7;
  return 0;
}

inline hw_uint<16> stg10_rd33_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd33 read pattern: { stg10_update_0[d0, d1] -> stg9[8 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write8 = stg9.stg9_stg9_update_0_write8_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write8;
  return 0;
}

inline hw_uint<16> stg10_rd34_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd34 read pattern: { stg10_update_0[d0, d1] -> stg9[8 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write8 = stg9.stg9_stg9_update_0_write8_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write8;
  return 0;
}

inline hw_uint<16> stg10_rd35_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd35 read pattern: { stg10_update_0[d0, d1] -> stg9[9 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write9 = stg9.stg9_stg9_update_0_write9_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write9;
  return 0;
}

inline hw_uint<16> stg10_rd36_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd36 read pattern: { stg10_update_0[d0, d1] -> stg9[8 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write8 = stg9.stg9_stg9_update_0_write8_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write8;
  return 0;
}

inline hw_uint<16> stg10_rd37_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd37 read pattern: { stg10_update_0[d0, d1] -> stg9[9 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write9 = stg9.stg9_stg9_update_0_write9_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write9;
  return 0;
}

inline hw_uint<16> stg10_rd38_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd38 read pattern: { stg10_update_0[d0, d1] -> stg9[9 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write9 = stg9.stg9_stg9_update_0_write9_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write9;
  return 0;
}

inline hw_uint<16> stg10_rd39_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd39 read pattern: { stg10_update_0[d0, d1] -> stg9[10 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write10 = stg9.stg9_stg9_update_0_write10_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write10;
  return 0;
}

inline hw_uint<16> stg10_rd4_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd4 read pattern: { stg10_update_0[d0, d1] -> stg9[32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write0 = stg9.stg9_stg9_update_0_write0_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write0;
  return 0;
}

inline hw_uint<16> stg10_rd40_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd40 read pattern: { stg10_update_0[d0, d1] -> stg9[9 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write9 = stg9.stg9_stg9_update_0_write9_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write9;
  return 0;
}

inline hw_uint<16> stg10_rd41_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd41 read pattern: { stg10_update_0[d0, d1] -> stg9[10 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write10 = stg9.stg9_stg9_update_0_write10_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write10;
  return 0;
}

inline hw_uint<16> stg10_rd42_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd42 read pattern: { stg10_update_0[d0, d1] -> stg9[10 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write10 = stg9.stg9_stg9_update_0_write10_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write10;
  return 0;
}

inline hw_uint<16> stg10_rd43_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd43 read pattern: { stg10_update_0[d0, d1] -> stg9[11 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write11 = stg9.stg9_stg9_update_0_write11_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write11;
  return 0;
}

inline hw_uint<16> stg10_rd44_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd44 read pattern: { stg10_update_0[d0, d1] -> stg9[10 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write10 = stg9.stg9_stg9_update_0_write10_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write10;
  return 0;
}

inline hw_uint<16> stg10_rd45_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd45 read pattern: { stg10_update_0[d0, d1] -> stg9[11 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write11 = stg9.stg9_stg9_update_0_write11_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write11;
  return 0;
}

inline hw_uint<16> stg10_rd46_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd46 read pattern: { stg10_update_0[d0, d1] -> stg9[11 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write11 = stg9.stg9_stg9_update_0_write11_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write11;
  return 0;
}

inline hw_uint<16> stg10_rd47_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd47 read pattern: { stg10_update_0[d0, d1] -> stg9[12 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write12 = stg9.stg9_stg9_update_0_write12_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write12;
  return 0;
}

inline hw_uint<16> stg10_rd48_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd48 read pattern: { stg10_update_0[d0, d1] -> stg9[11 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write11 = stg9.stg9_stg9_update_0_write11_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write11;
  return 0;
}

inline hw_uint<16> stg10_rd49_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd49 read pattern: { stg10_update_0[d0, d1] -> stg9[12 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write12 = stg9.stg9_stg9_update_0_write12_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write12;
  return 0;
}

inline hw_uint<16> stg10_rd5_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd5 read pattern: { stg10_update_0[d0, d1] -> stg9[1 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write1 = stg9.stg9_stg9_update_0_write1_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write1;
  return 0;
}

inline hw_uint<16> stg10_rd50_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd50 read pattern: { stg10_update_0[d0, d1] -> stg9[12 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write12 = stg9.stg9_stg9_update_0_write12_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write12;
  return 0;
}

inline hw_uint<16> stg10_rd51_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd51 read pattern: { stg10_update_0[d0, d1] -> stg9[13 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write13 = stg9.stg9_stg9_update_0_write13_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write13;
  return 0;
}

inline hw_uint<16> stg10_rd52_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd52 read pattern: { stg10_update_0[d0, d1] -> stg9[12 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write12 = stg9.stg9_stg9_update_0_write12_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write12;
  return 0;
}

inline hw_uint<16> stg10_rd53_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd53 read pattern: { stg10_update_0[d0, d1] -> stg9[13 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write13 = stg9.stg9_stg9_update_0_write13_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write13;
  return 0;
}

inline hw_uint<16> stg10_rd54_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd54 read pattern: { stg10_update_0[d0, d1] -> stg9[13 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write13 = stg9.stg9_stg9_update_0_write13_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write13;
  return 0;
}

inline hw_uint<16> stg10_rd55_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd55 read pattern: { stg10_update_0[d0, d1] -> stg9[14 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write14 = stg9.stg9_stg9_update_0_write14_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write14;
  return 0;
}

inline hw_uint<16> stg10_rd56_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd56 read pattern: { stg10_update_0[d0, d1] -> stg9[13 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write13 = stg9.stg9_stg9_update_0_write13_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write13;
  return 0;
}

inline hw_uint<16> stg10_rd57_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd57 read pattern: { stg10_update_0[d0, d1] -> stg9[14 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write14 = stg9.stg9_stg9_update_0_write14_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write14;
  return 0;
}

inline hw_uint<16> stg10_rd58_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd58 read pattern: { stg10_update_0[d0, d1] -> stg9[14 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write14 = stg9.stg9_stg9_update_0_write14_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write14;
  return 0;
}

inline hw_uint<16> stg10_rd59_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd59 read pattern: { stg10_update_0[d0, d1] -> stg9[15 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write15 = stg9.stg9_stg9_update_0_write15_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write15;
  return 0;
}

inline hw_uint<16> stg10_rd6_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd6 read pattern: { stg10_update_0[d0, d1] -> stg9[1 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write1 = stg9.stg9_stg9_update_0_write1_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write1;
  return 0;
}

inline hw_uint<16> stg10_rd60_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd60 read pattern: { stg10_update_0[d0, d1] -> stg9[14 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write14 = stg9.stg9_stg9_update_0_write14_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write14;
  return 0;
}

inline hw_uint<16> stg10_rd61_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd61 read pattern: { stg10_update_0[d0, d1] -> stg9[15 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write15 = stg9.stg9_stg9_update_0_write15_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write15;
  return 0;
}

inline hw_uint<16> stg10_rd62_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd62 read pattern: { stg10_update_0[d0, d1] -> stg9[15 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write15 = stg9.stg9_stg9_update_0_write15_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write15;
  return 0;
}

inline hw_uint<16> stg10_rd63_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd63 read pattern: { stg10_update_0[d0, d1] -> stg9[16 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write16 = stg9.stg9_stg9_update_0_write16_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write16;
  return 0;
}

inline hw_uint<16> stg10_rd64_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd64 read pattern: { stg10_update_0[d0, d1] -> stg9[15 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write15 = stg9.stg9_stg9_update_0_write15_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write15;
  return 0;
}

inline hw_uint<16> stg10_rd65_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd65 read pattern: { stg10_update_0[d0, d1] -> stg9[16 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write16 = stg9.stg9_stg9_update_0_write16_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write16;
  return 0;
}

inline hw_uint<16> stg10_rd66_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd66 read pattern: { stg10_update_0[d0, d1] -> stg9[16 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write16 = stg9.stg9_stg9_update_0_write16_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write16;
  return 0;
}

inline hw_uint<16> stg10_rd67_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd67 read pattern: { stg10_update_0[d0, d1] -> stg9[17 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write17 = stg9.stg9_stg9_update_0_write17_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write17;
  return 0;
}

inline hw_uint<16> stg10_rd68_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd68 read pattern: { stg10_update_0[d0, d1] -> stg9[16 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write16 = stg9.stg9_stg9_update_0_write16_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write16;
  return 0;
}

inline hw_uint<16> stg10_rd69_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd69 read pattern: { stg10_update_0[d0, d1] -> stg9[17 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write17 = stg9.stg9_stg9_update_0_write17_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write17;
  return 0;
}

inline hw_uint<16> stg10_rd7_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd7 read pattern: { stg10_update_0[d0, d1] -> stg9[2 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write2 = stg9.stg9_stg9_update_0_write2_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write2;
  return 0;
}

inline hw_uint<16> stg10_rd70_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd70 read pattern: { stg10_update_0[d0, d1] -> stg9[17 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write17 = stg9.stg9_stg9_update_0_write17_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write17;
  return 0;
}

inline hw_uint<16> stg10_rd71_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd71 read pattern: { stg10_update_0[d0, d1] -> stg9[18 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write18 = stg9.stg9_stg9_update_0_write18_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write18;
  return 0;
}

inline hw_uint<16> stg10_rd72_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd72 read pattern: { stg10_update_0[d0, d1] -> stg9[17 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write17 = stg9.stg9_stg9_update_0_write17_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write17;
  return 0;
}

inline hw_uint<16> stg10_rd73_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd73 read pattern: { stg10_update_0[d0, d1] -> stg9[18 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write18 = stg9.stg9_stg9_update_0_write18_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write18;
  return 0;
}

inline hw_uint<16> stg10_rd74_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd74 read pattern: { stg10_update_0[d0, d1] -> stg9[18 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write18 = stg9.stg9_stg9_update_0_write18_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write18;
  return 0;
}

inline hw_uint<16> stg10_rd75_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd75 read pattern: { stg10_update_0[d0, d1] -> stg9[19 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write19 = stg9.stg9_stg9_update_0_write19_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write19;
  return 0;
}

inline hw_uint<16> stg10_rd76_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd76 read pattern: { stg10_update_0[d0, d1] -> stg9[18 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write18 = stg9.stg9_stg9_update_0_write18_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write18;
  return 0;
}

inline hw_uint<16> stg10_rd77_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd77 read pattern: { stg10_update_0[d0, d1] -> stg9[19 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write19 = stg9.stg9_stg9_update_0_write19_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write19;
  return 0;
}

inline hw_uint<16> stg10_rd78_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd78 read pattern: { stg10_update_0[d0, d1] -> stg9[19 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write19 = stg9.stg9_stg9_update_0_write19_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write19;
  return 0;
}

inline hw_uint<16> stg10_rd79_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd79 read pattern: { stg10_update_0[d0, d1] -> stg9[20 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write20 = stg9.stg9_stg9_update_0_write20_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write20;
  return 0;
}

inline hw_uint<16> stg10_rd8_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd8 read pattern: { stg10_update_0[d0, d1] -> stg9[1 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write1 = stg9.stg9_stg9_update_0_write1_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write1;
  return 0;
}

inline hw_uint<16> stg10_rd80_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd80 read pattern: { stg10_update_0[d0, d1] -> stg9[19 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write19 = stg9.stg9_stg9_update_0_write19_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write19;
  return 0;
}

inline hw_uint<16> stg10_rd81_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd81 read pattern: { stg10_update_0[d0, d1] -> stg9[20 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write20 = stg9.stg9_stg9_update_0_write20_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write20;
  return 0;
}

inline hw_uint<16> stg10_rd82_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd82 read pattern: { stg10_update_0[d0, d1] -> stg9[20 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write20 = stg9.stg9_stg9_update_0_write20_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write20;
  return 0;
}

inline hw_uint<16> stg10_rd83_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd83 read pattern: { stg10_update_0[d0, d1] -> stg9[21 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write21 = stg9.stg9_stg9_update_0_write21_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write21;
  return 0;
}

inline hw_uint<16> stg10_rd84_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd84 read pattern: { stg10_update_0[d0, d1] -> stg9[20 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write20 = stg9.stg9_stg9_update_0_write20_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write20;
  return 0;
}

inline hw_uint<16> stg10_rd85_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd85 read pattern: { stg10_update_0[d0, d1] -> stg9[21 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write21 = stg9.stg9_stg9_update_0_write21_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write21;
  return 0;
}

inline hw_uint<16> stg10_rd86_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd86 read pattern: { stg10_update_0[d0, d1] -> stg9[21 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write21 = stg9.stg9_stg9_update_0_write21_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write21;
  return 0;
}

inline hw_uint<16> stg10_rd87_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd87 read pattern: { stg10_update_0[d0, d1] -> stg9[22 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write22 = stg9.stg9_stg9_update_0_write22_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write22;
  return 0;
}

inline hw_uint<16> stg10_rd88_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd88 read pattern: { stg10_update_0[d0, d1] -> stg9[21 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write21 = stg9.stg9_stg9_update_0_write21_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write21;
  return 0;
}

inline hw_uint<16> stg10_rd89_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd89 read pattern: { stg10_update_0[d0, d1] -> stg9[22 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write22 = stg9.stg9_stg9_update_0_write22_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write22;
  return 0;
}

inline hw_uint<16> stg10_rd9_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd9 read pattern: { stg10_update_0[d0, d1] -> stg9[2 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write2 = stg9.stg9_stg9_update_0_write2_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write2;
  return 0;
}

inline hw_uint<16> stg10_rd90_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd90 read pattern: { stg10_update_0[d0, d1] -> stg9[22 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write22 = stg9.stg9_stg9_update_0_write22_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write22;
  return 0;
}

inline hw_uint<16> stg10_rd91_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd91 read pattern: { stg10_update_0[d0, d1] -> stg9[23 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write23 = stg9.stg9_stg9_update_0_write23_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write23;
  return 0;
}

inline hw_uint<16> stg10_rd92_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd92 read pattern: { stg10_update_0[d0, d1] -> stg9[22 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write22 = stg9.stg9_stg9_update_0_write22_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write22;
  return 0;
}

inline hw_uint<16> stg10_rd93_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd93 read pattern: { stg10_update_0[d0, d1] -> stg9[23 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write23 = stg9.stg9_stg9_update_0_write23_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write23;
  return 0;
}

inline hw_uint<16> stg10_rd94_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd94 read pattern: { stg10_update_0[d0, d1] -> stg9[23 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write23 = stg9.stg9_stg9_update_0_write23_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write23;
  return 0;
}

inline hw_uint<16> stg10_rd95_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd95 read pattern: { stg10_update_0[d0, d1] -> stg9[24 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write24 = stg9.stg9_stg9_update_0_write24_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write24;
  return 0;
}

inline hw_uint<16> stg10_rd96_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd96 read pattern: { stg10_update_0[d0, d1] -> stg9[23 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write23 = stg9.stg9_stg9_update_0_write23_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write23;
  return 0;
}

inline hw_uint<16> stg10_rd97_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd97 read pattern: { stg10_update_0[d0, d1] -> stg9[24 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write24 = stg9.stg9_stg9_update_0_write24_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write24;
  return 0;
}

inline hw_uint<16> stg10_rd98_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd98 read pattern: { stg10_update_0[d0, d1] -> stg9[24 + 32d0, 1 + d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write24 = stg9.stg9_stg9_update_0_write24_merged_banks_4.peek_1();
  return value_stg9_stg9_update_0_write24;
  return 0;
}

inline hw_uint<16> stg10_rd99_select(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_rd99 read pattern: { stg10_update_0[d0, d1] -> stg9[25 + 32d0, d1] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Read schedule : { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
  // Write schedule: { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
  auto value_stg9_stg9_update_0_write25 = stg9.stg9_stg9_update_0_write25_merged_banks_4.peek_81();
  return value_stg9_stg9_update_0_write25;
  return 0;
}

// # of bundles = 2
// stg10_update_0_read
//	stg10_rd0
//	stg10_rd1
//	stg10_rd2
//	stg10_rd3
//	stg10_rd4
//	stg10_rd5
//	stg10_rd6
//	stg10_rd7
//	stg10_rd8
//	stg10_rd9
//	stg10_rd10
//	stg10_rd11
//	stg10_rd12
//	stg10_rd13
//	stg10_rd14
//	stg10_rd15
//	stg10_rd16
//	stg10_rd17
//	stg10_rd18
//	stg10_rd19
//	stg10_rd20
//	stg10_rd21
//	stg10_rd22
//	stg10_rd23
//	stg10_rd24
//	stg10_rd25
//	stg10_rd26
//	stg10_rd27
//	stg10_rd28
//	stg10_rd29
//	stg10_rd30
//	stg10_rd31
//	stg10_rd32
//	stg10_rd33
//	stg10_rd34
//	stg10_rd35
//	stg10_rd36
//	stg10_rd37
//	stg10_rd38
//	stg10_rd39
//	stg10_rd40
//	stg10_rd41
//	stg10_rd42
//	stg10_rd43
//	stg10_rd44
//	stg10_rd45
//	stg10_rd46
//	stg10_rd47
//	stg10_rd48
//	stg10_rd49
//	stg10_rd50
//	stg10_rd51
//	stg10_rd52
//	stg10_rd53
//	stg10_rd54
//	stg10_rd55
//	stg10_rd56
//	stg10_rd57
//	stg10_rd58
//	stg10_rd59
//	stg10_rd60
//	stg10_rd61
//	stg10_rd62
//	stg10_rd63
//	stg10_rd64
//	stg10_rd65
//	stg10_rd66
//	stg10_rd67
//	stg10_rd68
//	stg10_rd69
//	stg10_rd70
//	stg10_rd71
//	stg10_rd72
//	stg10_rd73
//	stg10_rd74
//	stg10_rd75
//	stg10_rd76
//	stg10_rd77
//	stg10_rd78
//	stg10_rd79
//	stg10_rd80
//	stg10_rd81
//	stg10_rd82
//	stg10_rd83
//	stg10_rd84
//	stg10_rd85
//	stg10_rd86
//	stg10_rd87
//	stg10_rd88
//	stg10_rd89
//	stg10_rd90
//	stg10_rd91
//	stg10_rd92
//	stg10_rd93
//	stg10_rd94
//	stg10_rd95
//	stg10_rd96
//	stg10_rd97
//	stg10_rd98
//	stg10_rd99
//	stg10_rd100
//	stg10_rd101
//	stg10_rd102
//	stg10_rd103
//	stg10_rd104
//	stg10_rd105
//	stg10_rd106
//	stg10_rd107
//	stg10_rd108
//	stg10_rd109
//	stg10_rd110
//	stg10_rd111
//	stg10_rd112
//	stg10_rd113
//	stg10_rd114
//	stg10_rd115
//	stg10_rd116
//	stg10_rd117
//	stg10_rd118
//	stg10_rd119
//	stg10_rd120
//	stg10_rd121
//	stg10_rd122
//	stg10_rd123
//	stg10_rd124
//	stg10_rd125
//	stg10_rd126
//	stg10_rd127
inline hw_uint<2048> stg9_stg10_update_0_read_bundle_read(stg9_cache& stg9, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 128
    // stg10_rd0
    // stg10_rd1
    // stg10_rd2
    // stg10_rd3
    // stg10_rd4
    // stg10_rd5
    // stg10_rd6
    // stg10_rd7
    // stg10_rd8
    // stg10_rd9
    // stg10_rd10
    // stg10_rd11
    // stg10_rd12
    // stg10_rd13
    // stg10_rd14
    // stg10_rd15
    // stg10_rd16
    // stg10_rd17
    // stg10_rd18
    // stg10_rd19
    // stg10_rd20
    // stg10_rd21
    // stg10_rd22
    // stg10_rd23
    // stg10_rd24
    // stg10_rd25
    // stg10_rd26
    // stg10_rd27
    // stg10_rd28
    // stg10_rd29
    // stg10_rd30
    // stg10_rd31
    // stg10_rd32
    // stg10_rd33
    // stg10_rd34
    // stg10_rd35
    // stg10_rd36
    // stg10_rd37
    // stg10_rd38
    // stg10_rd39
    // stg10_rd40
    // stg10_rd41
    // stg10_rd42
    // stg10_rd43
    // stg10_rd44
    // stg10_rd45
    // stg10_rd46
    // stg10_rd47
    // stg10_rd48
    // stg10_rd49
    // stg10_rd50
    // stg10_rd51
    // stg10_rd52
    // stg10_rd53
    // stg10_rd54
    // stg10_rd55
    // stg10_rd56
    // stg10_rd57
    // stg10_rd58
    // stg10_rd59
    // stg10_rd60
    // stg10_rd61
    // stg10_rd62
    // stg10_rd63
    // stg10_rd64
    // stg10_rd65
    // stg10_rd66
    // stg10_rd67
    // stg10_rd68
    // stg10_rd69
    // stg10_rd70
    // stg10_rd71
    // stg10_rd72
    // stg10_rd73
    // stg10_rd74
    // stg10_rd75
    // stg10_rd76
    // stg10_rd77
    // stg10_rd78
    // stg10_rd79
    // stg10_rd80
    // stg10_rd81
    // stg10_rd82
    // stg10_rd83
    // stg10_rd84
    // stg10_rd85
    // stg10_rd86
    // stg10_rd87
    // stg10_rd88
    // stg10_rd89
    // stg10_rd90
    // stg10_rd91
    // stg10_rd92
    // stg10_rd93
    // stg10_rd94
    // stg10_rd95
    // stg10_rd96
    // stg10_rd97
    // stg10_rd98
    // stg10_rd99
    // stg10_rd100
    // stg10_rd101
    // stg10_rd102
    // stg10_rd103
    // stg10_rd104
    // stg10_rd105
    // stg10_rd106
    // stg10_rd107
    // stg10_rd108
    // stg10_rd109
    // stg10_rd110
    // stg10_rd111
    // stg10_rd112
    // stg10_rd113
    // stg10_rd114
    // stg10_rd115
    // stg10_rd116
    // stg10_rd117
    // stg10_rd118
    // stg10_rd119
    // stg10_rd120
    // stg10_rd121
    // stg10_rd122
    // stg10_rd123
    // stg10_rd124
    // stg10_rd125
    // stg10_rd126
    // stg10_rd127

	hw_uint<2048> result;
	hw_uint<16> stg10_rd0_res = stg10_rd0_select(stg9, d0, d1, dynamic_address);
	set_at<0, 2048>(result, stg10_rd0_res);
	hw_uint<16> stg10_rd1_res = stg10_rd1_select(stg9, d0, d1, dynamic_address);
	set_at<16, 2048>(result, stg10_rd1_res);
	hw_uint<16> stg10_rd2_res = stg10_rd2_select(stg9, d0, d1, dynamic_address);
	set_at<32, 2048>(result, stg10_rd2_res);
	hw_uint<16> stg10_rd3_res = stg10_rd3_select(stg9, d0, d1, dynamic_address);
	set_at<48, 2048>(result, stg10_rd3_res);
	hw_uint<16> stg10_rd4_res = stg10_rd4_select(stg9, d0, d1, dynamic_address);
	set_at<64, 2048>(result, stg10_rd4_res);
	hw_uint<16> stg10_rd5_res = stg10_rd5_select(stg9, d0, d1, dynamic_address);
	set_at<80, 2048>(result, stg10_rd5_res);
	hw_uint<16> stg10_rd6_res = stg10_rd6_select(stg9, d0, d1, dynamic_address);
	set_at<96, 2048>(result, stg10_rd6_res);
	hw_uint<16> stg10_rd7_res = stg10_rd7_select(stg9, d0, d1, dynamic_address);
	set_at<112, 2048>(result, stg10_rd7_res);
	hw_uint<16> stg10_rd8_res = stg10_rd8_select(stg9, d0, d1, dynamic_address);
	set_at<128, 2048>(result, stg10_rd8_res);
	hw_uint<16> stg10_rd9_res = stg10_rd9_select(stg9, d0, d1, dynamic_address);
	set_at<144, 2048>(result, stg10_rd9_res);
	hw_uint<16> stg10_rd10_res = stg10_rd10_select(stg9, d0, d1, dynamic_address);
	set_at<160, 2048>(result, stg10_rd10_res);
	hw_uint<16> stg10_rd11_res = stg10_rd11_select(stg9, d0, d1, dynamic_address);
	set_at<176, 2048>(result, stg10_rd11_res);
	hw_uint<16> stg10_rd12_res = stg10_rd12_select(stg9, d0, d1, dynamic_address);
	set_at<192, 2048>(result, stg10_rd12_res);
	hw_uint<16> stg10_rd13_res = stg10_rd13_select(stg9, d0, d1, dynamic_address);
	set_at<208, 2048>(result, stg10_rd13_res);
	hw_uint<16> stg10_rd14_res = stg10_rd14_select(stg9, d0, d1, dynamic_address);
	set_at<224, 2048>(result, stg10_rd14_res);
	hw_uint<16> stg10_rd15_res = stg10_rd15_select(stg9, d0, d1, dynamic_address);
	set_at<240, 2048>(result, stg10_rd15_res);
	hw_uint<16> stg10_rd16_res = stg10_rd16_select(stg9, d0, d1, dynamic_address);
	set_at<256, 2048>(result, stg10_rd16_res);
	hw_uint<16> stg10_rd17_res = stg10_rd17_select(stg9, d0, d1, dynamic_address);
	set_at<272, 2048>(result, stg10_rd17_res);
	hw_uint<16> stg10_rd18_res = stg10_rd18_select(stg9, d0, d1, dynamic_address);
	set_at<288, 2048>(result, stg10_rd18_res);
	hw_uint<16> stg10_rd19_res = stg10_rd19_select(stg9, d0, d1, dynamic_address);
	set_at<304, 2048>(result, stg10_rd19_res);
	hw_uint<16> stg10_rd20_res = stg10_rd20_select(stg9, d0, d1, dynamic_address);
	set_at<320, 2048>(result, stg10_rd20_res);
	hw_uint<16> stg10_rd21_res = stg10_rd21_select(stg9, d0, d1, dynamic_address);
	set_at<336, 2048>(result, stg10_rd21_res);
	hw_uint<16> stg10_rd22_res = stg10_rd22_select(stg9, d0, d1, dynamic_address);
	set_at<352, 2048>(result, stg10_rd22_res);
	hw_uint<16> stg10_rd23_res = stg10_rd23_select(stg9, d0, d1, dynamic_address);
	set_at<368, 2048>(result, stg10_rd23_res);
	hw_uint<16> stg10_rd24_res = stg10_rd24_select(stg9, d0, d1, dynamic_address);
	set_at<384, 2048>(result, stg10_rd24_res);
	hw_uint<16> stg10_rd25_res = stg10_rd25_select(stg9, d0, d1, dynamic_address);
	set_at<400, 2048>(result, stg10_rd25_res);
	hw_uint<16> stg10_rd26_res = stg10_rd26_select(stg9, d0, d1, dynamic_address);
	set_at<416, 2048>(result, stg10_rd26_res);
	hw_uint<16> stg10_rd27_res = stg10_rd27_select(stg9, d0, d1, dynamic_address);
	set_at<432, 2048>(result, stg10_rd27_res);
	hw_uint<16> stg10_rd28_res = stg10_rd28_select(stg9, d0, d1, dynamic_address);
	set_at<448, 2048>(result, stg10_rd28_res);
	hw_uint<16> stg10_rd29_res = stg10_rd29_select(stg9, d0, d1, dynamic_address);
	set_at<464, 2048>(result, stg10_rd29_res);
	hw_uint<16> stg10_rd30_res = stg10_rd30_select(stg9, d0, d1, dynamic_address);
	set_at<480, 2048>(result, stg10_rd30_res);
	hw_uint<16> stg10_rd31_res = stg10_rd31_select(stg9, d0, d1, dynamic_address);
	set_at<496, 2048>(result, stg10_rd31_res);
	hw_uint<16> stg10_rd32_res = stg10_rd32_select(stg9, d0, d1, dynamic_address);
	set_at<512, 2048>(result, stg10_rd32_res);
	hw_uint<16> stg10_rd33_res = stg10_rd33_select(stg9, d0, d1, dynamic_address);
	set_at<528, 2048>(result, stg10_rd33_res);
	hw_uint<16> stg10_rd34_res = stg10_rd34_select(stg9, d0, d1, dynamic_address);
	set_at<544, 2048>(result, stg10_rd34_res);
	hw_uint<16> stg10_rd35_res = stg10_rd35_select(stg9, d0, d1, dynamic_address);
	set_at<560, 2048>(result, stg10_rd35_res);
	hw_uint<16> stg10_rd36_res = stg10_rd36_select(stg9, d0, d1, dynamic_address);
	set_at<576, 2048>(result, stg10_rd36_res);
	hw_uint<16> stg10_rd37_res = stg10_rd37_select(stg9, d0, d1, dynamic_address);
	set_at<592, 2048>(result, stg10_rd37_res);
	hw_uint<16> stg10_rd38_res = stg10_rd38_select(stg9, d0, d1, dynamic_address);
	set_at<608, 2048>(result, stg10_rd38_res);
	hw_uint<16> stg10_rd39_res = stg10_rd39_select(stg9, d0, d1, dynamic_address);
	set_at<624, 2048>(result, stg10_rd39_res);
	hw_uint<16> stg10_rd40_res = stg10_rd40_select(stg9, d0, d1, dynamic_address);
	set_at<640, 2048>(result, stg10_rd40_res);
	hw_uint<16> stg10_rd41_res = stg10_rd41_select(stg9, d0, d1, dynamic_address);
	set_at<656, 2048>(result, stg10_rd41_res);
	hw_uint<16> stg10_rd42_res = stg10_rd42_select(stg9, d0, d1, dynamic_address);
	set_at<672, 2048>(result, stg10_rd42_res);
	hw_uint<16> stg10_rd43_res = stg10_rd43_select(stg9, d0, d1, dynamic_address);
	set_at<688, 2048>(result, stg10_rd43_res);
	hw_uint<16> stg10_rd44_res = stg10_rd44_select(stg9, d0, d1, dynamic_address);
	set_at<704, 2048>(result, stg10_rd44_res);
	hw_uint<16> stg10_rd45_res = stg10_rd45_select(stg9, d0, d1, dynamic_address);
	set_at<720, 2048>(result, stg10_rd45_res);
	hw_uint<16> stg10_rd46_res = stg10_rd46_select(stg9, d0, d1, dynamic_address);
	set_at<736, 2048>(result, stg10_rd46_res);
	hw_uint<16> stg10_rd47_res = stg10_rd47_select(stg9, d0, d1, dynamic_address);
	set_at<752, 2048>(result, stg10_rd47_res);
	hw_uint<16> stg10_rd48_res = stg10_rd48_select(stg9, d0, d1, dynamic_address);
	set_at<768, 2048>(result, stg10_rd48_res);
	hw_uint<16> stg10_rd49_res = stg10_rd49_select(stg9, d0, d1, dynamic_address);
	set_at<784, 2048>(result, stg10_rd49_res);
	hw_uint<16> stg10_rd50_res = stg10_rd50_select(stg9, d0, d1, dynamic_address);
	set_at<800, 2048>(result, stg10_rd50_res);
	hw_uint<16> stg10_rd51_res = stg10_rd51_select(stg9, d0, d1, dynamic_address);
	set_at<816, 2048>(result, stg10_rd51_res);
	hw_uint<16> stg10_rd52_res = stg10_rd52_select(stg9, d0, d1, dynamic_address);
	set_at<832, 2048>(result, stg10_rd52_res);
	hw_uint<16> stg10_rd53_res = stg10_rd53_select(stg9, d0, d1, dynamic_address);
	set_at<848, 2048>(result, stg10_rd53_res);
	hw_uint<16> stg10_rd54_res = stg10_rd54_select(stg9, d0, d1, dynamic_address);
	set_at<864, 2048>(result, stg10_rd54_res);
	hw_uint<16> stg10_rd55_res = stg10_rd55_select(stg9, d0, d1, dynamic_address);
	set_at<880, 2048>(result, stg10_rd55_res);
	hw_uint<16> stg10_rd56_res = stg10_rd56_select(stg9, d0, d1, dynamic_address);
	set_at<896, 2048>(result, stg10_rd56_res);
	hw_uint<16> stg10_rd57_res = stg10_rd57_select(stg9, d0, d1, dynamic_address);
	set_at<912, 2048>(result, stg10_rd57_res);
	hw_uint<16> stg10_rd58_res = stg10_rd58_select(stg9, d0, d1, dynamic_address);
	set_at<928, 2048>(result, stg10_rd58_res);
	hw_uint<16> stg10_rd59_res = stg10_rd59_select(stg9, d0, d1, dynamic_address);
	set_at<944, 2048>(result, stg10_rd59_res);
	hw_uint<16> stg10_rd60_res = stg10_rd60_select(stg9, d0, d1, dynamic_address);
	set_at<960, 2048>(result, stg10_rd60_res);
	hw_uint<16> stg10_rd61_res = stg10_rd61_select(stg9, d0, d1, dynamic_address);
	set_at<976, 2048>(result, stg10_rd61_res);
	hw_uint<16> stg10_rd62_res = stg10_rd62_select(stg9, d0, d1, dynamic_address);
	set_at<992, 2048>(result, stg10_rd62_res);
	hw_uint<16> stg10_rd63_res = stg10_rd63_select(stg9, d0, d1, dynamic_address);
	set_at<1008, 2048>(result, stg10_rd63_res);
	hw_uint<16> stg10_rd64_res = stg10_rd64_select(stg9, d0, d1, dynamic_address);
	set_at<1024, 2048>(result, stg10_rd64_res);
	hw_uint<16> stg10_rd65_res = stg10_rd65_select(stg9, d0, d1, dynamic_address);
	set_at<1040, 2048>(result, stg10_rd65_res);
	hw_uint<16> stg10_rd66_res = stg10_rd66_select(stg9, d0, d1, dynamic_address);
	set_at<1056, 2048>(result, stg10_rd66_res);
	hw_uint<16> stg10_rd67_res = stg10_rd67_select(stg9, d0, d1, dynamic_address);
	set_at<1072, 2048>(result, stg10_rd67_res);
	hw_uint<16> stg10_rd68_res = stg10_rd68_select(stg9, d0, d1, dynamic_address);
	set_at<1088, 2048>(result, stg10_rd68_res);
	hw_uint<16> stg10_rd69_res = stg10_rd69_select(stg9, d0, d1, dynamic_address);
	set_at<1104, 2048>(result, stg10_rd69_res);
	hw_uint<16> stg10_rd70_res = stg10_rd70_select(stg9, d0, d1, dynamic_address);
	set_at<1120, 2048>(result, stg10_rd70_res);
	hw_uint<16> stg10_rd71_res = stg10_rd71_select(stg9, d0, d1, dynamic_address);
	set_at<1136, 2048>(result, stg10_rd71_res);
	hw_uint<16> stg10_rd72_res = stg10_rd72_select(stg9, d0, d1, dynamic_address);
	set_at<1152, 2048>(result, stg10_rd72_res);
	hw_uint<16> stg10_rd73_res = stg10_rd73_select(stg9, d0, d1, dynamic_address);
	set_at<1168, 2048>(result, stg10_rd73_res);
	hw_uint<16> stg10_rd74_res = stg10_rd74_select(stg9, d0, d1, dynamic_address);
	set_at<1184, 2048>(result, stg10_rd74_res);
	hw_uint<16> stg10_rd75_res = stg10_rd75_select(stg9, d0, d1, dynamic_address);
	set_at<1200, 2048>(result, stg10_rd75_res);
	hw_uint<16> stg10_rd76_res = stg10_rd76_select(stg9, d0, d1, dynamic_address);
	set_at<1216, 2048>(result, stg10_rd76_res);
	hw_uint<16> stg10_rd77_res = stg10_rd77_select(stg9, d0, d1, dynamic_address);
	set_at<1232, 2048>(result, stg10_rd77_res);
	hw_uint<16> stg10_rd78_res = stg10_rd78_select(stg9, d0, d1, dynamic_address);
	set_at<1248, 2048>(result, stg10_rd78_res);
	hw_uint<16> stg10_rd79_res = stg10_rd79_select(stg9, d0, d1, dynamic_address);
	set_at<1264, 2048>(result, stg10_rd79_res);
	hw_uint<16> stg10_rd80_res = stg10_rd80_select(stg9, d0, d1, dynamic_address);
	set_at<1280, 2048>(result, stg10_rd80_res);
	hw_uint<16> stg10_rd81_res = stg10_rd81_select(stg9, d0, d1, dynamic_address);
	set_at<1296, 2048>(result, stg10_rd81_res);
	hw_uint<16> stg10_rd82_res = stg10_rd82_select(stg9, d0, d1, dynamic_address);
	set_at<1312, 2048>(result, stg10_rd82_res);
	hw_uint<16> stg10_rd83_res = stg10_rd83_select(stg9, d0, d1, dynamic_address);
	set_at<1328, 2048>(result, stg10_rd83_res);
	hw_uint<16> stg10_rd84_res = stg10_rd84_select(stg9, d0, d1, dynamic_address);
	set_at<1344, 2048>(result, stg10_rd84_res);
	hw_uint<16> stg10_rd85_res = stg10_rd85_select(stg9, d0, d1, dynamic_address);
	set_at<1360, 2048>(result, stg10_rd85_res);
	hw_uint<16> stg10_rd86_res = stg10_rd86_select(stg9, d0, d1, dynamic_address);
	set_at<1376, 2048>(result, stg10_rd86_res);
	hw_uint<16> stg10_rd87_res = stg10_rd87_select(stg9, d0, d1, dynamic_address);
	set_at<1392, 2048>(result, stg10_rd87_res);
	hw_uint<16> stg10_rd88_res = stg10_rd88_select(stg9, d0, d1, dynamic_address);
	set_at<1408, 2048>(result, stg10_rd88_res);
	hw_uint<16> stg10_rd89_res = stg10_rd89_select(stg9, d0, d1, dynamic_address);
	set_at<1424, 2048>(result, stg10_rd89_res);
	hw_uint<16> stg10_rd90_res = stg10_rd90_select(stg9, d0, d1, dynamic_address);
	set_at<1440, 2048>(result, stg10_rd90_res);
	hw_uint<16> stg10_rd91_res = stg10_rd91_select(stg9, d0, d1, dynamic_address);
	set_at<1456, 2048>(result, stg10_rd91_res);
	hw_uint<16> stg10_rd92_res = stg10_rd92_select(stg9, d0, d1, dynamic_address);
	set_at<1472, 2048>(result, stg10_rd92_res);
	hw_uint<16> stg10_rd93_res = stg10_rd93_select(stg9, d0, d1, dynamic_address);
	set_at<1488, 2048>(result, stg10_rd93_res);
	hw_uint<16> stg10_rd94_res = stg10_rd94_select(stg9, d0, d1, dynamic_address);
	set_at<1504, 2048>(result, stg10_rd94_res);
	hw_uint<16> stg10_rd95_res = stg10_rd95_select(stg9, d0, d1, dynamic_address);
	set_at<1520, 2048>(result, stg10_rd95_res);
	hw_uint<16> stg10_rd96_res = stg10_rd96_select(stg9, d0, d1, dynamic_address);
	set_at<1536, 2048>(result, stg10_rd96_res);
	hw_uint<16> stg10_rd97_res = stg10_rd97_select(stg9, d0, d1, dynamic_address);
	set_at<1552, 2048>(result, stg10_rd97_res);
	hw_uint<16> stg10_rd98_res = stg10_rd98_select(stg9, d0, d1, dynamic_address);
	set_at<1568, 2048>(result, stg10_rd98_res);
	hw_uint<16> stg10_rd99_res = stg10_rd99_select(stg9, d0, d1, dynamic_address);
	set_at<1584, 2048>(result, stg10_rd99_res);
	hw_uint<16> stg10_rd100_res = stg10_rd100_select(stg9, d0, d1, dynamic_address);
	set_at<1600, 2048>(result, stg10_rd100_res);
	hw_uint<16> stg10_rd101_res = stg10_rd101_select(stg9, d0, d1, dynamic_address);
	set_at<1616, 2048>(result, stg10_rd101_res);
	hw_uint<16> stg10_rd102_res = stg10_rd102_select(stg9, d0, d1, dynamic_address);
	set_at<1632, 2048>(result, stg10_rd102_res);
	hw_uint<16> stg10_rd103_res = stg10_rd103_select(stg9, d0, d1, dynamic_address);
	set_at<1648, 2048>(result, stg10_rd103_res);
	hw_uint<16> stg10_rd104_res = stg10_rd104_select(stg9, d0, d1, dynamic_address);
	set_at<1664, 2048>(result, stg10_rd104_res);
	hw_uint<16> stg10_rd105_res = stg10_rd105_select(stg9, d0, d1, dynamic_address);
	set_at<1680, 2048>(result, stg10_rd105_res);
	hw_uint<16> stg10_rd106_res = stg10_rd106_select(stg9, d0, d1, dynamic_address);
	set_at<1696, 2048>(result, stg10_rd106_res);
	hw_uint<16> stg10_rd107_res = stg10_rd107_select(stg9, d0, d1, dynamic_address);
	set_at<1712, 2048>(result, stg10_rd107_res);
	hw_uint<16> stg10_rd108_res = stg10_rd108_select(stg9, d0, d1, dynamic_address);
	set_at<1728, 2048>(result, stg10_rd108_res);
	hw_uint<16> stg10_rd109_res = stg10_rd109_select(stg9, d0, d1, dynamic_address);
	set_at<1744, 2048>(result, stg10_rd109_res);
	hw_uint<16> stg10_rd110_res = stg10_rd110_select(stg9, d0, d1, dynamic_address);
	set_at<1760, 2048>(result, stg10_rd110_res);
	hw_uint<16> stg10_rd111_res = stg10_rd111_select(stg9, d0, d1, dynamic_address);
	set_at<1776, 2048>(result, stg10_rd111_res);
	hw_uint<16> stg10_rd112_res = stg10_rd112_select(stg9, d0, d1, dynamic_address);
	set_at<1792, 2048>(result, stg10_rd112_res);
	hw_uint<16> stg10_rd113_res = stg10_rd113_select(stg9, d0, d1, dynamic_address);
	set_at<1808, 2048>(result, stg10_rd113_res);
	hw_uint<16> stg10_rd114_res = stg10_rd114_select(stg9, d0, d1, dynamic_address);
	set_at<1824, 2048>(result, stg10_rd114_res);
	hw_uint<16> stg10_rd115_res = stg10_rd115_select(stg9, d0, d1, dynamic_address);
	set_at<1840, 2048>(result, stg10_rd115_res);
	hw_uint<16> stg10_rd116_res = stg10_rd116_select(stg9, d0, d1, dynamic_address);
	set_at<1856, 2048>(result, stg10_rd116_res);
	hw_uint<16> stg10_rd117_res = stg10_rd117_select(stg9, d0, d1, dynamic_address);
	set_at<1872, 2048>(result, stg10_rd117_res);
	hw_uint<16> stg10_rd118_res = stg10_rd118_select(stg9, d0, d1, dynamic_address);
	set_at<1888, 2048>(result, stg10_rd118_res);
	hw_uint<16> stg10_rd119_res = stg10_rd119_select(stg9, d0, d1, dynamic_address);
	set_at<1904, 2048>(result, stg10_rd119_res);
	hw_uint<16> stg10_rd120_res = stg10_rd120_select(stg9, d0, d1, dynamic_address);
	set_at<1920, 2048>(result, stg10_rd120_res);
	hw_uint<16> stg10_rd121_res = stg10_rd121_select(stg9, d0, d1, dynamic_address);
	set_at<1936, 2048>(result, stg10_rd121_res);
	hw_uint<16> stg10_rd122_res = stg10_rd122_select(stg9, d0, d1, dynamic_address);
	set_at<1952, 2048>(result, stg10_rd122_res);
	hw_uint<16> stg10_rd123_res = stg10_rd123_select(stg9, d0, d1, dynamic_address);
	set_at<1968, 2048>(result, stg10_rd123_res);
	hw_uint<16> stg10_rd124_res = stg10_rd124_select(stg9, d0, d1, dynamic_address);
	set_at<1984, 2048>(result, stg10_rd124_res);
	hw_uint<16> stg10_rd125_res = stg10_rd125_select(stg9, d0, d1, dynamic_address);
	set_at<2000, 2048>(result, stg10_rd125_res);
	hw_uint<16> stg10_rd126_res = stg10_rd126_select(stg9, d0, d1, dynamic_address);
	set_at<2016, 2048>(result, stg10_rd126_res);
	hw_uint<16> stg10_rd127_res = stg10_rd127_select(stg9, d0, d1, dynamic_address);
	set_at<2032, 2048>(result, stg10_rd127_res);
	return result;
}

// stg9_update_0_write
//	stg9_stg9_update_0_write0
//	stg9_stg9_update_0_write1
//	stg9_stg9_update_0_write2
//	stg9_stg9_update_0_write3
//	stg9_stg9_update_0_write4
//	stg9_stg9_update_0_write5
//	stg9_stg9_update_0_write6
//	stg9_stg9_update_0_write7
//	stg9_stg9_update_0_write8
//	stg9_stg9_update_0_write9
//	stg9_stg9_update_0_write10
//	stg9_stg9_update_0_write11
//	stg9_stg9_update_0_write12
//	stg9_stg9_update_0_write13
//	stg9_stg9_update_0_write14
//	stg9_stg9_update_0_write15
//	stg9_stg9_update_0_write16
//	stg9_stg9_update_0_write17
//	stg9_stg9_update_0_write18
//	stg9_stg9_update_0_write19
//	stg9_stg9_update_0_write20
//	stg9_stg9_update_0_write21
//	stg9_stg9_update_0_write22
//	stg9_stg9_update_0_write23
//	stg9_stg9_update_0_write24
//	stg9_stg9_update_0_write25
//	stg9_stg9_update_0_write26
//	stg9_stg9_update_0_write27
//	stg9_stg9_update_0_write28
//	stg9_stg9_update_0_write29
//	stg9_stg9_update_0_write30
//	stg9_stg9_update_0_write31
inline void stg9_stg9_update_0_write_bundle_write(hw_uint<512>& stg9_update_0_write, stg9_cache& stg9, int d0, int d1, int dynamic_address) {
	hw_uint<16> stg9_stg9_update_0_write0_res = stg9_update_0_write.extract<0, 15>();
	stg9_stg9_update_0_write0_write(stg9_stg9_update_0_write0_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write1_res = stg9_update_0_write.extract<16, 31>();
	stg9_stg9_update_0_write1_write(stg9_stg9_update_0_write1_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write2_res = stg9_update_0_write.extract<32, 47>();
	stg9_stg9_update_0_write2_write(stg9_stg9_update_0_write2_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write3_res = stg9_update_0_write.extract<48, 63>();
	stg9_stg9_update_0_write3_write(stg9_stg9_update_0_write3_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write4_res = stg9_update_0_write.extract<64, 79>();
	stg9_stg9_update_0_write4_write(stg9_stg9_update_0_write4_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write5_res = stg9_update_0_write.extract<80, 95>();
	stg9_stg9_update_0_write5_write(stg9_stg9_update_0_write5_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write6_res = stg9_update_0_write.extract<96, 111>();
	stg9_stg9_update_0_write6_write(stg9_stg9_update_0_write6_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write7_res = stg9_update_0_write.extract<112, 127>();
	stg9_stg9_update_0_write7_write(stg9_stg9_update_0_write7_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write8_res = stg9_update_0_write.extract<128, 143>();
	stg9_stg9_update_0_write8_write(stg9_stg9_update_0_write8_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write9_res = stg9_update_0_write.extract<144, 159>();
	stg9_stg9_update_0_write9_write(stg9_stg9_update_0_write9_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write10_res = stg9_update_0_write.extract<160, 175>();
	stg9_stg9_update_0_write10_write(stg9_stg9_update_0_write10_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write11_res = stg9_update_0_write.extract<176, 191>();
	stg9_stg9_update_0_write11_write(stg9_stg9_update_0_write11_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write12_res = stg9_update_0_write.extract<192, 207>();
	stg9_stg9_update_0_write12_write(stg9_stg9_update_0_write12_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write13_res = stg9_update_0_write.extract<208, 223>();
	stg9_stg9_update_0_write13_write(stg9_stg9_update_0_write13_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write14_res = stg9_update_0_write.extract<224, 239>();
	stg9_stg9_update_0_write14_write(stg9_stg9_update_0_write14_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write15_res = stg9_update_0_write.extract<240, 255>();
	stg9_stg9_update_0_write15_write(stg9_stg9_update_0_write15_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write16_res = stg9_update_0_write.extract<256, 271>();
	stg9_stg9_update_0_write16_write(stg9_stg9_update_0_write16_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write17_res = stg9_update_0_write.extract<272, 287>();
	stg9_stg9_update_0_write17_write(stg9_stg9_update_0_write17_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write18_res = stg9_update_0_write.extract<288, 303>();
	stg9_stg9_update_0_write18_write(stg9_stg9_update_0_write18_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write19_res = stg9_update_0_write.extract<304, 319>();
	stg9_stg9_update_0_write19_write(stg9_stg9_update_0_write19_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write20_res = stg9_update_0_write.extract<320, 335>();
	stg9_stg9_update_0_write20_write(stg9_stg9_update_0_write20_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write21_res = stg9_update_0_write.extract<336, 351>();
	stg9_stg9_update_0_write21_write(stg9_stg9_update_0_write21_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write22_res = stg9_update_0_write.extract<352, 367>();
	stg9_stg9_update_0_write22_write(stg9_stg9_update_0_write22_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write23_res = stg9_update_0_write.extract<368, 383>();
	stg9_stg9_update_0_write23_write(stg9_stg9_update_0_write23_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write24_res = stg9_update_0_write.extract<384, 399>();
	stg9_stg9_update_0_write24_write(stg9_stg9_update_0_write24_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write25_res = stg9_update_0_write.extract<400, 415>();
	stg9_stg9_update_0_write25_write(stg9_stg9_update_0_write25_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write26_res = stg9_update_0_write.extract<416, 431>();
	stg9_stg9_update_0_write26_write(stg9_stg9_update_0_write26_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write27_res = stg9_update_0_write.extract<432, 447>();
	stg9_stg9_update_0_write27_write(stg9_stg9_update_0_write27_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write28_res = stg9_update_0_write.extract<448, 463>();
	stg9_stg9_update_0_write28_write(stg9_stg9_update_0_write28_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write29_res = stg9_update_0_write.extract<464, 479>();
	stg9_stg9_update_0_write29_write(stg9_stg9_update_0_write29_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write30_res = stg9_update_0_write.extract<480, 495>();
	stg9_stg9_update_0_write30_write(stg9_stg9_update_0_write30_res, stg9, d0, d1, dynamic_address);
	hw_uint<16> stg9_stg9_update_0_write31_res = stg9_update_0_write.extract<496, 511>();
	stg9_stg9_update_0_write31_write(stg9_stg9_update_0_write31_res, stg9, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 840000 bits


// Operation logic
inline void stg1_update_0(stg0_cache& stg0, stg1_cache& stg1, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg0
	auto stg0_0_c__0_value = stg0_stg1_update_0_read_bundle_read(stg0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_generated_compute_unrolled_32(stg0_0_c__0_value);
	// Produce: stg1
	stg1_stg1_update_0_write_bundle_write(/* arg names */compute_result, stg1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_update_0(stg1_cache& stg1, stg2_cache& stg2, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg1
	auto stg1_0_c__0_value = stg1_stg2_update_0_read_bundle_read(stg1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_generated_compute_unrolled_32(stg1_0_c__0_value);
	// Produce: stg2
	stg2_stg2_update_0_write_bundle_write(/* arg names */compute_result, stg2, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in_off_chip, in_cache& in, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_0_c__0_value = in_off_chip.read();
	auto compute_result = in_generated_compute_unrolled_32(in_off_chip_0_c__0_value);
	// Produce: in
	in_in_update_0_write_bundle_write(/* arg names */compute_result, in, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg0_update_0(in_cache& in, stg0_cache& stg0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in_stg0_update_0_read_bundle_read(in/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_generated_compute_unrolled_32(in_0_c__0_value);
	// Produce: stg0
	stg0_stg0_update_0_write_bundle_write(/* arg names */compute_result, stg0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_update_0(stg2_cache& stg2, stg3_cache& stg3, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg2
	auto stg2_0_c__0_value = stg2_stg3_update_0_read_bundle_read(stg2/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_generated_compute_unrolled_32(stg2_0_c__0_value);
	// Produce: stg3
	stg3_stg3_update_0_write_bundle_write(/* arg names */compute_result, stg3, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_update_0(stg3_cache& stg3, stg4_cache& stg4, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg3
	auto stg3_0_c__0_value = stg3_stg4_update_0_read_bundle_read(stg3/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_generated_compute_unrolled_32(stg3_0_c__0_value);
	// Produce: stg4
	stg4_stg4_update_0_write_bundle_write(/* arg names */compute_result, stg4, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_update_0(stg4_cache& stg4, stg5_cache& stg5, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg4
	auto stg4_0_c__0_value = stg4_stg5_update_0_read_bundle_read(stg4/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_generated_compute_unrolled_32(stg4_0_c__0_value);
	// Produce: stg5
	stg5_stg5_update_0_write_bundle_write(/* arg names */compute_result, stg5, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_update_0(stg5_cache& stg5, stg6_cache& stg6, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg5
	auto stg5_0_c__0_value = stg5_stg6_update_0_read_bundle_read(stg5/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_generated_compute_unrolled_32(stg5_0_c__0_value);
	// Produce: stg6
	stg6_stg6_update_0_write_bundle_write(/* arg names */compute_result, stg6, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_update_0(stg6_cache& stg6, stg7_cache& stg7, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg6
	auto stg6_0_c__0_value = stg6_stg7_update_0_read_bundle_read(stg6/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_generated_compute_unrolled_32(stg6_0_c__0_value);
	// Produce: stg7
	stg7_stg7_update_0_write_bundle_write(/* arg names */compute_result, stg7, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_update_0(stg7_cache& stg7, stg8_cache& stg8, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg7
	auto stg7_0_c__0_value = stg7_stg8_update_0_read_bundle_read(stg7/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_generated_compute_unrolled_32(stg7_0_c__0_value);
	// Produce: stg8
	stg8_stg8_update_0_write_bundle_write(/* arg names */compute_result, stg8, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_update_0(stg8_cache& stg8, stg9_cache& stg9, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg8
	auto stg8_0_c__0_value = stg8_stg9_update_0_read_bundle_read(stg8/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_generated_compute_unrolled_32(stg8_0_c__0_value);
	// Produce: stg9
	stg9_stg9_update_0_write_bundle_write(/* arg names */compute_result, stg9, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_update_0(stg9_cache& stg9, stg10_cache& stg10, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg9
	auto stg9_0_c__0_value = stg9_stg10_update_0_read_bundle_read(stg9/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_generated_compute_unrolled_32(stg9_0_c__0_value);
	// Produce: stg10
	stg10_stg10_update_0_write_bundle_write(/* arg names */compute_result, stg10, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_update_0(stg10_cache& stg10, stg11_cache& stg11, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg10
	auto stg10_0_c__0_value = stg10_stg11_update_0_read_bundle_read(stg10/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_generated_compute_unrolled_32(stg10_0_c__0_value);
	// Produce: stg11
	stg11_stg11_update_0_write_bundle_write(/* arg names */compute_result, stg11, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_update_0(stg11_cache& stg11, stg12_cache& stg12, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg11
	auto stg11_0_c__0_value = stg11_stg12_update_0_read_bundle_read(stg11/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_generated_compute_unrolled_32(stg11_0_c__0_value);
	// Produce: stg12
	stg12_stg12_update_0_write_bundle_write(/* arg names */compute_result, stg12, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_update_0(stg12_cache& stg12, stg13_cache& stg13, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg12
	auto stg12_0_c__0_value = stg12_stg13_update_0_read_bundle_read(stg12/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_generated_compute_unrolled_32(stg12_0_c__0_value);
	// Produce: stg13
	stg13_stg13_update_0_write_bundle_write(/* arg names */compute_result, stg13, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_update_0(stg13_cache& stg13, stg14_cache& stg14, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg13
	auto stg13_0_c__0_value = stg13_stg14_update_0_read_bundle_read(stg13/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_generated_compute_unrolled_32(stg13_0_c__0_value);
	// Produce: stg14
	stg14_stg14_update_0_write_bundle_write(/* arg names */compute_result, stg14, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg15_update_0(stg14_cache& stg14, stg15_cache& stg15, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg14
	auto stg14_0_c__0_value = stg14_stg15_update_0_read_bundle_read(stg14/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg15_generated_compute_unrolled_32(stg14_0_c__0_value);
	// Produce: stg15
	stg15_stg15_update_0_write_bundle_write(/* arg names */compute_result, stg15, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg16_update_0(stg15_cache& stg15, stg16_cache& stg16, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg15
	auto stg15_0_c__0_value = stg15_stg16_update_0_read_bundle_read(stg15/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg16_generated_compute_unrolled_32(stg15_0_c__0_value);
	// Produce: stg16
	stg16_stg16_update_0_write_bundle_write(/* arg names */compute_result, stg16, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg17_update_0(stg16_cache& stg16, stg17_cache& stg17, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg16
	auto stg16_0_c__0_value = stg16_stg17_update_0_read_bundle_read(stg16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg17_generated_compute_unrolled_32(stg16_0_c__0_value);
	// Produce: stg17
	stg17_stg17_update_0_write_bundle_write(/* arg names */compute_result, stg17, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg18_update_0(stg17_cache& stg17, stg18_cache& stg18, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg17
	auto stg17_0_c__0_value = stg17_stg18_update_0_read_bundle_read(stg17/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg18_generated_compute_unrolled_32(stg17_0_c__0_value);
	// Produce: stg18
	stg18_stg18_update_0_write_bundle_write(/* arg names */compute_result, stg18, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg19_update_0(stg18_cache& stg18, stg19_cache& stg19, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg18
	auto stg18_0_c__0_value = stg18_stg19_update_0_read_bundle_read(stg18/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg19_generated_compute_unrolled_32(stg18_0_c__0_value);
	// Produce: stg19
	stg19_stg19_update_0_write_bundle_write(/* arg names */compute_result, stg19, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void icsc_ndln_32_update_0(stg19_cache& stg19, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */icsc_ndln_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: stg19
	auto stg19_0_c__0_value = stg19_icsc_ndln_32_update_0_read_bundle_read(stg19/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = icsc_ndln_32_generated_compute_unrolled_32(stg19_0_c__0_value);
	// Produce: icsc_ndln_32
	icsc_ndln_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void icsc_ndln_32_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */icsc_ndln_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("icsc_ndln_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg0_cache stg0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg1_cache stg1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg10_cache stg10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg11_cache stg11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg12_cache stg12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg13_cache stg13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg14_cache stg14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg15_cache stg15;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg16_cache stg16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg17_cache stg17;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg18_cache stg18;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg19_cache stg19;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg2_cache stg2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg3_cache stg3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg4_cache stg4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg5_cache stg5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg6_cache stg6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg7_cache stg7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg8_cache stg8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_cache stg9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091; stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084; stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090; stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087; stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083; stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085; stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093; stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080; stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089; stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095; stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096; stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092; stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088; stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094; icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098; stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086; stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081; stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097; in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099; stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
//   { stg7_update_0[d0, d1] -> [8 + d1, 8 + d0, 9] : -12 <= d0 <= 71 and 0 <= d1 <= 1091 }
// Condition for stg7_update_0(((-9 + i2 == 0) && (4 + i1 >= 0) && (79 - i1 >= 0) && (-8 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg14_update_0[d0, d1] -> [15 + d1, 15 + d0, 16] : -5 <= d0 <= 64 and 0 <= d1 <= 1084 }
// Condition for stg14_update_0(((-16 + i2 == 0) && (-10 + i1 >= 0) && (79 - i1 >= 0) && (-15 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg8_update_0[d0, d1] -> [9 + d1, 9 + d0, 10] : -11 <= d0 <= 70 and 0 <= d1 <= 1090 }
// Condition for stg8_update_0(((-10 + i2 == 0) && (2 + i1 >= 0) && (79 - i1 >= 0) && (-9 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg11_update_0[d0, d1] -> [12 + d1, 12 + d0, 13] : -8 <= d0 <= 67 and 0 <= d1 <= 1087 }
// Condition for stg11_update_0(((-13 + i2 == 0) && (-4 + i1 >= 0) && (79 - i1 >= 0) && (-12 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg15_update_0[d0, d1] -> [16 + d1, 16 + d0, 17] : -4 <= d0 <= 63 and 0 <= d1 <= 1083 }
// Condition for stg15_update_0(((-17 + i2 == 0) && (-12 + i1 >= 0) && (79 - i1 >= 0) && (-16 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg19_update_0[d0, d1] -> [20 + d1, 20 + d0, 21] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for stg19_update_0(((-21 + i2 == 0) && (-20 + i1 >= 0) && (79 - i1 >= 0) && (-20 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg13_update_0[d0, d1] -> [14 + d1, 14 + d0, 15] : -6 <= d0 <= 65 and 0 <= d1 <= 1085 }
// Condition for stg13_update_0(((-15 + i2 == 0) && (-8 + i1 >= 0) && (79 - i1 >= 0) && (-14 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg5_update_0[d0, d1] -> [6 + d1, 6 + d0, 7] : -14 <= d0 <= 73 and 0 <= d1 <= 1093 }
// Condition for stg5_update_0(((-7 + i2 == 0) && (8 + i1 >= 0) && (79 - i1 >= 0) && (-6 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg18_update_0[d0, d1] -> [19 + d1, 19 + d0, 20] : -1 <= d0 <= 60 and 0 <= d1 <= 1080 }
// Condition for stg18_update_0(((-20 + i2 == 0) && (-18 + i1 >= 0) && (79 - i1 >= 0) && (-19 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg9_update_0[d0, d1] -> [10 + d1, 10 + d0, 11] : -10 <= d0 <= 69 and 0 <= d1 <= 1089 }
// Condition for stg9_update_0(((-11 + i2 == 0) && (i1 >= 0) && (79 - i1 >= 0) && (-10 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg3_update_0[d0, d1] -> [4 + d1, 4 + d0, 5] : -16 <= d0 <= 75 and 0 <= d1 <= 1095 }
// Condition for stg3_update_0(((-5 + i2 == 0) && (12 + i1 >= 0) && (79 - i1 >= 0) && (-4 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg2_update_0[d0, d1] -> [3 + d1, 3 + d0, 4] : -17 <= d0 <= 76 and 0 <= d1 <= 1096 }
// Condition for stg2_update_0(((-4 + i2 == 0) && (14 + i1 >= 0) && (79 - i1 >= 0) && (-3 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg6_update_0[d0, d1] -> [7 + d1, 7 + d0, 8] : -13 <= d0 <= 72 and 0 <= d1 <= 1092 }
// Condition for stg6_update_0(((-8 + i2 == 0) && (6 + i1 >= 0) && (79 - i1 >= 0) && (-7 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg10_update_0[d0, d1] -> [11 + d1, 11 + d0, 12] : -9 <= d0 <= 68 and 0 <= d1 <= 1088 }
// Condition for stg10_update_0(((-12 + i2 == 0) && (-2 + i1 >= 0) && (79 - i1 >= 0) && (-11 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg4_update_0[d0, d1] -> [5 + d1, 5 + d0, 6] : -15 <= d0 <= 74 and 0 <= d1 <= 1094 }
// Condition for stg4_update_0(((-6 + i2 == 0) && (10 + i1 >= 0) && (79 - i1 >= 0) && (-5 + i0 >= 0) && (1099 - i0 >= 0)))
//   { icsc_ndln_32_update_0[d0, d1] -> [20 + d1, 20 + d0, 22] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for icsc_ndln_32_update_0(((-22 + i2 == 0) && (-20 + i1 >= 0) && (79 - i1 >= 0) && (-20 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg0_update_0[d0, d1] -> [1 + d1, 1 + d0, 2] : -19 <= d0 <= 78 and 0 <= d1 <= 1098 }
// Condition for stg0_update_0(((-2 + i2 == 0) && (18 + i1 >= 0) && (79 - i1 >= 0) && (-1 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg12_update_0[d0, d1] -> [13 + d1, 13 + d0, 14] : -7 <= d0 <= 66 and 0 <= d1 <= 1086 }
// Condition for stg12_update_0(((-14 + i2 == 0) && (-6 + i1 >= 0) && (79 - i1 >= 0) && (-13 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg17_update_0[d0, d1] -> [18 + d1, 18 + d0, 19] : -2 <= d0 <= 61 and 0 <= d1 <= 1081 }
// Condition for stg17_update_0(((-19 + i2 == 0) && (-16 + i1 >= 0) && (79 - i1 >= 0) && (-18 + i0 >= 0) && (1099 - i0 >= 0)))
//   { stg1_update_0[d0, d1] -> [2 + d1, 2 + d0, 3] : -18 <= d0 <= 77 and 0 <= d1 <= 1097 }
// Condition for stg1_update_0(((-3 + i2 == 0) && (16 + i1 >= 0) && (79 - i1 >= 0) && (-2 + i0 >= 0) && (1099 - i0 >= 0)))
//   { in_update_0[d0, d1] -> [d1, d0, 1] : -20 <= d0 <= 79 and 0 <= d1 <= 1099 }
// Condition for in_update_0(((-1 + i2 == 0) && (20 + i1 >= 0) && (79 - i1 >= 0) && (i0 >= 0) && (1099 - i0 >= 0)))
//   { stg16_update_0[d0, d1] -> [17 + d1, 17 + d0, 18] : -3 <= d0 <= 62 and 0 <= d1 <= 1082 }
// Condition for stg16_update_0(((-18 + i2 == 0) && (-14 + i1 >= 0) && (79 - i1 >= 0) && (-17 + i0 >= 0) && (1099 - i0 >= 0)))

  /*
  // Schedules...
    // icsc_ndln_32_update_0 -> [1*d1*1*1 + 1*20,1*d0*1*1 + 1*20,1*22]
    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // stg0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // stg10_update_0 -> [1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*12]
    // stg11_update_0 -> [1*d1*1*1 + 1*12,1*d0*1*1 + 1*12,1*13]
    // stg12_update_0 -> [1*d1*1*1 + 1*13,1*d0*1*1 + 1*13,1*14]
    // stg13_update_0 -> [1*d1*1*1 + 1*14,1*d0*1*1 + 1*14,1*15]
    // stg14_update_0 -> [1*d1*1*1 + 1*15,1*d0*1*1 + 1*15,1*16]
    // stg15_update_0 -> [1*d1*1*1 + 1*16,1*d0*1*1 + 1*16,1*17]
    // stg16_update_0 -> [1*d1*1*1 + 1*17,1*d0*1*1 + 1*17,1*18]
    // stg17_update_0 -> [1*d1*1*1 + 1*18,1*d0*1*1 + 1*18,1*19]
    // stg18_update_0 -> [1*d1*1*1 + 1*19,1*d0*1*1 + 1*19,1*20]
    // stg19_update_0 -> [1*d1*1*1 + 1*20,1*d0*1*1 + 1*20,1*21]
    // stg1_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
    // stg2_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
    // stg3_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
    // stg4_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
    // stg5_update_0 -> [1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
    // stg6_update_0 -> [1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
    // stg7_update_0 -> [1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
    // stg8_update_0 -> [1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
    // stg9_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
for (int c0 = 0; c0 <= 1099; c0++) {
  for (int c1 = -20; c1 <= 79; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((-20 <= c1 && c1 <= 79) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1099) && ((c0 - 0) % 1 == 0)) {
      in_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((-18 <= c1 && c1 <= 79) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1099) && ((c0 - 1) % 1 == 0)) {
      stg0_update_0((c1 - 1) / 1, (c0 - 1) / 1);
    }

    if ((-16 <= c1 && c1 <= 79) && ((c1 - 2) % 1 == 0) && (2 <= c0 && c0 <= 1099) && ((c0 - 2) % 1 == 0)) {
      stg1_update_0((c1 - 2) / 1, (c0 - 2) / 1);
    }

    if ((-14 <= c1 && c1 <= 79) && ((c1 - 3) % 1 == 0) && (3 <= c0 && c0 <= 1099) && ((c0 - 3) % 1 == 0)) {
      stg2_update_0((c1 - 3) / 1, (c0 - 3) / 1);
    }

    if ((-12 <= c1 && c1 <= 79) && ((c1 - 4) % 1 == 0) && (4 <= c0 && c0 <= 1099) && ((c0 - 4) % 1 == 0)) {
      stg3_update_0((c1 - 4) / 1, (c0 - 4) / 1);
    }

    if ((-10 <= c1 && c1 <= 79) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1099) && ((c0 - 5) % 1 == 0)) {
      stg4_update_0((c1 - 5) / 1, (c0 - 5) / 1);
    }

    if ((-8 <= c1 && c1 <= 79) && ((c1 - 6) % 1 == 0) && (6 <= c0 && c0 <= 1099) && ((c0 - 6) % 1 == 0)) {
      stg5_update_0((c1 - 6) / 1, (c0 - 6) / 1);
    }

    if ((-6 <= c1 && c1 <= 79) && ((c1 - 7) % 1 == 0) && (7 <= c0 && c0 <= 1099) && ((c0 - 7) % 1 == 0)) {
      stg6_update_0((c1 - 7) / 1, (c0 - 7) / 1);
    }

    if ((-4 <= c1 && c1 <= 79) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 1099) && ((c0 - 8) % 1 == 0)) {
      stg7_update_0((c1 - 8) / 1, (c0 - 8) / 1);
    }

    if ((-2 <= c1 && c1 <= 79) && ((c1 - 9) % 1 == 0) && (9 <= c0 && c0 <= 1099) && ((c0 - 9) % 1 == 0)) {
      stg8_update_0((c1 - 9) / 1, (c0 - 9) / 1);
    }

    if ((0 <= c1 && c1 <= 79) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1099) && ((c0 - 10) % 1 == 0)) {
      stg9_update_0((c1 - 10) / 1, (c0 - 10) / 1);
    }

    if ((2 <= c1 && c1 <= 79) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 1099) && ((c0 - 11) % 1 == 0)) {
      stg10_update_0((c1 - 11) / 1, (c0 - 11) / 1);
    }

    if ((4 <= c1 && c1 <= 79) && ((c1 - 12) % 1 == 0) && (12 <= c0 && c0 <= 1099) && ((c0 - 12) % 1 == 0)) {
      stg11_update_0((c1 - 12) / 1, (c0 - 12) / 1);
    }

    if ((6 <= c1 && c1 <= 79) && ((c1 - 13) % 1 == 0) && (13 <= c0 && c0 <= 1099) && ((c0 - 13) % 1 == 0)) {
      stg12_update_0((c1 - 13) / 1, (c0 - 13) / 1);
    }

    if ((8 <= c1 && c1 <= 79) && ((c1 - 14) % 1 == 0) && (14 <= c0 && c0 <= 1099) && ((c0 - 14) % 1 == 0)) {
      stg13_update_0((c1 - 14) / 1, (c0 - 14) / 1);
    }

    if ((10 <= c1 && c1 <= 79) && ((c1 - 15) % 1 == 0) && (15 <= c0 && c0 <= 1099) && ((c0 - 15) % 1 == 0)) {
      stg14_update_0((c1 - 15) / 1, (c0 - 15) / 1);
    }

    if ((12 <= c1 && c1 <= 79) && ((c1 - 16) % 1 == 0) && (16 <= c0 && c0 <= 1099) && ((c0 - 16) % 1 == 0)) {
      stg15_update_0((c1 - 16) / 1, (c0 - 16) / 1);
    }

    if ((14 <= c1 && c1 <= 79) && ((c1 - 17) % 1 == 0) && (17 <= c0 && c0 <= 1099) && ((c0 - 17) % 1 == 0)) {
      stg16_update_0((c1 - 17) / 1, (c0 - 17) / 1);
    }

    if ((16 <= c1 && c1 <= 79) && ((c1 - 18) % 1 == 0) && (18 <= c0 && c0 <= 1099) && ((c0 - 18) % 1 == 0)) {
      stg17_update_0((c1 - 18) / 1, (c0 - 18) / 1);
    }

    if ((18 <= c1 && c1 <= 79) && ((c1 - 19) % 1 == 0) && (19 <= c0 && c0 <= 1099) && ((c0 - 19) % 1 == 0)) {
      stg18_update_0((c1 - 19) / 1, (c0 - 19) / 1);
    }

    if ((20 <= c1 && c1 <= 79) && ((c1 - 20) % 1 == 0) && (20 <= c0 && c0 <= 1099) && ((c0 - 20) % 1 == 0)) {
      stg19_update_0((c1 - 20) / 1, (c0 - 20) / 1);
    }

    if ((20 <= c1 && c1 <= 79) && ((c1 - 20) % 1 == 0) && (20 <= c0 && c0 <= 1099) && ((c0 - 20) % 1 == 0)) {
      icsc_ndln_32_update_0((c1 - 20) / 1, (c0 - 20) / 1);
    }

  }
}

  */
	  // Schedules...
	    // icsc_ndln_32_update_0 -> [1*d1*1*1 + 1*20,1*d0*1*1 + 1*20,1*22]
	    // in_off_chip_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // stg0_update_0 -> [1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // stg10_update_0 -> [1*d1*1*1 + 1*11,1*d0*1*1 + 1*11,1*12]
	    // stg11_update_0 -> [1*d1*1*1 + 1*12,1*d0*1*1 + 1*12,1*13]
	    // stg12_update_0 -> [1*d1*1*1 + 1*13,1*d0*1*1 + 1*13,1*14]
	    // stg13_update_0 -> [1*d1*1*1 + 1*14,1*d0*1*1 + 1*14,1*15]
	    // stg14_update_0 -> [1*d1*1*1 + 1*15,1*d0*1*1 + 1*15,1*16]
	    // stg15_update_0 -> [1*d1*1*1 + 1*16,1*d0*1*1 + 1*16,1*17]
	    // stg16_update_0 -> [1*d1*1*1 + 1*17,1*d0*1*1 + 1*17,1*18]
	    // stg17_update_0 -> [1*d1*1*1 + 1*18,1*d0*1*1 + 1*18,1*19]
	    // stg18_update_0 -> [1*d1*1*1 + 1*19,1*d0*1*1 + 1*19,1*20]
	    // stg19_update_0 -> [1*d1*1*1 + 1*20,1*d0*1*1 + 1*20,1*21]
	    // stg1_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
	    // stg2_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
	    // stg3_update_0 -> [1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
	    // stg4_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
	    // stg5_update_0 -> [1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
	    // stg6_update_0 -> [1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
	    // stg7_update_0 -> [1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
	    // stg8_update_0 -> [1*d1*1*1 + 1*9,1*d0*1*1 + 1*9,1*10]
	    // stg9_update_0 -> [1*d1*1*1 + 1*10,1*d0*1*1 + 1*10,1*11]
	for (int c0 = 0; c0 <= 1099; c0++) {
	  for (int c1 = -20; c1 <= 79; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-20 <= c1 && c1 <= 79) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1099) && ((c0 - 0) % 1 == 0)) {
	      in_update_0(in_off_chip /* buf name */, in, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((-18 <= c1 && c1 <= 79) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1099) && ((c0 - 1) % 1 == 0)) {
	      stg0_update_0(in /* buf name */, stg0, (c1 - 1) / 1, (c0 - 1) / 1);
	    }
	
	    if ((-16 <= c1 && c1 <= 79) && ((c1 - 2) % 1 == 0) && (2 <= c0 && c0 <= 1099) && ((c0 - 2) % 1 == 0)) {
	      stg1_update_0(stg0 /* buf name */, stg1, (c1 - 2) / 1, (c0 - 2) / 1);
	    }
	
	    if ((-14 <= c1 && c1 <= 79) && ((c1 - 3) % 1 == 0) && (3 <= c0 && c0 <= 1099) && ((c0 - 3) % 1 == 0)) {
	      stg2_update_0(stg1 /* buf name */, stg2, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((-12 <= c1 && c1 <= 79) && ((c1 - 4) % 1 == 0) && (4 <= c0 && c0 <= 1099) && ((c0 - 4) % 1 == 0)) {
	      stg3_update_0(stg2 /* buf name */, stg3, (c1 - 4) / 1, (c0 - 4) / 1);
	    }
	
	    if ((-10 <= c1 && c1 <= 79) && ((c1 - 5) % 1 == 0) && (5 <= c0 && c0 <= 1099) && ((c0 - 5) % 1 == 0)) {
	      stg4_update_0(stg3 /* buf name */, stg4, (c1 - 5) / 1, (c0 - 5) / 1);
	    }
	
	    if ((-8 <= c1 && c1 <= 79) && ((c1 - 6) % 1 == 0) && (6 <= c0 && c0 <= 1099) && ((c0 - 6) % 1 == 0)) {
	      stg5_update_0(stg4 /* buf name */, stg5, (c1 - 6) / 1, (c0 - 6) / 1);
	    }
	
	    if ((-6 <= c1 && c1 <= 79) && ((c1 - 7) % 1 == 0) && (7 <= c0 && c0 <= 1099) && ((c0 - 7) % 1 == 0)) {
	      stg6_update_0(stg5 /* buf name */, stg6, (c1 - 7) / 1, (c0 - 7) / 1);
	    }
	
	    if ((-4 <= c1 && c1 <= 79) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 1099) && ((c0 - 8) % 1 == 0)) {
	      stg7_update_0(stg6 /* buf name */, stg7, (c1 - 8) / 1, (c0 - 8) / 1);
	    }
	
	    if ((-2 <= c1 && c1 <= 79) && ((c1 - 9) % 1 == 0) && (9 <= c0 && c0 <= 1099) && ((c0 - 9) % 1 == 0)) {
	      stg8_update_0(stg7 /* buf name */, stg8, (c1 - 9) / 1, (c0 - 9) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 79) && ((c1 - 10) % 1 == 0) && (10 <= c0 && c0 <= 1099) && ((c0 - 10) % 1 == 0)) {
	      stg9_update_0(stg8 /* buf name */, stg9, (c1 - 10) / 1, (c0 - 10) / 1);
	    }
	
	    if ((2 <= c1 && c1 <= 79) && ((c1 - 11) % 1 == 0) && (11 <= c0 && c0 <= 1099) && ((c0 - 11) % 1 == 0)) {
	      stg10_update_0(stg9 /* buf name */, stg10, (c1 - 11) / 1, (c0 - 11) / 1);
	    }
	
	    if ((4 <= c1 && c1 <= 79) && ((c1 - 12) % 1 == 0) && (12 <= c0 && c0 <= 1099) && ((c0 - 12) % 1 == 0)) {
	      stg11_update_0(stg10 /* buf name */, stg11, (c1 - 12) / 1, (c0 - 12) / 1);
	    }
	
	    if ((6 <= c1 && c1 <= 79) && ((c1 - 13) % 1 == 0) && (13 <= c0 && c0 <= 1099) && ((c0 - 13) % 1 == 0)) {
	      stg12_update_0(stg11 /* buf name */, stg12, (c1 - 13) / 1, (c0 - 13) / 1);
	    }
	
	    if ((8 <= c1 && c1 <= 79) && ((c1 - 14) % 1 == 0) && (14 <= c0 && c0 <= 1099) && ((c0 - 14) % 1 == 0)) {
	      stg13_update_0(stg12 /* buf name */, stg13, (c1 - 14) / 1, (c0 - 14) / 1);
	    }
	
	    if ((10 <= c1 && c1 <= 79) && ((c1 - 15) % 1 == 0) && (15 <= c0 && c0 <= 1099) && ((c0 - 15) % 1 == 0)) {
	      stg14_update_0(stg13 /* buf name */, stg14, (c1 - 15) / 1, (c0 - 15) / 1);
	    }
	
	    if ((12 <= c1 && c1 <= 79) && ((c1 - 16) % 1 == 0) && (16 <= c0 && c0 <= 1099) && ((c0 - 16) % 1 == 0)) {
	      stg15_update_0(stg14 /* buf name */, stg15, (c1 - 16) / 1, (c0 - 16) / 1);
	    }
	
	    if ((14 <= c1 && c1 <= 79) && ((c1 - 17) % 1 == 0) && (17 <= c0 && c0 <= 1099) && ((c0 - 17) % 1 == 0)) {
	      stg16_update_0(stg15 /* buf name */, stg16, (c1 - 17) / 1, (c0 - 17) / 1);
	    }
	
	    if ((16 <= c1 && c1 <= 79) && ((c1 - 18) % 1 == 0) && (18 <= c0 && c0 <= 1099) && ((c0 - 18) % 1 == 0)) {
	      stg17_update_0(stg16 /* buf name */, stg17, (c1 - 18) / 1, (c0 - 18) / 1);
	    }
	
	    if ((18 <= c1 && c1 <= 79) && ((c1 - 19) % 1 == 0) && (19 <= c0 && c0 <= 1099) && ((c0 - 19) % 1 == 0)) {
	      stg18_update_0(stg17 /* buf name */, stg18, (c1 - 19) / 1, (c0 - 19) / 1);
	    }
	
	    if ((20 <= c1 && c1 <= 79) && ((c1 - 20) % 1 == 0) && (20 <= c0 && c0 <= 1099) && ((c0 - 20) % 1 == 0)) {
	      stg19_update_0(stg18 /* buf name */, stg19, (c1 - 20) / 1, (c0 - 20) / 1);
	    }
	
	    if ((20 <= c1 && c1 <= 79) && ((c1 - 20) % 1 == 0) && (20 <= c0 && c0 <= 1099) && ((c0 - 20) % 1 == 0)) {
	      icsc_ndln_32_update_0(stg19 /* buf name */, icsc_ndln_32, (c1 - 20) / 1, (c0 - 20) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void icsc_ndln_32_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in_off_chip, HWStream<hw_uint<512> >& /* get_args num ports = 32 */icsc_ndln_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    icsc_ndln_32_opt(in_off_chip, icsc_ndln_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { icsc_ndln_32_update_0[root = 0, icsc_ndln_32_0, icsc_ndln_32_1] -> icsc_ndln_32[0, 0] : 0 <= icsc_ndln_32_0 <= 59 and 0 <= icsc_ndln_32_1 <= 1079 }
const int icsc_ndln_32_update_0_write_pipe0_num_transfers = 64800;
  // { in_update_0[root = 0, in_0, in_1] -> in_off_chip[0, 0] : -20 <= in_0 <= 79 and 0 <= in_1 <= 1099 }
const int in_update_0_read_pipe0_num_transfers = 110000;


extern "C" {

void icsc_ndln_32_opt_accel(hw_uint<512>* in_update_0_read_pipe0, hw_uint<512>* icsc_ndln_32_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = icsc_ndln_32_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = icsc_ndln_32_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > icsc_ndln_32_update_0_write_pipe0_channel;

  burst_read<512>(in_update_0_read_pipe0, in_update_0_read_pipe0_channel, in_update_0_read_pipe0_num_transfers*size);

  icsc_ndln_32_opt_wrapper(in_update_0_read_pipe0_channel, icsc_ndln_32_update_0_write_pipe0_channel, size);

  burst_write<512>(icsc_ndln_32_update_0_write_pipe0, icsc_ndln_32_update_0_write_pipe0_channel, icsc_ndln_32_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void icsc_ndln_32_opt_rdai(HWStream<hw_uint<512> >& in_update_0_read_pipe0, HWStream<hw_uint<512> >&  icsc_ndln_32_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = icsc_ndln_32_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  icsc_ndln_32_opt(in_update_0_read_pipe0, icsc_ndln_32_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

