Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Nov 15 22:30:39 2021
| Host             : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file Zynq_Base_Phased_Array_wrapper_power_routed.rpt -pb Zynq_Base_Phased_Array_wrapper_power_summary_routed.pb -rpx Zynq_Base_Phased_Array_wrapper_power_routed.rpx
| Design           : Zynq_Base_Phased_Array_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.642        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.523        |
| Device Static (W)        | 0.119        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.1         |
| Junction Temperature (C) | 43.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        7 |       --- |             --- |
| Slice Logic             |     0.004 |    14402 |       --- |             --- |
|   LUT as Logic          |     0.003 |     3317 |     17600 |           18.85 |
|   Register              |    <0.001 |     8789 |     35200 |           24.97 |
|   CARRY4                |    <0.001 |       41 |      4400 |            0.93 |
|   F7/F8 Muxes           |    <0.001 |     1240 |     17600 |            7.05 |
|   LUT as Shift Register |    <0.001 |       81 |      6000 |            1.35 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   Others                |     0.000 |      354 |       --- |             --- |
| Signals                 |     0.008 |    11136 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |        60 |            1.67 |
| MMCM                    |     0.105 |        1 |         2 |           50.00 |
| I/O                     |     0.002 |       31 |       100 |           31.00 |
| PS7                     |     1.398 |        1 |       --- |             --- |
| Static Power            |     0.119 |          |           |                 |
| Total                   |     1.642 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.018 |      0.007 |
| Vccaux    |       1.800 |     0.066 |       0.058 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.723 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                    | Constraint (ns) |
+--------------------+---------------------------------------------------------------------------+-----------------+
| BCK                | Array_DSP_i/PCM_TX/Clock_Divider/BCK_out                                  |           325.5 |
| SCK                | SCK                                                                       |             8.0 |
| clk_fpga_0         | Zynq_Base_Phased_Array_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_clk_wiz_0 | Array_DSP_i/Clock_Wizard/inst/clk_out1_clk_wiz_0                          |            81.4 |
| clkfbout_clk_wiz_0 | Array_DSP_i/Clock_Wizard/inst/clkfbout_clk_wiz_0                          |            56.0 |
+--------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| Zynq_Base_Phased_Array_wrapper                   |     1.523 |
|   Array_DSP_i                                    |     0.116 |
|     Address_Logic                                |    <0.001 |
|     CODEC_Reciever                               |    <0.001 |
|       nolabel_line40                             |    <0.001 |
|     Clock_Wizard                                 |     0.105 |
|       inst                                       |     0.105 |
|     PCM_TX                                       |    <0.001 |
|       Clock_Divider                              |    <0.001 |
|         DIV_BCK                                  |    <0.001 |
|         DIV_LRCK                                 |    <0.001 |
|         DIV_Latch                                |    <0.001 |
|       FIFO_A                                     |    <0.001 |
|       FIFO_B                                     |    <0.001 |
|       FIFO_C                                     |    <0.001 |
|       FIFO_D                                     |    <0.001 |
|       FIFO_E                                     |    <0.001 |
|       FIFO_F                                     |    <0.001 |
|       FIFO_G                                     |    <0.001 |
|       FIFO_H                                     |    <0.001 |
|     SawROM                                       |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     SigBuff                                      |     0.006 |
|     SineROM                                      |    <0.001 |
|       U0                                         |    <0.001 |
|         inst_blk_mem_gen                         |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen   |    <0.001 |
|             valid.cstr                           |    <0.001 |
|               ramloop[0].ram.r                   |    <0.001 |
|                 prim_init.ram                    |    <0.001 |
|     nolabel_line162                              |    <0.001 |
|       Parallel_RAM                               |    <0.001 |
|       Tapper                                     |    <0.001 |
|   IIC_scl_iobuf                                  |     0.000 |
|   IIC_sda_iobuf                                  |     0.000 |
|   Zynq_Base_Phased_Array_i                       |     1.407 |
|     axi_iic_0                                    |     0.003 |
|       U0                                         |     0.003 |
|         X_IIC                                    |     0.003 |
|           DYN_MASTER_I                           |    <0.001 |
|           FILTER_I                               |    <0.001 |
|             SCL_DEBOUNCE                         |    <0.001 |
|               INPUT_DOUBLE_REGS                  |    <0.001 |
|             SDA_DEBOUNCE                         |    <0.001 |
|               INPUT_DOUBLE_REGS                  |    <0.001 |
|           IIC_CONTROL_I                          |    <0.001 |
|             BITCNT                               |    <0.001 |
|             CLKCNT                               |    <0.001 |
|             I2CDATA_REG                          |    <0.001 |
|             I2CHEADER_REG                        |    <0.001 |
|             SETUP_CNT                            |    <0.001 |
|           READ_FIFO_I                            |    <0.001 |
|           REG_INTERFACE_I                        |    <0.001 |
|           WRITE_FIFO_CTRL_I                      |    <0.001 |
|           WRITE_FIFO_I                           |    <0.001 |
|           X_AXI_IPIF_SSP1                        |    <0.001 |
|             AXI_LITE_IPIF_I                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                 |    <0.001 |
|                 I_DECODER                        |    <0.001 |
|             X_INTERRUPT_CONTROL                  |    <0.001 |
|             X_SOFT_RESET                         |    <0.001 |
|     processing_system7_0                         |     1.399 |
|       inst                                       |     1.399 |
|     ps7_0_axi_periph                             |     0.005 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_50M                                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


