{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 20:35:09 2018 " "Info: Processing started: Sun Nov 04 20:35:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pic -c pic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pic -c pic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_p-apic_p " "Info: Found design unit 1: pic_p-apic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_p " "Info: Found entity 1: pic_p" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_rdm-apic_rdm " "Info: Found design unit 1: pic_rdm-apic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_rdm " "Info: Found entity 1: pic_rdm" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic_st-apic_st " "Info: Found design unit 1: pic_st-apic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic_st " "Info: Found entity 1: pic_st" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pic-apic " "Info: Found design unit 1: pic-apic" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pic " "Info: Found entity 1: pic" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pic " "Info: Elaborating entity \"pic\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_st pic_st:u1 " "Info: Elaborating entity \"pic_st\" for hierarchy \"pic_st:u1\"" {  } { { "pic.vhd" "u1" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ddout pic_st.vhd(18) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(18): signal \"ddout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ddout pic_st.vhd(19) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(19): signal \"ddout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ddout pic_st.vhd(20) " "Warning (10492): VHDL Process Statement warning at pic_st.vhd(20): signal \"ddout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_rdm pic_rdm:u2 " "Info: Elaborating entity \"pic_rdm\" for hierarchy \"pic_rdm:u2\"" {  } { { "pic.vhd" "u2" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_count pic_rdm.vhd(38) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(38): signal \"in_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_count pic_rdm.vhd(49) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(49): signal \"in_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_count pic_rdm.vhd(56) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(56): signal \"in_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag pic_rdm.vhd(56) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(56): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "happy pic_rdm.vhd(63) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(63): signal \"happy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "false pic_rdm.vhd(63) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(63): signal \"false\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag pic_rdm.vhd(63) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(63): signal \"flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_count pic_rdm.vhd(89) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(89): signal \"in_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mr pic_rdm.vhd(91) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(91): signal \"mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mr pic_rdm.vhd(93) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(93): signal \"mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mr pic_rdm.vhd(95) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(95): signal \"mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mr pic_rdm.vhd(97) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(97): signal \"mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 pic_rdm.vhd(104) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(104): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 pic_rdm.vhd(108) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(108): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 pic_rdm.vhd(108) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(108): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 pic_rdm.vhd(110) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(110): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 pic_rdm.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(118): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 pic_rdm.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(118): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 pic_rdm.vhd(118) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(118): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 pic_rdm.vhd(120) " "Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(120): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 pic_rdm.vhd(85) " "Warning (10631): VHDL Process Statement warning at pic_rdm.vhd(85): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 pic_rdm.vhd(85) " "Warning (10631): VHDL Process Statement warning at pic_rdm.vhd(85): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 pic_rdm.vhd(85) " "Warning (10631): VHDL Process Statement warning at pic_rdm.vhd(85): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_a1 pic_rdm.vhd(85) " "Warning (10631): VHDL Process Statement warning at pic_rdm.vhd(85): inferring latch(es) for signal or variable \"out_a1\", which holds its previous value in one or more paths through the process" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_a1\[0\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"out_a1\[0\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_a1\[1\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"out_a1\[1\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_a1\[2\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"out_a1\[2\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_a1\[3\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"out_a1\[3\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a3\[0\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a3\[1\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a3\[2\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a3\[3\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a2\[0\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a2\[1\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a2\[2\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a2\[3\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a1\[0\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a1\[1\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a1\[2\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] pic_rdm.vhd(85) " "Info (10041): Inferred latch for \"a1\[3\]\" at pic_rdm.vhd(85)" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_p pic_p:u3 " "Info: Elaborating entity \"pic_p\" for hierarchy \"pic_p:u3\"" {  } { { "pic.vhd" "u3" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arr pic_p.vhd(27) " "Warning (10631): VHDL Process Statement warning at pic_p.vhd(27): inferring latch(es) for signal or variable \"arr\", which holds its previous value in one or more paths through the process" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maxbushu pic_p.vhd(27) " "Warning (10631): VHDL Process Statement warning at pic_p.vhd(27): inferring latch(es) for signal or variable \"maxbushu\", which holds its previous value in one or more paths through the process" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[0\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[0\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[1\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[1\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[2\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[2\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[3\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[3\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[4\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[4\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[5\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[5\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxbushu\[6\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"maxbushu\[6\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[0\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[0\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[1\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[1\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[2\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[2\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[3\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[3\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[4\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[4\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[5\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[5\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[6\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[6\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[0\]\[7\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[0\]\[7\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[0\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[0\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[1\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[1\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[2\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[2\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[3\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[3\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[4\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[4\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[5\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[5\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[6\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[6\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[1\]\[7\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[1\]\[7\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[0\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[0\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[1\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[1\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[2\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[2\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[3\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[3\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[4\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[4\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[5\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[5\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[6\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[6\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[2\]\[7\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[2\]\[7\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[0\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[0\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[1\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[1\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[2\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[2\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[3\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[3\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[4\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[4\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[5\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[5\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[6\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[6\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arr\[3\]\[7\] pic_p.vhd(27) " "Info (10041): Inferred latch for \"arr\[3\]\[7\]\" at pic_p.vhd(27)" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "pic_p:u3\|maxbushu\[3\] pic_p:u3\|maxbushu\[0\] " "Info: Duplicate LATCH primitive \"pic_p:u3\|maxbushu\[3\]\" merged with LATCH primitive \"pic_p:u3\|maxbushu\[0\]\"" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "pic_p:u3\|maxbushu\[2\] pic_p:u3\|maxbushu\[0\] " "Info: Duplicate LATCH primitive \"pic_p:u3\|maxbushu\[2\]\" merged with LATCH primitive \"pic_p:u3\|maxbushu\[0\]\"" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "pic_p:u3\|maxbushu\[1\] pic_p:u3\|maxbushu\[0\] " "Info: Duplicate LATCH primitive \"pic_p:u3\|maxbushu\[1\]\" merged with LATCH primitive \"pic_p:u3\|maxbushu\[0\]\"" {  } { { "../pic_p/pic_p.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd" 27 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic_rdm:u2\|out_a1\[0\] " "Warning: Latch pic_rdm:u2\|out_a1\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic_rdm:u2\|a3\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic_rdm:u2\|a3\[0\]" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic_rdm:u2\|out_a1\[1\] " "Warning: Latch pic_rdm:u2\|out_a1\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic_rdm:u2\|a3\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic_rdm:u2\|a3\[1\]" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic_rdm:u2\|out_a1\[2\] " "Warning: Latch pic_rdm:u2\|out_a1\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic_rdm:u2\|a3\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic_rdm:u2\|a3\[2\]" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pic_rdm:u2\|out_a1\[3\] " "Warning: Latch pic_rdm:u2\|out_a1\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pic_rdm:u2\|a3\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal pic_rdm:u2\|a3\[3\]" {  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../pic_rdm/pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "col1\[0\] GND " "Warning (13410): Pin \"col1\[0\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col1\[1\] GND " "Warning (13410): Pin \"col1\[1\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col1\[6\] GND " "Warning (13410): Pin \"col1\[6\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col1\[7\] GND " "Warning (13410): Pin \"col1\[7\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col2\[0\] GND " "Warning (13410): Pin \"col2\[0\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col2\[1\] GND " "Warning (13410): Pin \"col2\[1\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col2\[6\] GND " "Warning (13410): Pin \"col2\[6\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col2\[7\] GND " "Warning (13410): Pin \"col2\[7\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col3\[0\] GND " "Warning (13410): Pin \"col3\[0\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col3\[1\] GND " "Warning (13410): Pin \"col3\[1\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col3\[6\] GND " "Warning (13410): Pin \"col3\[6\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col3\[7\] GND " "Warning (13410): Pin \"col3\[7\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col4\[0\] GND " "Warning (13410): Pin \"col4\[0\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col4\[1\] GND " "Warning (13410): Pin \"col4\[1\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col4\[6\] GND " "Warning (13410): Pin \"col4\[6\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col4\[7\] GND " "Warning (13410): Pin \"col4\[7\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "max\[4\] GND " "Warning (13410): Pin \"max\[4\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "max\[5\] GND " "Warning (13410): Pin \"max\[5\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "max\[6\] GND " "Warning (13410): Pin \"max\[6\]\" is stuck at GND" {  } { { "pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../pic_st/pic_st.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Info: Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 20:35:11 2018 " "Info: Processing ended: Sun Nov 04 20:35:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
