==20394== Cachegrind, a cache and branch-prediction profiler
==20394== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20394== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20394== Command: ./srr-large
==20394== 
--20394-- warning: L3 cache found, using its data for the LL simulation.
--20394-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20394-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20394== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20394== (see section Limitations in user manual)
==20394== NOTE: further instances of this message will not be shown
==20394== 
==20394== I   refs:      919,217,731,559
==20394== I1  misses:      1,067,983,711
==20394== LLi misses:              1,954
==20394== I1  miss rate:            0.12%
==20394== LLi miss rate:            0.00%
==20394== 
==20394== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20394== D1  misses:     43,867,227,746  ( 39,474,382,307 rd   +   4,392,845,439 wr)
==20394== LLd misses:            782,505  (        230,762 rd   +         551,743 wr)
==20394== D1  miss rate:            12.3% (           16.4%     +             3.8%  )
==20394== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20394== 
==20394== LL refs:        44,935,211,457  ( 40,542,366,018 rd   +   4,392,845,439 wr)
==20394== LL misses:             784,459  (        232,716 rd   +         551,743 wr)
==20394== LL miss rate:              0.0% (            0.0%     +             0.0%  )
