// Seed: 942466516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wand id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire _id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_14,
      id_4,
      id_4,
      id_4,
      id_7,
      id_5
  );
  output wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_5;
  logic id_17 = id_9[id_12] * id_2 - id_7;
endmodule
