<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Doxygen documentation template sample: Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Doxygen documentation template sample
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_7b10a8f4488f29f095e59f7c5868ef52.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_435d04aa741cb7a6fe1724a89261134a.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32l0xx_ll_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32l0xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef __STM32L0xx_LL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define __STM32L0xx_LL_RCC_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32l0xx_8h.html">stm32l0xx.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>{</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  uint32_t HCLK_Frequency;          </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define HSE_VALUE    (8000000U)  </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define HSI_VALUE    (16000000U) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define LSE_VALUE    (32768U)    </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define LSI_VALUE    (37000U)    </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define HSI48_VALUE  (48000000U) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define LL_RCC_CICR_HSI48RDYC               RCC_CICR_HSI48RDYC  </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_RCC_CIFR_HSI48RDYF               RCC_CIFR_HSI48RDYF  </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF    </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF       </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_RCC_CSR_FWRSTF                 RCC_CSR_FWRSTF          </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                RCC_CSR_OBLRSTF         </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_RCC_CSR_PINRSTF                RCC_CSR_PINRSTF         </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_RCC_CSR_PORRSTF                RCC_CSR_PORRSTF         </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                RCC_CSR_SFTRSTF         </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF               RCC_CSR_IWDGRSTF        </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF               RCC_CSR_WWDGRSTF        </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF               RCC_CSR_LPWRRSTF        </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_RCC_CIER_HSI48RDYIE              RCC_CIER_HSI48RDYIE   </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                (0x00000000U) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_CSR_LSEDRV_0 </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_CSR_LSEDRV_1 </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_CSR_LSEDRV   </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_2               0x00000000U          </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_4               RCC_CR_RTCPRE_0      </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_8               RCC_CR_RTCPRE_1      </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_16              RCC_CR_RTCPRE        </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_RCC_MSIRANGE_0                  RCC_ICSCR_MSIRANGE_0  </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_RCC_MSIRANGE_1                  RCC_ICSCR_MSIRANGE_1  </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define LL_RCC_MSIRANGE_2                  RCC_ICSCR_MSIRANGE_2  </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define LL_RCC_MSIRANGE_3                  RCC_ICSCR_MSIRANGE_3  </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define LL_RCC_MSIRANGE_4                  RCC_ICSCR_MSIRANGE_4  </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define LL_RCC_MSIRANGE_5                  RCC_ICSCR_MSIRANGE_5  </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define LL_RCC_MSIRANGE_6                  RCC_ICSCR_MSIRANGE_6  </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_MSI        (0x00000000U) </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          RCC_CFGR_MCOSEL_NOCLOCK      </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_SYSCLK       </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              RCC_CFGR_MCOSEL_HSI          </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_MSI          </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_HSE          </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              RCC_CFGR_MCOSEL_LSI          </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_LSE          </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#if defined(RCC_CFGR_MCOSEL_HSI48)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_HSI48        </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CFGR_MCOSEL_HSI48 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           RCC_CFGR_MCOSEL_PLL          </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1  </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2  </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4  </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8  </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16 </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U      </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU      </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#if defined(RCC_CCIPR_USART1SEL)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | 0x00000000U)             </span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0)   </span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1)   </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)     </span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | 0x00000000U)             </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0)   </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1)   </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)     </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U   </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0  </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1  </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL    </span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4U) | (0x00000000U &gt;&gt; 4U))           </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4U) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; 4U))  </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL &lt;&lt; 4U) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; 4U))  </span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#if defined(RCC_CCIPR_I2C3SEL)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4U) | (0x00000000U &gt;&gt; 4U))           </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4U) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; 4U))  </span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL &lt;&lt; 4U) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; 4U))  </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CCIPR_I2C3SEL*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (0x00000000U)          </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0  </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1  </span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL    </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#if defined(RCC_CCIPR_HSI48SEL)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#if defined(RNG)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL           (0x00000000U)          </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL           (0x00000000U)          </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48         RCC_CCIPR_HSI48SEL   </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_HSI48SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#if defined(RCC_CCIPR_USART1SEL)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL    </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL    </span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL   </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL   </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor">#if defined(RCC_CCIPR_I2C3SEL)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL   </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CCIPR_I2C3SEL*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#if defined(RCC_CCIPR_HSI48SEL)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#if defined(RNG)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_HSI48SEL   </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_HSI48SEL  </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_HSI48SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U         </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_CSR_RTCSEL_LSE            </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_CSR_RTCSEL_LSI            </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE           RCC_CSR_RTCSEL_HSE            </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="preprocessor">#define LL_RCC_PLL_MUL_3                   RCC_CFGR_PLLMUL3  </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#define LL_RCC_PLL_MUL_4                   RCC_CFGR_PLLMUL4  </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">#define LL_RCC_PLL_MUL_6                   RCC_CFGR_PLLMUL6  </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define LL_RCC_PLL_MUL_8                   RCC_CFGR_PLLMUL8  </span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define LL_RCC_PLL_MUL_12                  RCC_CFGR_PLLMUL12 </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="preprocessor">#define LL_RCC_PLL_MUL_16                  RCC_CFGR_PLLMUL16 </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">#define LL_RCC_PLL_MUL_24                  RCC_CFGR_PLLMUL24 </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_RCC_PLL_MUL_32                  RCC_CFGR_PLLMUL32 </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_RCC_PLL_MUL_48                  RCC_CFGR_PLLMUL48 </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_RCC_PLL_DIV_2                   RCC_CFGR_PLLDIV2 </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_RCC_PLL_DIV_3                   RCC_CFGR_PLLDIV3 </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_RCC_PLL_DIV_4                   RCC_CFGR_PLLDIV4 </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_CFGR_PLLSRC_HSI                           </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_CFGR_PLLSRC_HSE                           </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLMUL__,  __PLLDIV__) ((__INPUTFREQ__) * (PLLMulTable[(__PLLMUL__) &gt;&gt; RCC_CFGR_PLLMUL_Pos]) / (((__PLLDIV__) &gt;&gt; RCC_CFGR_PLLDIV_Pos)+1UL))</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) (32768UL * ( 1UL &lt;&lt; (((__MSIRANGE__) &gt;&gt; RCC_ICSCR_MSIRANGE_Pos) + 1UL) ))</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#if defined(RCC_HSECSS_SUPPORT)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>{</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>}</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSECSS_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>{</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>}</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>{</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>}</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>{</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>}</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>{</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>}</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>{</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>}</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTC_HSEPrescaler(uint32_t Div)</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>{</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>, Div);</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>}</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTC_HSEPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>{</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>));</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>}</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>{</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>}</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>{</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>}</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>{</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>}</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>{</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>}</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>{</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>}</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>{</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a>);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>}</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>{</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a>);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>}</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#if defined(RCC_CR_HSIOUTEN)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableOutput(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>{</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_HSIOUTEN);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>}</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableOutput(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>{</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_HSIOUTEN);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>}</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CR_HSIOUTEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>{</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>}</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>{</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>}</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>{</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>}</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>{</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>}</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>{</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>}</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>{</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>}</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>{</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>);</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>}</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#if defined(RCC_CRRCR_HSI48DIV6OUTEN)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_EnableDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>{</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>}</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_DisableDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>{</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, RCC_CRRCR_HSI48DIV6OUTEN);</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>}</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_IsDivided(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>{</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, RCC_CRRCR_HSI48DIV6OUTEN) == RCC_CRRCR_HSI48DIV6OUTEN) ? 1UL : 0UL);</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>}</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#endif </span><span class="comment">/*RCC_CRRCR_HSI48DIV6OUTEN*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>{</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>);</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>}</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>{</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>);</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>}</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>{</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>);</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>}</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>{</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>);</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>{</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">RCC_CSR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>}</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>{</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">RCC_CSR_LSEDRV</a>));</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>{</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>);</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>}</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>{</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a>);</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>}</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>{</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>}</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsCSSDetected(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>{</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>}</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>{</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>}</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>{</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>}</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>{</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>}</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>{</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>}</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>{</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>}</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>{</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>}</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetRange(uint32_t Range)</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>{</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>, Range);</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>}</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetRange(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>{</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>));</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>}</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>{</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>}</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>{</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, Value &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>}</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>{</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>}</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>{</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>}</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>{</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>}</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>{</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>}</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>{</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>}</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>{</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>}</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>{</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>}</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>{</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>}</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>{</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>}</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>{</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, Clock);</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>}</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetClkAfterWakeFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>{</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>));</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>}</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>{</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>}</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>{</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>}</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, LPUARTxSource);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>{</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, ((I2CxSource &gt;&gt; 4U) &amp; 0x000FF000U), ((I2CxSource &lt;&lt; 4U) &amp; 0x000FF000U));</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>}</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>{</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a>, LPTIMxSource);</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>}</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#if defined(RCC_CCIPR_HSI48SEL)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#if defined(RNG)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>{</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">RCC_CCIPR_HSI48SEL</a>, RNGxSource);</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>}</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>{</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">RCC_CCIPR_HSI48SEL</a>, USBxSource);</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>}</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_HSI48SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>{</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16U));</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>}</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span> </div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span> </div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>{</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>}</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>{</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  <span class="keywordflow">return</span> (uint32_t)((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, I2Cx) &gt;&gt; 4U) | (I2Cx &lt;&lt; 4U));</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>}</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>{</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPTIMx));</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>}</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span> </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#if defined(RCC_CCIPR_HSI48SEL)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#if defined(RNG)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>{</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, RNGx));</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>}</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#endif </span><span class="comment">/* RNG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#if defined(USB)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>{</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USBx));</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>}</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#endif </span><span class="comment">/* USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_HSI48SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>{</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>, Source);</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>}</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>{</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>));</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>}</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>{</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>);</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>}</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span> </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>{</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>);</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>}</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span> </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>{</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>}</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>{</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>}</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span> </div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>{</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>}</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>{</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>}</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span> </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>{</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>}</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>{</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>}</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span> </div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>{</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>, Source | PLLMul | PLLDiv);</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>}</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>{</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>}</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>{</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>));</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>}</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMultiplicator(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>{</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>));</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>}</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>{</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordflow">return</span> (uint32_t)(<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>));</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>}</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>{</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>);</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>}</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span> </div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>{</div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>);</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>}</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span> </div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>{</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a>);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>}</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span> </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>{</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>);</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>}</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>{</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>);</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>}</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span> </div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>{</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>);</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>}</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span> </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>{</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a>);</div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>}</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">#if defined(RCC_HSECSS_SUPPORT)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>{</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>);</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>}</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSECSS_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>{</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>);</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>}</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>{</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>}</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span> </div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>{</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>}</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>{</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>}</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>{</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>}</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>{</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>}</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>{</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>}</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span> </div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>{</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>}</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">#if defined(RCC_HSECSS_SUPPORT)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>{</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>}</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSECSS_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>{</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>}</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span> </div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIDIV(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>{</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>}</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#if defined(RCC_CSR_FWRSTF)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_FWRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>{</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>}</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_FWRSTF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>{</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>}</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>{</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>}</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_OBLRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>{</div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>}</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>{</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>}</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>{</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>}</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>{</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>}</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>{</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>}</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>{</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>}</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>{</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>}</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span> </div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>{</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>}</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span> </div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>{</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>}</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span> </div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>{</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>}</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span> </div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>{</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>}</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>{</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>}</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span> </div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>{</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>}</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>{</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>}</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>{</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>}</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>{</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>}</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>{</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>}</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>{</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>}</div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span> </div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>{</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>}</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>{</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>}</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>{</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span>}</div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span> </div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>{</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>}</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span> </div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span>{</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>}</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span> </div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>{</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>}</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>{</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>}</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span> </div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>{</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>}</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>{</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>}</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>{</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>}</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span> </div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>{</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>}</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span> </div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>{</div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <span class="keywordflow">return</span> ((<a class="code hl_define" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>}</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span> </div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><a class="code hl_enumeration" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">#endif </span><span class="comment">/* RCC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>}</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span> </div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32L0xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:59</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:199</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:197</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:209</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:201</div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32l0xx.h:184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga015acd05a0c052e05e5ad6c32c442232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a></div><div class="ttdeci">#define RCC_ICSCR_MSIRANGE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3732</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga035d773e029fec439d29551774b9304a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3985</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga05b6fa91ff6f0b1264ccb75c1943a4f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3743</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c463351fe85650ed1f8e1fc9a1ce79d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3762</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f50f7bc98c719172190873cc10bf5b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a></div><div class="ttdeci">#define RCC_CIFR_LSECSSF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4006</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4504</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1559f0774dd54852c12a02bf7b867b93"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSERDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3982</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3774</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4513</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f1261416d104fe7cd9f5001ffbf8330"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3726</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20addbd1cf09917e081bd3cb0280c41e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48ON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3750</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4516</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3916</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2e81eaf8f995c70817eeb4bc56a91bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSI48RDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3997</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2f5198ce9785eab7b8a483b092ff067b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a></div><div class="ttdeci">#define RCC_CSR_LSEBYP</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4456</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3991</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga326fa3b1563f38925e2a02f641a8d553"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a></div><div class="ttdeci">#define RCC_CSR_FWRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4501</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b99cbd2871381ebf6bac5a5980c0bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a></div><div class="ttdeci">#define RCC_CIER_LSECSSIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3974</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c21ea94e557cddcb31e69b7e5e190c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CICR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4024</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b17e828992b1b4984b39e47e5e20f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_MSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3994</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b3873e100ebe8a67fe148de1c8a9caf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4012</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4507</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5049064ed422f970fef78fb38f26cfbc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a></div><div class="ttdeci">#define RCC_CR_HSIDIVEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3685</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3805</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3846</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53e576cf6ef12380199803654b9afd52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL_Pos</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3754</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ab791dab5d2c0e53094c7150e96eb33"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a></div><div class="ttdeci">#define RCC_CICR_LSERDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4015</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5d12419149aa1342fc0d0a79ae380c50"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSERDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3988</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e6e951a3260ba7e8b9d1653227aeb1e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">RCC_CCIPR_HSI48SEL</a></div><div class="ttdeci">#define RCC_CCIPR_HSI48SEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4435</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5effadce798e53ab37c5aea9300b3b23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a></div><div class="ttdeci">#define RCC_CICR_CSSC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4040</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga623e4f1eb613f4793d3d500c1cfd746a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></div><div class="ttdeci">#define RCC_CFGR_STOPWUCK</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3832</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4522</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c94d3d31335b664ca2b85830b1ecc8d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSI48RDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga709edde62af6d51899f6ee5b4d71fd92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL_Pos</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3723</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga734bf919eac6ea39bd9fcc6716088885"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a></div><div class="ttdeci">#define RCC_CICR_HSI48RDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4030</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3882</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7a77e3588bfc97b548db842429f4f450"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3953</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ded016a4d2c8fa1f96dcc4e353d8138"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3756</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f61335b01758a4336598e7fa97445e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3745</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4443</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga815d38932ab8c6f6447e2a880b816660"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL_Pos</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3740</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4510</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3700</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga914c0fb2b7bf0723cce7acb83a7026b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_MSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4027</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a></div><div class="ttdeci">#define RCC_CICR_HSERDYC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4021</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94035e22789daabd92f0033fde51f815"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">RCC_CSR_LSEDRV</a></div><div class="ttdeci">#define RCC_CSR_LSEDRV</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4460</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga98f3b508ec0e52edc9c9fd22e292a3a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a></div><div class="ttdeci">#define RCC_CSR_RTCRST</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4494</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c870e6b0cf4e8e3f9ed37acaaf86f42"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a></div><div class="ttdeci">#define RCC_CSR_RTCSEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3682</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3703</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3679</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae04acc4f20a344f54ef5611a066f6f7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">RCC_CSR_LSECSSON</a></div><div class="ttdeci">#define RCC_CSR_LSECSSON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaf5d47df7a135422c9e10d570d6299a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_MSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3965</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4446</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab72447408a3717dfabcde1f577d336f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48RDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3753</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab79c333962d5bd80636eca9997759804"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3728</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3837</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb783f6cf3e637a310edf19c63eef951"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a></div><div class="ttdeci">#define RCC_CSR_LSECSSD</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4469</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac160361e00b75ce6f2b146aa28a9b1f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3956</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac38ef564d136d79b5e22b564db8d2b07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a></div><div class="ttdeci">#define RCC_CR_MSIRDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3694</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5e71f3e06f010bbf7592571e541869a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a></div><div class="ttdeci">#define RCC_CSR_LSEON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4450</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7ca64b3739a65df1bdb70cec7be93d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></div><div class="ttdeci">#define RCC_CIFR_CSSF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4007</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac87846f04143aeef0fabf04ca6453f1a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3950</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac98dfeb8365fd0b721394fc6a503b40b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3725</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4519</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3720</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3714</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1f597c9d40c025a6695824b5da27c13"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3979</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3819</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad6d1731e7b6bfda6962dcef892cfdede"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLDIV</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3865</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e6e956551977ee6154c4079a2991ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3962</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9eaab25edaafed6b067b7fdcb982f33"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">RCC_CCIPR_LPTIM1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPTIM1SEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4428</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3697</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae18406d77831ffad4799394913ca472c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3742</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7ae21eb98c76d77916109c378bd1bfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPUART1SEL</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4413</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb0c561e89a201a4f7b3e3e2d06ef962"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3959</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed680945ce75921ac6e96daef1393250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a></div><div class="ttdeci">#define RCC_CICR_LSECSSC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4039</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3691</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef6f70de38e3cd825b7126ef317b955c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a></div><div class="ttdeci">#define RCC_CSR_LSERDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4453</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf06cc284da6687ccce83abb3696613f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a></div><div class="ttdeci">#define RCC_CSR_RTCEN</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4491</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf3fcb8d0f9b48b602b94bd55c31bdda4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">RCC_CR_HSIDIVF</a></div><div class="ttdeci">#define RCC_CR_HSIDIVF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3688</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3676</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5cb8ce29ab0c579e788999c96f34db3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a></div><div class="ttdeci">#define RCC_CR_RTCPRE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3709</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3717</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:4498</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:3786</div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> stm32l053xx.h:737</div></div>
<div class="ttc" id="astm32l0xx_8h_html"><div class="ttname"><a href="stm32l0xx_8h.html">stm32l0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral re...</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
