
Planta Final_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1c0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000059c  0800d460  0800d460  0001d460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9fc  0800d9fc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d9fc  0800d9fc  0001d9fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da04  0800da04  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da04  0800da04  0001da04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800da08  0800da08  0001da08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  24000000  0800da0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000620  240001e4  0800dbf0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000804  0800dbf0  00020804  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d175  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a4d  00000000  00000000  0004d387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d0  00000000  00000000  00051dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001758  00000000  00000000  000536a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c9d8  00000000  00000000  00054e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eaa9  00000000  00000000  000917d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001873d1  00000000  00000000  000b0281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00237652  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007da8  00000000  00000000  002376a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e4 	.word	0x240001e4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d448 	.word	0x0800d448

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e8 	.word	0x240001e8
 80002dc:	0800d448 	.word	0x0800d448

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9a6 	b.w	8000a6c <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	4604      	mov	r4, r0
 80007b0:	468c      	mov	ip, r1
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	f040 8083 	bne.w	80008be <__udivmoddi4+0x116>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d947      	bls.n	800084e <__udivmoddi4+0xa6>
 80007be:	fab2 f282 	clz	r2, r2
 80007c2:	b142      	cbz	r2, 80007d6 <__udivmoddi4+0x2e>
 80007c4:	f1c2 0020 	rsb	r0, r2, #32
 80007c8:	fa24 f000 	lsr.w	r0, r4, r0
 80007cc:	4091      	lsls	r1, r2
 80007ce:	4097      	lsls	r7, r2
 80007d0:	ea40 0c01 	orr.w	ip, r0, r1
 80007d4:	4094      	lsls	r4, r2
 80007d6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80007da:	0c23      	lsrs	r3, r4, #16
 80007dc:	fbbc f6f8 	udiv	r6, ip, r8
 80007e0:	fa1f fe87 	uxth.w	lr, r7
 80007e4:	fb08 c116 	mls	r1, r8, r6, ip
 80007e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007ec:	fb06 f10e 	mul.w	r1, r6, lr
 80007f0:	4299      	cmp	r1, r3
 80007f2:	d909      	bls.n	8000808 <__udivmoddi4+0x60>
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	f106 30ff 	add.w	r0, r6, #4294967295
 80007fa:	f080 8119 	bcs.w	8000a30 <__udivmoddi4+0x288>
 80007fe:	4299      	cmp	r1, r3
 8000800:	f240 8116 	bls.w	8000a30 <__udivmoddi4+0x288>
 8000804:	3e02      	subs	r6, #2
 8000806:	443b      	add	r3, r7
 8000808:	1a5b      	subs	r3, r3, r1
 800080a:	b2a4      	uxth	r4, r4
 800080c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000810:	fb08 3310 	mls	r3, r8, r0, r3
 8000814:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000818:	fb00 fe0e 	mul.w	lr, r0, lr
 800081c:	45a6      	cmp	lr, r4
 800081e:	d909      	bls.n	8000834 <__udivmoddi4+0x8c>
 8000820:	193c      	adds	r4, r7, r4
 8000822:	f100 33ff 	add.w	r3, r0, #4294967295
 8000826:	f080 8105 	bcs.w	8000a34 <__udivmoddi4+0x28c>
 800082a:	45a6      	cmp	lr, r4
 800082c:	f240 8102 	bls.w	8000a34 <__udivmoddi4+0x28c>
 8000830:	3802      	subs	r0, #2
 8000832:	443c      	add	r4, r7
 8000834:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000838:	eba4 040e 	sub.w	r4, r4, lr
 800083c:	2600      	movs	r6, #0
 800083e:	b11d      	cbz	r5, 8000848 <__udivmoddi4+0xa0>
 8000840:	40d4      	lsrs	r4, r2
 8000842:	2300      	movs	r3, #0
 8000844:	e9c5 4300 	strd	r4, r3, [r5]
 8000848:	4631      	mov	r1, r6
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	b902      	cbnz	r2, 8000852 <__udivmoddi4+0xaa>
 8000850:	deff      	udf	#255	; 0xff
 8000852:	fab2 f282 	clz	r2, r2
 8000856:	2a00      	cmp	r2, #0
 8000858:	d150      	bne.n	80008fc <__udivmoddi4+0x154>
 800085a:	1bcb      	subs	r3, r1, r7
 800085c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000860:	fa1f f887 	uxth.w	r8, r7
 8000864:	2601      	movs	r6, #1
 8000866:	fbb3 fcfe 	udiv	ip, r3, lr
 800086a:	0c21      	lsrs	r1, r4, #16
 800086c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000870:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000874:	fb08 f30c 	mul.w	r3, r8, ip
 8000878:	428b      	cmp	r3, r1
 800087a:	d907      	bls.n	800088c <__udivmoddi4+0xe4>
 800087c:	1879      	adds	r1, r7, r1
 800087e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000882:	d202      	bcs.n	800088a <__udivmoddi4+0xe2>
 8000884:	428b      	cmp	r3, r1
 8000886:	f200 80e9 	bhi.w	8000a5c <__udivmoddi4+0x2b4>
 800088a:	4684      	mov	ip, r0
 800088c:	1ac9      	subs	r1, r1, r3
 800088e:	b2a3      	uxth	r3, r4
 8000890:	fbb1 f0fe 	udiv	r0, r1, lr
 8000894:	fb0e 1110 	mls	r1, lr, r0, r1
 8000898:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800089c:	fb08 f800 	mul.w	r8, r8, r0
 80008a0:	45a0      	cmp	r8, r4
 80008a2:	d907      	bls.n	80008b4 <__udivmoddi4+0x10c>
 80008a4:	193c      	adds	r4, r7, r4
 80008a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80008aa:	d202      	bcs.n	80008b2 <__udivmoddi4+0x10a>
 80008ac:	45a0      	cmp	r8, r4
 80008ae:	f200 80d9 	bhi.w	8000a64 <__udivmoddi4+0x2bc>
 80008b2:	4618      	mov	r0, r3
 80008b4:	eba4 0408 	sub.w	r4, r4, r8
 80008b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80008bc:	e7bf      	b.n	800083e <__udivmoddi4+0x96>
 80008be:	428b      	cmp	r3, r1
 80008c0:	d909      	bls.n	80008d6 <__udivmoddi4+0x12e>
 80008c2:	2d00      	cmp	r5, #0
 80008c4:	f000 80b1 	beq.w	8000a2a <__udivmoddi4+0x282>
 80008c8:	2600      	movs	r6, #0
 80008ca:	e9c5 0100 	strd	r0, r1, [r5]
 80008ce:	4630      	mov	r0, r6
 80008d0:	4631      	mov	r1, r6
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	fab3 f683 	clz	r6, r3
 80008da:	2e00      	cmp	r6, #0
 80008dc:	d14a      	bne.n	8000974 <__udivmoddi4+0x1cc>
 80008de:	428b      	cmp	r3, r1
 80008e0:	d302      	bcc.n	80008e8 <__udivmoddi4+0x140>
 80008e2:	4282      	cmp	r2, r0
 80008e4:	f200 80b8 	bhi.w	8000a58 <__udivmoddi4+0x2b0>
 80008e8:	1a84      	subs	r4, r0, r2
 80008ea:	eb61 0103 	sbc.w	r1, r1, r3
 80008ee:	2001      	movs	r0, #1
 80008f0:	468c      	mov	ip, r1
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	d0a8      	beq.n	8000848 <__udivmoddi4+0xa0>
 80008f6:	e9c5 4c00 	strd	r4, ip, [r5]
 80008fa:	e7a5      	b.n	8000848 <__udivmoddi4+0xa0>
 80008fc:	f1c2 0320 	rsb	r3, r2, #32
 8000900:	fa20 f603 	lsr.w	r6, r0, r3
 8000904:	4097      	lsls	r7, r2
 8000906:	fa01 f002 	lsl.w	r0, r1, r2
 800090a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800090e:	40d9      	lsrs	r1, r3
 8000910:	4330      	orrs	r0, r6
 8000912:	0c03      	lsrs	r3, r0, #16
 8000914:	fbb1 f6fe 	udiv	r6, r1, lr
 8000918:	fa1f f887 	uxth.w	r8, r7
 800091c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000920:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000924:	fb06 f108 	mul.w	r1, r6, r8
 8000928:	4299      	cmp	r1, r3
 800092a:	fa04 f402 	lsl.w	r4, r4, r2
 800092e:	d909      	bls.n	8000944 <__udivmoddi4+0x19c>
 8000930:	18fb      	adds	r3, r7, r3
 8000932:	f106 3cff 	add.w	ip, r6, #4294967295
 8000936:	f080 808d 	bcs.w	8000a54 <__udivmoddi4+0x2ac>
 800093a:	4299      	cmp	r1, r3
 800093c:	f240 808a 	bls.w	8000a54 <__udivmoddi4+0x2ac>
 8000940:	3e02      	subs	r6, #2
 8000942:	443b      	add	r3, r7
 8000944:	1a5b      	subs	r3, r3, r1
 8000946:	b281      	uxth	r1, r0
 8000948:	fbb3 f0fe 	udiv	r0, r3, lr
 800094c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000950:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000954:	fb00 f308 	mul.w	r3, r0, r8
 8000958:	428b      	cmp	r3, r1
 800095a:	d907      	bls.n	800096c <__udivmoddi4+0x1c4>
 800095c:	1879      	adds	r1, r7, r1
 800095e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000962:	d273      	bcs.n	8000a4c <__udivmoddi4+0x2a4>
 8000964:	428b      	cmp	r3, r1
 8000966:	d971      	bls.n	8000a4c <__udivmoddi4+0x2a4>
 8000968:	3802      	subs	r0, #2
 800096a:	4439      	add	r1, r7
 800096c:	1acb      	subs	r3, r1, r3
 800096e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000972:	e778      	b.n	8000866 <__udivmoddi4+0xbe>
 8000974:	f1c6 0c20 	rsb	ip, r6, #32
 8000978:	fa03 f406 	lsl.w	r4, r3, r6
 800097c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000980:	431c      	orrs	r4, r3
 8000982:	fa20 f70c 	lsr.w	r7, r0, ip
 8000986:	fa01 f306 	lsl.w	r3, r1, r6
 800098a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800098e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000992:	431f      	orrs	r7, r3
 8000994:	0c3b      	lsrs	r3, r7, #16
 8000996:	fbb1 f9fe 	udiv	r9, r1, lr
 800099a:	fa1f f884 	uxth.w	r8, r4
 800099e:	fb0e 1119 	mls	r1, lr, r9, r1
 80009a2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80009a6:	fb09 fa08 	mul.w	sl, r9, r8
 80009aa:	458a      	cmp	sl, r1
 80009ac:	fa02 f206 	lsl.w	r2, r2, r6
 80009b0:	fa00 f306 	lsl.w	r3, r0, r6
 80009b4:	d908      	bls.n	80009c8 <__udivmoddi4+0x220>
 80009b6:	1861      	adds	r1, r4, r1
 80009b8:	f109 30ff 	add.w	r0, r9, #4294967295
 80009bc:	d248      	bcs.n	8000a50 <__udivmoddi4+0x2a8>
 80009be:	458a      	cmp	sl, r1
 80009c0:	d946      	bls.n	8000a50 <__udivmoddi4+0x2a8>
 80009c2:	f1a9 0902 	sub.w	r9, r9, #2
 80009c6:	4421      	add	r1, r4
 80009c8:	eba1 010a 	sub.w	r1, r1, sl
 80009cc:	b2bf      	uxth	r7, r7
 80009ce:	fbb1 f0fe 	udiv	r0, r1, lr
 80009d2:	fb0e 1110 	mls	r1, lr, r0, r1
 80009d6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80009da:	fb00 f808 	mul.w	r8, r0, r8
 80009de:	45b8      	cmp	r8, r7
 80009e0:	d907      	bls.n	80009f2 <__udivmoddi4+0x24a>
 80009e2:	19e7      	adds	r7, r4, r7
 80009e4:	f100 31ff 	add.w	r1, r0, #4294967295
 80009e8:	d22e      	bcs.n	8000a48 <__udivmoddi4+0x2a0>
 80009ea:	45b8      	cmp	r8, r7
 80009ec:	d92c      	bls.n	8000a48 <__udivmoddi4+0x2a0>
 80009ee:	3802      	subs	r0, #2
 80009f0:	4427      	add	r7, r4
 80009f2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80009f6:	eba7 0708 	sub.w	r7, r7, r8
 80009fa:	fba0 8902 	umull	r8, r9, r0, r2
 80009fe:	454f      	cmp	r7, r9
 8000a00:	46c6      	mov	lr, r8
 8000a02:	4649      	mov	r1, r9
 8000a04:	d31a      	bcc.n	8000a3c <__udivmoddi4+0x294>
 8000a06:	d017      	beq.n	8000a38 <__udivmoddi4+0x290>
 8000a08:	b15d      	cbz	r5, 8000a22 <__udivmoddi4+0x27a>
 8000a0a:	ebb3 020e 	subs.w	r2, r3, lr
 8000a0e:	eb67 0701 	sbc.w	r7, r7, r1
 8000a12:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a16:	40f2      	lsrs	r2, r6
 8000a18:	ea4c 0202 	orr.w	r2, ip, r2
 8000a1c:	40f7      	lsrs	r7, r6
 8000a1e:	e9c5 2700 	strd	r2, r7, [r5]
 8000a22:	2600      	movs	r6, #0
 8000a24:	4631      	mov	r1, r6
 8000a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a2a:	462e      	mov	r6, r5
 8000a2c:	4628      	mov	r0, r5
 8000a2e:	e70b      	b.n	8000848 <__udivmoddi4+0xa0>
 8000a30:	4606      	mov	r6, r0
 8000a32:	e6e9      	b.n	8000808 <__udivmoddi4+0x60>
 8000a34:	4618      	mov	r0, r3
 8000a36:	e6fd      	b.n	8000834 <__udivmoddi4+0x8c>
 8000a38:	4543      	cmp	r3, r8
 8000a3a:	d2e5      	bcs.n	8000a08 <__udivmoddi4+0x260>
 8000a3c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a40:	eb69 0104 	sbc.w	r1, r9, r4
 8000a44:	3801      	subs	r0, #1
 8000a46:	e7df      	b.n	8000a08 <__udivmoddi4+0x260>
 8000a48:	4608      	mov	r0, r1
 8000a4a:	e7d2      	b.n	80009f2 <__udivmoddi4+0x24a>
 8000a4c:	4660      	mov	r0, ip
 8000a4e:	e78d      	b.n	800096c <__udivmoddi4+0x1c4>
 8000a50:	4681      	mov	r9, r0
 8000a52:	e7b9      	b.n	80009c8 <__udivmoddi4+0x220>
 8000a54:	4666      	mov	r6, ip
 8000a56:	e775      	b.n	8000944 <__udivmoddi4+0x19c>
 8000a58:	4630      	mov	r0, r6
 8000a5a:	e74a      	b.n	80008f2 <__udivmoddi4+0x14a>
 8000a5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a60:	4439      	add	r1, r7
 8000a62:	e713      	b.n	800088c <__udivmoddi4+0xe4>
 8000a64:	3802      	subs	r0, #2
 8000a66:	443c      	add	r4, r7
 8000a68:	e724      	b.n	80008b4 <__udivmoddi4+0x10c>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_idiv0>:
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a74:	4b3f      	ldr	r3, [pc, #252]	; (8000b74 <SystemInit+0x104>)
 8000a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a7a:	4a3e      	ldr	r2, [pc, #248]	; (8000b74 <SystemInit+0x104>)
 8000a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000a84:	4b3b      	ldr	r3, [pc, #236]	; (8000b74 <SystemInit+0x104>)
 8000a86:	691b      	ldr	r3, [r3, #16]
 8000a88:	4a3a      	ldr	r2, [pc, #232]	; (8000b74 <SystemInit+0x104>)
 8000a8a:	f043 0310 	orr.w	r3, r3, #16
 8000a8e:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000a90:	4b39      	ldr	r3, [pc, #228]	; (8000b78 <SystemInit+0x108>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f003 030f 	and.w	r3, r3, #15
 8000a98:	2b06      	cmp	r3, #6
 8000a9a:	d807      	bhi.n	8000aac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000a9c:	4b36      	ldr	r3, [pc, #216]	; (8000b78 <SystemInit+0x108>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f023 030f 	bic.w	r3, r3, #15
 8000aa4:	4a34      	ldr	r2, [pc, #208]	; (8000b78 <SystemInit+0x108>)
 8000aa6:	f043 0307 	orr.w	r3, r3, #7
 8000aaa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <SystemInit+0x10c>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a32      	ldr	r2, [pc, #200]	; (8000b7c <SystemInit+0x10c>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ab8:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <SystemInit+0x10c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000abe:	4b2f      	ldr	r3, [pc, #188]	; (8000b7c <SystemInit+0x10c>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	492e      	ldr	r1, [pc, #184]	; (8000b7c <SystemInit+0x10c>)
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	; (8000b80 <SystemInit+0x110>)
 8000ac6:	4013      	ands	r3, r2
 8000ac8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000aca:	4b2b      	ldr	r3, [pc, #172]	; (8000b78 <SystemInit+0x108>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f003 0308 	and.w	r3, r3, #8
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d007      	beq.n	8000ae6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad6:	4b28      	ldr	r3, [pc, #160]	; (8000b78 <SystemInit+0x108>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f023 030f 	bic.w	r3, r3, #15
 8000ade:	4a26      	ldr	r2, [pc, #152]	; (8000b78 <SystemInit+0x108>)
 8000ae0:	f043 0307 	orr.w	r3, r3, #7
 8000ae4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ae6:	4b25      	ldr	r3, [pc, #148]	; (8000b7c <SystemInit+0x10c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000aec:	4b23      	ldr	r3, [pc, #140]	; (8000b7c <SystemInit+0x10c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000af2:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <SystemInit+0x10c>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000af8:	4b20      	ldr	r3, [pc, #128]	; (8000b7c <SystemInit+0x10c>)
 8000afa:	4a22      	ldr	r2, [pc, #136]	; (8000b84 <SystemInit+0x114>)
 8000afc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000afe:	4b1f      	ldr	r3, [pc, #124]	; (8000b7c <SystemInit+0x10c>)
 8000b00:	4a21      	ldr	r2, [pc, #132]	; (8000b88 <SystemInit+0x118>)
 8000b02:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b04:	4b1d      	ldr	r3, [pc, #116]	; (8000b7c <SystemInit+0x10c>)
 8000b06:	4a21      	ldr	r2, [pc, #132]	; (8000b8c <SystemInit+0x11c>)
 8000b08:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <SystemInit+0x10c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b10:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <SystemInit+0x10c>)
 8000b12:	4a1e      	ldr	r2, [pc, #120]	; (8000b8c <SystemInit+0x11c>)
 8000b14:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b16:	4b19      	ldr	r3, [pc, #100]	; (8000b7c <SystemInit+0x10c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <SystemInit+0x10c>)
 8000b1e:	4a1b      	ldr	r2, [pc, #108]	; (8000b8c <SystemInit+0x11c>)
 8000b20:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b22:	4b16      	ldr	r3, [pc, #88]	; (8000b7c <SystemInit+0x10c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <SystemInit+0x10c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a13      	ldr	r2, [pc, #76]	; (8000b7c <SystemInit+0x10c>)
 8000b2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b32:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <SystemInit+0x10c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <SystemInit+0x120>)
 8000b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b3e:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <SystemInit+0x120>)
 8000b40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b44:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b46:	4b13      	ldr	r3, [pc, #76]	; (8000b94 <SystemInit+0x124>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b13      	ldr	r3, [pc, #76]	; (8000b98 <SystemInit+0x128>)
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b52:	d202      	bcs.n	8000b5a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <SystemInit+0x12c>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <SystemInit+0x130>)
 8000b5c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000b60:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000b62:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <SystemInit+0x104>)
 8000b64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b68:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000b6a:	bf00      	nop
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr
 8000b74:	e000ed00 	.word	0xe000ed00
 8000b78:	52002000 	.word	0x52002000
 8000b7c:	58024400 	.word	0x58024400
 8000b80:	eaf6ed7f 	.word	0xeaf6ed7f
 8000b84:	02020200 	.word	0x02020200
 8000b88:	01ff0000 	.word	0x01ff0000
 8000b8c:	01010280 	.word	0x01010280
 8000b90:	580000c0 	.word	0x580000c0
 8000b94:	5c001000 	.word	0x5c001000
 8000b98:	ffff0000 	.word	0xffff0000
 8000b9c:	51008108 	.word	0x51008108
 8000ba0:	52004000 	.word	0x52004000

08000ba4 <MPU6050_init>:
 *      Author: jorge
 */

#include "MPU6050.h"

void MPU6050_init(I2C_HandleTypeDef * hi2c, MPU6050* mpu){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af04      	add	r7, sp, #16
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	6039      	str	r1, [r7, #0]
	uint8_t check; // check data
	uint8_t data; //send data

	HAL_I2C_Mem_Read(hi2c,  mpu->direction , mpu->who_am_I, 1, &check, 1, mpu->timeout);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	b299      	uxth	r1, r3
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	9302      	str	r3, [sp, #8]
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	9301      	str	r3, [sp, #4]
 8000bc4:	f107 030b 	add.w	r3, r7, #11
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2301      	movs	r3, #1
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f002 fb0b 	bl	80031e8 <HAL_I2C_Mem_Read>
	if(check == 104){ // WHO_I_AM Register default value
 8000bd2:	7afb      	ldrb	r3, [r7, #11]
 8000bd4:	2b68      	cmp	r3, #104	; 0x68
 8000bd6:	d162      	bne.n	8000c9e <MPU6050_init+0xfa>

		// Configure clock to 8MHZ oscilator
		data = 0x00;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Mem_Write(hi2c, mpu->direction, PWR_MGMT_1, 1, &data, 1, mpu->timeout);
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	b299      	uxth	r1, r3
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	9302      	str	r3, [sp, #8]
 8000be8:	2301      	movs	r3, #1
 8000bea:	9301      	str	r3, [sp, #4]
 8000bec:	f107 030a 	add.w	r3, r7, #10
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	226b      	movs	r2, #107	; 0x6b
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f002 f9e2 	bl	8002fc0 <HAL_I2C_Mem_Write>
		/* Sample rate = 8khz/(1+SMPLRT_DIV)
		 * Send 7 to SMPLRT_DIV register to obtain 1khz sample rate
		 * */
		data = 0x07;
 8000bfc:	2307      	movs	r3, #7
 8000bfe:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Mem_Write(hi2c, mpu->direction , SMPLRT_DIV, 1, &data, 1, mpu->timeout);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	b299      	uxth	r1, r3
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	689b      	ldr	r3, [r3, #8]
 8000c0a:	9302      	str	r3, [sp, #8]
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	9301      	str	r3, [sp, #4]
 8000c10:	f107 030a 	add.w	r3, r7, #10
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	2301      	movs	r3, #1
 8000c18:	2219      	movs	r2, #25
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f002 f9d0 	bl	8002fc0 <HAL_I2C_Mem_Write>

		// Configure gyroscope Full scale range
		// +-250 Â°/s => FS_SEL = 0
		data = 0x00;
 8000c20:	2300      	movs	r3, #0
 8000c22:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Mem_Write(hi2c, mpu->direction , GYRO_CONFIG, 1, &data, 1, mpu->timeout);
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	b299      	uxth	r1, r3
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	9302      	str	r3, [sp, #8]
 8000c30:	2301      	movs	r3, #1
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	f107 030a 	add.w	r3, r7, #10
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	221b      	movs	r2, #27
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f002 f9be 	bl	8002fc0 <HAL_I2C_Mem_Write>
		// cONFIGURE ACCELEROMETER
		// +-2 G => AFS_SEL = 0
		data = 0x00;
 8000c44:	2300      	movs	r3, #0
 8000c46:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Mem_Write(hi2c, mpu->direction , ACCEL_CONFIG, 1, &data, 1, mpu->timeout);
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	b299      	uxth	r1, r3
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	9302      	str	r3, [sp, #8]
 8000c54:	2301      	movs	r3, #1
 8000c56:	9301      	str	r3, [sp, #4]
 8000c58:	f107 030a 	add.w	r3, r7, #10
 8000c5c:	9300      	str	r3, [sp, #0]
 8000c5e:	2301      	movs	r3, #1
 8000c60:	221c      	movs	r2, #28
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f002 f9ac 	bl	8002fc0 <HAL_I2C_Mem_Write>

		for(int i = 0;i < 5;i++){ // 5 Blink confirmation
 8000c68:	2300      	movs	r3, #0
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	e014      	b.n	8000c98 <MPU6050_init+0xf4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2101      	movs	r1, #1
 8000c72:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <MPU6050_init+0x104>)
 8000c74:	f001 ffd8 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 8000c78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c7c:	f001 fcf8 	bl	8002670 <HAL_Delay>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2101      	movs	r1, #1
 8000c84:	4808      	ldr	r0, [pc, #32]	; (8000ca8 <MPU6050_init+0x104>)
 8000c86:	f001 ffcf 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 8000c8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c8e:	f001 fcef 	bl	8002670 <HAL_Delay>
		for(int i = 0;i < 5;i++){ // 5 Blink confirmation
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3301      	adds	r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	dde7      	ble.n	8000c6e <MPU6050_init+0xca>
		}

	}
}
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	58020400 	.word	0x58020400
 8000cac:	00000000 	.word	0x00000000

08000cb0 <MPU6050_get_acc>:
	temp = (temp_raw/340.0)+36.53;
	return temp;

}

void MPU6050_get_acc(I2C_HandleTypeDef * hi2c, MPU6050* mpu, float* p2Strg){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	; 0x30
 8000cb4:	af04      	add	r7, sp, #16
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]

    uint8_t buffer[6];
	int16_t ax_raw, ay_raw, az_raw;

	HAL_I2C_Mem_Read(hi2c, mpu->direction, ACCEL_XOUT_H, 1, &buffer, 6, mpu->timeout);
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	b299      	uxth	r1, r3
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	9302      	str	r3, [sp, #8]
 8000cc8:	2306      	movs	r3, #6
 8000cca:	9301      	str	r3, [sp, #4]
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	9300      	str	r3, [sp, #0]
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	223b      	movs	r2, #59	; 0x3b
 8000cd6:	68f8      	ldr	r0, [r7, #12]
 8000cd8:	f002 fa86 	bl	80031e8 <HAL_I2C_Mem_Read>
        // Physically, the information is stored in bytes on the MPU
            // So... we merge two bytes into 1 16bits int
    ax_raw = (int16_t)(buffer[0] << 8 | buffer[1]);
 8000cdc:	7d3b      	ldrb	r3, [r7, #20]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	b21a      	sxth	r2, r3
 8000ce2:	7d7b      	ldrb	r3, [r7, #21]
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	83fb      	strh	r3, [r7, #30]
	ay_raw = (int16_t)(buffer[2] << 8 | buffer[3]);
 8000cea:	7dbb      	ldrb	r3, [r7, #22]
 8000cec:	021b      	lsls	r3, r3, #8
 8000cee:	b21a      	sxth	r2, r3
 8000cf0:	7dfb      	ldrb	r3, [r7, #23]
 8000cf2:	b21b      	sxth	r3, r3
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	83bb      	strh	r3, [r7, #28]
	az_raw = (int16_t)(buffer[4] << 8 | buffer[5]);
 8000cf8:	7e3b      	ldrb	r3, [r7, #24]
 8000cfa:	021b      	lsls	r3, r3, #8
 8000cfc:	b21a      	sxth	r2, r3
 8000cfe:	7e7b      	ldrb	r3, [r7, #25]
 8000d00:	b21b      	sxth	r3, r3
 8000d02:	4313      	orrs	r3, r2
 8000d04:	837b      	strh	r3, [r7, #26]

	p2Strg [0] = ax_raw/16384.0;
 8000d06:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000d0a:	ee07 3a90 	vmov	s15, r3
 8000d0e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d12:	ed9f 5b17 	vldr	d5, [pc, #92]	; 8000d70 <MPU6050_get_acc+0xc0>
 8000d16:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	edc3 7a00 	vstr	s15, [r3]
	p2Strg [1] = ay_raw/16384.0;
 8000d24:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000d28:	ee07 3a90 	vmov	s15, r3
 8000d2c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d30:	ed9f 5b0f 	vldr	d5, [pc, #60]	; 8000d70 <MPU6050_get_acc+0xc0>
 8000d34:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3304      	adds	r3, #4
 8000d3c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d40:	edc3 7a00 	vstr	s15, [r3]
	p2Strg [2] = az_raw/16384.0;
 8000d44:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000d48:	ee07 3a90 	vmov	s15, r3
 8000d4c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000d50:	ed9f 5b07 	vldr	d5, [pc, #28]	; 8000d70 <MPU6050_get_acc+0xc0>
 8000d54:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3308      	adds	r3, #8
 8000d5c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d60:	edc3 7a00 	vstr	s15, [r3]

	//return accReading;

}
 8000d64:	bf00      	nop
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	f3af 8000 	nop.w
 8000d70:	00000000 	.word	0x00000000
 8000d74:	40d00000 	.word	0x40d00000

08000d78 <DC_Motor_Controller_Init>:
 *      Author: jorge
 */

#include "PuenteH.h"

void DC_Motor_Controller_Init(DC_Motor_Controller* motor){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]

	// Set an initial direction
	HAL_GPIO_WritePin(motor -> pin_Forward_Group, motor -> pin_Forward_num, GPIO_PIN_SET);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6858      	ldr	r0, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f001 ff4b 	bl	8002c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor -> pin_Reverse_Group, motor -> pin_Reverse_num, GPIO_PIN_RESET);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	68d8      	ldr	r0, [r3, #12]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	691b      	ldr	r3, [r3, #16]
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f001 ff42 	bl	8002c28 <HAL_GPIO_WritePin>

	//Initialize PWM signal
	HAL_TIM_PWM_Start(motor -> timer_h, TIM_CHANNEL_1);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f005 fb52 	bl	8006454 <HAL_TIM_PWM_Start>

	//Set velocity to 0:
	TIM3 -> CCR1 = 0;
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <DC_Motor_Controller_Init+0x48>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40000400 	.word	0x40000400

08000dc4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af02      	add	r7, sp, #8
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	f023 030f 	bic.w	r3, r3, #15
 8000dd4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	011b      	lsls	r3, r3, #4
 8000dda:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000ddc:	7bfb      	ldrb	r3, [r7, #15]
 8000dde:	f043 030c 	orr.w	r3, r3, #12
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
 8000de8:	f043 0308 	orr.w	r3, r3, #8
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	f043 030c 	orr.w	r3, r3, #12
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000dfa:	7bbb      	ldrb	r3, [r7, #14]
 8000dfc:	f043 0308 	orr.w	r3, r3, #8
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e04:	f107 0208 	add.w	r2, r7, #8
 8000e08:	2364      	movs	r3, #100	; 0x64
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	2304      	movs	r3, #4
 8000e0e:	214e      	movs	r1, #78	; 0x4e
 8000e10:	4803      	ldr	r0, [pc, #12]	; (8000e20 <lcd_send_cmd+0x5c>)
 8000e12:	f001 ffe1 	bl	8002dd8 <HAL_I2C_Master_Transmit>
}
 8000e16:	bf00      	nop
 8000e18:	3710      	adds	r7, #16
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	240006ac 	.word	0x240006ac

08000e24 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b086      	sub	sp, #24
 8000e28:	af02      	add	r7, sp, #8
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f023 030f 	bic.w	r3, r3, #15
 8000e34:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	f043 030d 	orr.w	r3, r3, #13
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	f043 0309 	orr.w	r3, r3, #9
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000e50:	7bbb      	ldrb	r3, [r7, #14]
 8000e52:	f043 030d 	orr.w	r3, r3, #13
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000e5a:	7bbb      	ldrb	r3, [r7, #14]
 8000e5c:	f043 0309 	orr.w	r3, r3, #9
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c2, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e64:	f107 0208 	add.w	r2, r7, #8
 8000e68:	2364      	movs	r3, #100	; 0x64
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	214e      	movs	r1, #78	; 0x4e
 8000e70:	4803      	ldr	r0, [pc, #12]	; (8000e80 <lcd_send_data+0x5c>)
 8000e72:	f001 ffb1 	bl	8002dd8 <HAL_I2C_Master_Transmit>
}
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	240006ac 	.word	0x240006ac

08000e84 <lcd_clear>:

void lcd_clear (void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8000e8a:	2080      	movs	r0, #128	; 0x80
 8000e8c:	f7ff ff9a 	bl	8000dc4 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	e005      	b.n	8000ea2 <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8000e96:	2020      	movs	r0, #32
 8000e98:	f7ff ffc4 	bl	8000e24 <lcd_send_data>
	for (int i=0; i<70; i++)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b45      	cmp	r3, #69	; 0x45
 8000ea6:	ddf6      	ble.n	8000e96 <lcd_clear+0x12>
	}
}
 8000ea8:	bf00      	nop
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	6039      	str	r1, [r7, #0]
    switch (row)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <lcd_put_cur+0x18>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d005      	beq.n	8000ed4 <lcd_put_cur+0x22>
 8000ec8:	e009      	b.n	8000ede <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ed0:	603b      	str	r3, [r7, #0]
            break;
 8000ed2:	e004      	b.n	8000ede <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000eda:	603b      	str	r3, [r7, #0]
            break;
 8000edc:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff ff6e 	bl	8000dc4 <lcd_send_cmd>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <lcd_init>:


void lcd_init (void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000ef4:	2032      	movs	r0, #50	; 0x32
 8000ef6:	f001 fbbb 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000efa:	2030      	movs	r0, #48	; 0x30
 8000efc:	f7ff ff62 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000f00:	2005      	movs	r0, #5
 8000f02:	f001 fbb5 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000f06:	2030      	movs	r0, #48	; 0x30
 8000f08:	f7ff ff5c 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f001 fbaf 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000f12:	2030      	movs	r0, #48	; 0x30
 8000f14:	f7ff ff56 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(10);
 8000f18:	200a      	movs	r0, #10
 8000f1a:	f001 fba9 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000f1e:	2020      	movs	r0, #32
 8000f20:	f7ff ff50 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(10);
 8000f24:	200a      	movs	r0, #10
 8000f26:	f001 fba3 	bl	8002670 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000f2a:	2028      	movs	r0, #40	; 0x28
 8000f2c:	f7ff ff4a 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(1);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f001 fb9d 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000f36:	2008      	movs	r0, #8
 8000f38:	f7ff ff44 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(1);
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	f001 fb97 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000f42:	2001      	movs	r0, #1
 8000f44:	f7ff ff3e 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(1);
 8000f48:	2001      	movs	r0, #1
 8000f4a:	f001 fb91 	bl	8002670 <HAL_Delay>
	HAL_Delay(1);
 8000f4e:	2001      	movs	r0, #1
 8000f50:	f001 fb8e 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000f54:	2006      	movs	r0, #6
 8000f56:	f7ff ff35 	bl	8000dc4 <lcd_send_cmd>
	HAL_Delay(1);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f001 fb88 	bl	8002670 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000f60:	200c      	movs	r0, #12
 8000f62:	f7ff ff2f 	bl	8000dc4 <lcd_send_cmd>
}
 8000f66:	bf00      	nop
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b082      	sub	sp, #8
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000f72:	e006      	b.n	8000f82 <lcd_send_string+0x18>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff51 	bl	8000e24 <lcd_send_data>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f4      	bne.n	8000f74 <lcd_send_string+0xa>
}
 8000f8a:	bf00      	nop
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <lcd_reset>:

void lcd_reset(void){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	lcd_clear();
 8000f98:	f7ff ff74 	bl	8000e84 <lcd_clear>
	lcd_put_cur(0,0);
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	f7ff ff87 	bl	8000eb2 <lcd_put_cur>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <keypad_init>:
#include "stm32h7xx_hal.h"

#include "keypad.h"

void keypad_init(void){
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b50      	ldr	r3, [pc, #320]	; (80010f0 <keypad_init+0x148>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fb4:	4a4e      	ldr	r2, [pc, #312]	; (80010f0 <keypad_init+0x148>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fbe:	4b4c      	ldr	r3, [pc, #304]	; (80010f0 <keypad_init+0x148>)
 8000fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc4:	f003 0301 	and.w	r3, r3, #1
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	4b48      	ldr	r3, [pc, #288]	; (80010f0 <keypad_init+0x148>)
 8000fce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fd2:	4a47      	ldr	r2, [pc, #284]	; (80010f0 <keypad_init+0x148>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fdc:	4b44      	ldr	r3, [pc, #272]	; (80010f0 <keypad_init+0x148>)
 8000fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
	
	
  GPIO_InitStruct.Pin 	= ROW1_PIN;
 8000fea:	2304      	movs	r3, #4
 8000fec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW1_PORT, &GPIO_InitStruct);
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	483c      	ldr	r0, [pc, #240]	; (80010f4 <keypad_init+0x14c>)
 8001002:	f001 fc49 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW2_PIN;
 8001006:	2310      	movs	r3, #16
 8001008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW2_PORT, &GPIO_InitStruct);
 8001016:	f107 030c 	add.w	r3, r7, #12
 800101a:	4619      	mov	r1, r3
 800101c:	4835      	ldr	r0, [pc, #212]	; (80010f4 <keypad_init+0x14c>)
 800101e:	f001 fc3b 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW3_PIN;
 8001022:	2320      	movs	r3, #32
 8001024:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001026:	2301      	movs	r3, #1
 8001028:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW3_PORT, &GPIO_InitStruct);
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	4619      	mov	r1, r3
 8001038:	482e      	ldr	r0, [pc, #184]	; (80010f4 <keypad_init+0x14c>)
 800103a:	f001 fc2d 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW4_PIN;
 800103e:	2340      	movs	r3, #64	; 0x40
 8001040:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001042:	2301      	movs	r3, #1
 8001044:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW4_PORT, &GPIO_InitStruct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	4827      	ldr	r0, [pc, #156]	; (80010f4 <keypad_init+0x14c>)
 8001056:	f001 fc1f 	bl	8002898 <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2104      	movs	r1, #4
 800105e:	4825      	ldr	r0, [pc, #148]	; (80010f4 <keypad_init+0x14c>)
 8001060:	f001 fde2 	bl	8002c28 <HAL_GPIO_WritePin>
	
  HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN, GPIO_PIN_RESET);
 8001064:	2200      	movs	r2, #0
 8001066:	2110      	movs	r1, #16
 8001068:	4822      	ldr	r0, [pc, #136]	; (80010f4 <keypad_init+0x14c>)
 800106a:	f001 fddd 	bl	8002c28 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN, GPIO_PIN_RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	2120      	movs	r1, #32
 8001072:	4820      	ldr	r0, [pc, #128]	; (80010f4 <keypad_init+0x14c>)
 8001074:	f001 fdd8 	bl	8002c28 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2140      	movs	r1, #64	; 0x40
 800107c:	481d      	ldr	r0, [pc, #116]	; (80010f4 <keypad_init+0x14c>)
 800107e:	f001 fdd3 	bl	8002c28 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin 	= COL1_PIN;
 8001082:	2308      	movs	r3, #8
 8001084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 800108a:	2301      	movs	r3, #1
 800108c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL1_PORT, &GPIO_InitStruct);
 800108e:	f107 030c 	add.w	r3, r7, #12
 8001092:	4619      	mov	r1, r3
 8001094:	4817      	ldr	r0, [pc, #92]	; (80010f4 <keypad_init+0x14c>)
 8001096:	f001 fbff 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL2_PIN;
 800109a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800109e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 80010a0:	2300      	movs	r3, #0
 80010a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 80010a4:	2301      	movs	r3, #1
 80010a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL2_PORT, &GPIO_InitStruct);
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4619      	mov	r1, r3
 80010ae:	4812      	ldr	r0, [pc, #72]	; (80010f8 <keypad_init+0x150>)
 80010b0:	f001 fbf2 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL3_PIN;
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 80010b8:	2300      	movs	r3, #0
 80010ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 80010bc:	2301      	movs	r3, #1
 80010be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL3_PORT, &GPIO_InitStruct);
 80010c0:	f107 030c 	add.w	r3, r7, #12
 80010c4:	4619      	mov	r1, r3
 80010c6:	480c      	ldr	r0, [pc, #48]	; (80010f8 <keypad_init+0x150>)
 80010c8:	f001 fbe6 	bl	8002898 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL4_PIN;
 80010cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 80010d2:	2300      	movs	r3, #0
 80010d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 80010d6:	2301      	movs	r3, #1
 80010d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL4_PORT, &GPIO_InitStruct);
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	4619      	mov	r1, r3
 80010e0:	4805      	ldr	r0, [pc, #20]	; (80010f8 <keypad_init+0x150>)
 80010e2:	f001 fbd9 	bl	8002898 <HAL_GPIO_Init>
		
}
 80010e6:	bf00      	nop
 80010e8:	3720      	adds	r7, #32
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	58024400 	.word	0x58024400
 80010f4:	58021000 	.word	0x58021000
 80010f8:	58021400 	.word	0x58021400

080010fc <keypad_read>:

char keypad_read(void){
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
	char letras[4][4] = {	{'1','2','3','A'},
 8001102:	4b94      	ldr	r3, [pc, #592]	; (8001354 <keypad_read+0x258>)
 8001104:	463c      	mov	r4, r7
 8001106:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001108:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
							{'4','5','6','B'},
							{'7','8','9','C'},
							{'*','0','#','D'}};
	int  i = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
	char valor = '/';
 8001110:	232f      	movs	r3, #47	; 0x2f
 8001112:	74fb      	strb	r3, [r7, #19]


	for(i=0;i<4;i++){
 8001114:	2300      	movs	r3, #0
 8001116:	617b      	str	r3, [r7, #20]
 8001118:	e112      	b.n	8001340 <keypad_read+0x244>
		if(i==0){
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d140      	bne.n	80011a2 <keypad_read+0xa6>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_SET);
 8001120:	2201      	movs	r2, #1
 8001122:	2110      	movs	r1, #16
 8001124:	488c      	ldr	r0, [pc, #560]	; (8001358 <keypad_read+0x25c>)
 8001126:	f001 fd7f 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 800112a:	2201      	movs	r2, #1
 800112c:	2120      	movs	r1, #32
 800112e:	488a      	ldr	r0, [pc, #552]	; (8001358 <keypad_read+0x25c>)
 8001130:	f001 fd7a 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001134:	2201      	movs	r2, #1
 8001136:	2140      	movs	r1, #64	; 0x40
 8001138:	4887      	ldr	r0, [pc, #540]	; (8001358 <keypad_read+0x25c>)
 800113a:	f001 fd75 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	2104      	movs	r1, #4
 8001142:	4885      	ldr	r0, [pc, #532]	; (8001358 <keypad_read+0x25c>)
 8001144:	f001 fd70 	bl	8002c28 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001148:	200a      	movs	r0, #10
 800114a:	f001 fa91 	bl	8002670 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[0][0];}	//1
 800114e:	e001      	b.n	8001154 <keypad_read+0x58>
 8001150:	783b      	ldrb	r3, [r7, #0]
 8001152:	74fb      	strb	r3, [r7, #19]
 8001154:	2108      	movs	r1, #8
 8001156:	4880      	ldr	r0, [pc, #512]	; (8001358 <keypad_read+0x25c>)
 8001158:	f001 fd4e 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0f6      	beq.n	8001150 <keypad_read+0x54>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[0][1];}	//2
 8001162:	e001      	b.n	8001168 <keypad_read+0x6c>
 8001164:	787b      	ldrb	r3, [r7, #1]
 8001166:	74fb      	strb	r3, [r7, #19]
 8001168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116c:	487b      	ldr	r0, [pc, #492]	; (800135c <keypad_read+0x260>)
 800116e:	f001 fd43 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d0f5      	beq.n	8001164 <keypad_read+0x68>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[0][2];}	//3
 8001178:	e001      	b.n	800117e <keypad_read+0x82>
 800117a:	78bb      	ldrb	r3, [r7, #2]
 800117c:	74fb      	strb	r3, [r7, #19]
 800117e:	2180      	movs	r1, #128	; 0x80
 8001180:	4876      	ldr	r0, [pc, #472]	; (800135c <keypad_read+0x260>)
 8001182:	f001 fd39 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0f6      	beq.n	800117a <keypad_read+0x7e>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[0][3];}	//A
 800118c:	e001      	b.n	8001192 <keypad_read+0x96>
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	74fb      	strb	r3, [r7, #19]
 8001192:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001196:	4871      	ldr	r0, [pc, #452]	; (800135c <keypad_read+0x260>)
 8001198:	f001 fd2e 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f5      	beq.n	800118e <keypad_read+0x92>
		}

		if(i==1){
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d140      	bne.n	800122a <keypad_read+0x12e>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	486a      	ldr	r0, [pc, #424]	; (8001358 <keypad_read+0x25c>)
 80011ae:	f001 fd3b 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	2120      	movs	r1, #32
 80011b6:	4868      	ldr	r0, [pc, #416]	; (8001358 <keypad_read+0x25c>)
 80011b8:	f001 fd36 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2140      	movs	r1, #64	; 0x40
 80011c0:	4865      	ldr	r0, [pc, #404]	; (8001358 <keypad_read+0x25c>)
 80011c2:	f001 fd31 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	2110      	movs	r1, #16
 80011ca:	4863      	ldr	r0, [pc, #396]	; (8001358 <keypad_read+0x25c>)
 80011cc:	f001 fd2c 	bl	8002c28 <HAL_GPIO_WritePin>

			HAL_Delay(10);
 80011d0:	200a      	movs	r0, #10
 80011d2:	f001 fa4d 	bl	8002670 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[1][0];}	//4
 80011d6:	e001      	b.n	80011dc <keypad_read+0xe0>
 80011d8:	793b      	ldrb	r3, [r7, #4]
 80011da:	74fb      	strb	r3, [r7, #19]
 80011dc:	2108      	movs	r1, #8
 80011de:	485e      	ldr	r0, [pc, #376]	; (8001358 <keypad_read+0x25c>)
 80011e0:	f001 fd0a 	bl	8002bf8 <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d0f6      	beq.n	80011d8 <keypad_read+0xdc>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[1][1];}	//5
 80011ea:	e001      	b.n	80011f0 <keypad_read+0xf4>
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	74fb      	strb	r3, [r7, #19]
 80011f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f4:	4859      	ldr	r0, [pc, #356]	; (800135c <keypad_read+0x260>)
 80011f6:	f001 fcff 	bl	8002bf8 <HAL_GPIO_ReadPin>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d0f5      	beq.n	80011ec <keypad_read+0xf0>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[1][2];}	//6
 8001200:	e001      	b.n	8001206 <keypad_read+0x10a>
 8001202:	79bb      	ldrb	r3, [r7, #6]
 8001204:	74fb      	strb	r3, [r7, #19]
 8001206:	2180      	movs	r1, #128	; 0x80
 8001208:	4854      	ldr	r0, [pc, #336]	; (800135c <keypad_read+0x260>)
 800120a:	f001 fcf5 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d0f6      	beq.n	8001202 <keypad_read+0x106>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[1][3];}	//B
 8001214:	e001      	b.n	800121a <keypad_read+0x11e>
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	74fb      	strb	r3, [r7, #19]
 800121a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800121e:	484f      	ldr	r0, [pc, #316]	; (800135c <keypad_read+0x260>)
 8001220:	f001 fcea 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f5      	beq.n	8001216 <keypad_read+0x11a>
		}

		if(i==2){
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	2b02      	cmp	r3, #2
 800122e:	d140      	bne.n	80012b2 <keypad_read+0x1b6>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 8001230:	2201      	movs	r2, #1
 8001232:	2104      	movs	r1, #4
 8001234:	4848      	ldr	r0, [pc, #288]	; (8001358 <keypad_read+0x25c>)
 8001236:	f001 fcf7 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 800123a:	2201      	movs	r2, #1
 800123c:	2110      	movs	r1, #16
 800123e:	4846      	ldr	r0, [pc, #280]	; (8001358 <keypad_read+0x25c>)
 8001240:	f001 fcf2 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001244:	2201      	movs	r2, #1
 8001246:	2140      	movs	r1, #64	; 0x40
 8001248:	4843      	ldr	r0, [pc, #268]	; (8001358 <keypad_read+0x25c>)
 800124a:	f001 fced 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2120      	movs	r1, #32
 8001252:	4841      	ldr	r0, [pc, #260]	; (8001358 <keypad_read+0x25c>)
 8001254:	f001 fce8 	bl	8002c28 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001258:	200a      	movs	r0, #10
 800125a:	f001 fa09 	bl	8002670 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[2][0];}	//7
 800125e:	e001      	b.n	8001264 <keypad_read+0x168>
 8001260:	7a3b      	ldrb	r3, [r7, #8]
 8001262:	74fb      	strb	r3, [r7, #19]
 8001264:	2108      	movs	r1, #8
 8001266:	483c      	ldr	r0, [pc, #240]	; (8001358 <keypad_read+0x25c>)
 8001268:	f001 fcc6 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f6      	beq.n	8001260 <keypad_read+0x164>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[2][1];}	//8
 8001272:	e001      	b.n	8001278 <keypad_read+0x17c>
 8001274:	7a7b      	ldrb	r3, [r7, #9]
 8001276:	74fb      	strb	r3, [r7, #19]
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	4837      	ldr	r0, [pc, #220]	; (800135c <keypad_read+0x260>)
 800127e:	f001 fcbb 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0f5      	beq.n	8001274 <keypad_read+0x178>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[2][2];}	//9
 8001288:	e001      	b.n	800128e <keypad_read+0x192>
 800128a:	7abb      	ldrb	r3, [r7, #10]
 800128c:	74fb      	strb	r3, [r7, #19]
 800128e:	2180      	movs	r1, #128	; 0x80
 8001290:	4832      	ldr	r0, [pc, #200]	; (800135c <keypad_read+0x260>)
 8001292:	f001 fcb1 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d0f6      	beq.n	800128a <keypad_read+0x18e>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[2][3];}	//C
 800129c:	e001      	b.n	80012a2 <keypad_read+0x1a6>
 800129e:	7afb      	ldrb	r3, [r7, #11]
 80012a0:	74fb      	strb	r3, [r7, #19]
 80012a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a6:	482d      	ldr	r0, [pc, #180]	; (800135c <keypad_read+0x260>)
 80012a8:	f001 fca6 	bl	8002bf8 <HAL_GPIO_ReadPin>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f5      	beq.n	800129e <keypad_read+0x1a2>
		}

		if(i==3){
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	2b03      	cmp	r3, #3
 80012b6:	d140      	bne.n	800133a <keypad_read+0x23e>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 80012b8:	2201      	movs	r2, #1
 80012ba:	2104      	movs	r1, #4
 80012bc:	4826      	ldr	r0, [pc, #152]	; (8001358 <keypad_read+0x25c>)
 80012be:	f001 fcb3 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 80012c2:	2201      	movs	r2, #1
 80012c4:	2110      	movs	r1, #16
 80012c6:	4824      	ldr	r0, [pc, #144]	; (8001358 <keypad_read+0x25c>)
 80012c8:	f001 fcae 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	2120      	movs	r1, #32
 80012d0:	4821      	ldr	r0, [pc, #132]	; (8001358 <keypad_read+0x25c>)
 80012d2:	f001 fca9 	bl	8002c28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2140      	movs	r1, #64	; 0x40
 80012da:	481f      	ldr	r0, [pc, #124]	; (8001358 <keypad_read+0x25c>)
 80012dc:	f001 fca4 	bl	8002c28 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 80012e0:	200a      	movs	r0, #10
 80012e2:	f001 f9c5 	bl	8002670 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[3][0];}	//*
 80012e6:	e001      	b.n	80012ec <keypad_read+0x1f0>
 80012e8:	7b3b      	ldrb	r3, [r7, #12]
 80012ea:	74fb      	strb	r3, [r7, #19]
 80012ec:	2108      	movs	r1, #8
 80012ee:	481a      	ldr	r0, [pc, #104]	; (8001358 <keypad_read+0x25c>)
 80012f0:	f001 fc82 	bl	8002bf8 <HAL_GPIO_ReadPin>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d0f6      	beq.n	80012e8 <keypad_read+0x1ec>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[3][1];}	//0
 80012fa:	e001      	b.n	8001300 <keypad_read+0x204>
 80012fc:	7b7b      	ldrb	r3, [r7, #13]
 80012fe:	74fb      	strb	r3, [r7, #19]
 8001300:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001304:	4815      	ldr	r0, [pc, #84]	; (800135c <keypad_read+0x260>)
 8001306:	f001 fc77 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d0f5      	beq.n	80012fc <keypad_read+0x200>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[3][2];}	//+
 8001310:	e001      	b.n	8001316 <keypad_read+0x21a>
 8001312:	7bbb      	ldrb	r3, [r7, #14]
 8001314:	74fb      	strb	r3, [r7, #19]
 8001316:	2180      	movs	r1, #128	; 0x80
 8001318:	4810      	ldr	r0, [pc, #64]	; (800135c <keypad_read+0x260>)
 800131a:	f001 fc6d 	bl	8002bf8 <HAL_GPIO_ReadPin>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0f6      	beq.n	8001312 <keypad_read+0x216>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[3][3];}	//D
 8001324:	e001      	b.n	800132a <keypad_read+0x22e>
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	74fb      	strb	r3, [r7, #19]
 800132a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800132e:	480b      	ldr	r0, [pc, #44]	; (800135c <keypad_read+0x260>)
 8001330:	f001 fc62 	bl	8002bf8 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0f5      	beq.n	8001326 <keypad_read+0x22a>
	for(i=0;i<4;i++){
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	3301      	adds	r3, #1
 800133e:	617b      	str	r3, [r7, #20]
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	2b03      	cmp	r3, #3
 8001344:	f77f aee9 	ble.w	800111a <keypad_read+0x1e>
		}
	}
	
	return valor;
 8001348:	7cfb      	ldrb	r3, [r7, #19]
}
 800134a:	4618      	mov	r0, r3
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	bd90      	pop	{r4, r7, pc}
 8001352:	bf00      	nop
 8001354:	0800d460 	.word	0x0800d460
 8001358:	58021000 	.word	0x58021000
 800135c:	58021400 	.word	0x58021400

08001360 <cmToPrr>:

// Control System


// Convert a distance un centimeters to pulses per revolution
int cmToPrr(int distance){
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	float prr = distance * (2911.0/15);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001372:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80013a0 <cmToPrr+0x40>
 8001376:	ee27 7b06 	vmul.f64	d7, d7, d6
 800137a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800137e:	edc7 7a03 	vstr	s15, [r7, #12]
	return (int)prr;
 8001382:	edd7 7a03 	vldr	s15, [r7, #12]
 8001386:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800138a:	ee17 3a90 	vmov	r3, s15
}
 800138e:	4618      	mov	r0, r3
 8001390:	3714      	adds	r7, #20
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	f3af 8000 	nop.w
 80013a0:	22222222 	.word	0x22222222
 80013a4:	40684222 	.word	0x40684222

080013a8 <prrToCm>:

// Converts pulses per revolution into distance units
int prrToCm(int distance){
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	float prr = distance * (15.0/2911);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	ee07 3a90 	vmov	s15, r3
 80013b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80013ba:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80013e8 <prrToCm+0x40>
 80013be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80013c2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80013c6:	edc7 7a03 	vstr	s15, [r7, #12]
	return (int)prr;
 80013ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80013ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d2:	ee17 3a90 	vmov	r3, s15
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	f3af 8000 	nop.w
 80013e8:	963496e9 	.word	0x963496e9
 80013ec:	3f751b2c 	.word	0x3f751b2c

080013f0 <switchDirection>:

void switchDirection(int diff){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	if(diff > 0){
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dd0b      	ble.n	8001416 <switchDirection+0x26>
		// Go Right
		HAL_GPIO_WritePin(DIRECTION1_PORT, DIRECTION1_PIN, GPIO_PIN_SET);
 80013fe:	2201      	movs	r2, #1
 8001400:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <switchDirection+0x4c>)
 8001406:	f001 fc0f 	bl	8002c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIRECTION2_PORT, DIRECTION2_PIN, GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	2120      	movs	r1, #32
 800140e:	480c      	ldr	r0, [pc, #48]	; (8001440 <switchDirection+0x50>)
 8001410:	f001 fc0a 	bl	8002c28 <HAL_GPIO_WritePin>
		// Go Left
		HAL_GPIO_WritePin(DIRECTION1_PORT, DIRECTION1_PIN, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(DIRECTION2_PORT, DIRECTION2_PIN, GPIO_PIN_SET);
	}

}
 8001414:	e00d      	b.n	8001432 <switchDirection+0x42>
	else if(diff < 0){
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	da0a      	bge.n	8001432 <switchDirection+0x42>
		HAL_GPIO_WritePin(DIRECTION1_PORT, DIRECTION1_PIN, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001422:	4806      	ldr	r0, [pc, #24]	; (800143c <switchDirection+0x4c>)
 8001424:	f001 fc00 	bl	8002c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DIRECTION2_PORT, DIRECTION2_PIN, GPIO_PIN_SET);
 8001428:	2201      	movs	r2, #1
 800142a:	2120      	movs	r1, #32
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <switchDirection+0x50>)
 800142e:	f001 fbfb 	bl	8002c28 <HAL_GPIO_WritePin>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	58020c00 	.word	0x58020c00
 8001440:	58020400 	.word	0x58020400

08001444 <shutdownMotor>:
void shutdownMotor(){
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
	TIM3->CCR1=0;
 8001448:	4b07      	ldr	r3, [pc, #28]	; (8001468 <shutdownMotor+0x24>)
 800144a:	2200      	movs	r2, #0
 800144c:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(DIRECTION1_PORT, DIRECTION1_PIN, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <shutdownMotor+0x28>)
 8001456:	f001 fbe7 	bl	8002c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIRECTION2_PORT, DIRECTION2_PIN, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	2120      	movs	r1, #32
 800145e:	4804      	ldr	r0, [pc, #16]	; (8001470 <shutdownMotor+0x2c>)
 8001460:	f001 fbe2 	bl	8002c28 <HAL_GPIO_WritePin>
}
 8001464:	bf00      	nop
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40000400 	.word	0x40000400
 800146c:	58020c00 	.word	0x58020c00
 8001470:	58020400 	.word	0x58020400

08001474 <adjustPosition>:

void adjustPosition(int diff){
 8001474:	b580      	push	{r7, lr}
 8001476:	b08a      	sub	sp, #40	; 0x28
 8001478:	af02      	add	r7, sp, #8
 800147a:	6078      	str	r0, [r7, #4]
	int newPrr;
		int placeHolder = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	61bb      	str	r3, [r7, #24]
		switchDirection(diff); // Decide Moto Spin Direction
 8001480:	6878      	ldr	r0, [r7, #4]
 8001482:	f7ff ffb5 	bl	80013f0 <switchDirection>
		TIM3->CCR1=90; // set PWM Signal
 8001486:	4b3e      	ldr	r3, [pc, #248]	; (8001580 <adjustPosition+0x10c>)
 8001488:	225a      	movs	r2, #90	; 0x5a
 800148a:	635a      	str	r2, [r3, #52]	; 0x34
		// Reset Timer above threshold to avoid cycle counting bug



		// Count the cycles necesary to reach the desired position
		int t1,t2,sum= 0;
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
		newPrr = cmToPrr(abs(diff));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	bfb8      	it	lt
 8001496:	425b      	neglt	r3, r3
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff ff61 	bl	8001360 <cmToPrr>
 800149e:	6178      	str	r0, [r7, #20]



		if(diff >0){
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	dd35      	ble.n	8001512 <adjustPosition+0x9e>
			while(sum < newPrr){
 80014a6:	e017      	b.n	80014d8 <adjustPosition+0x64>
				if(TIM1->CNT >= 15000){
 80014a8:	4b36      	ldr	r3, [pc, #216]	; (8001584 <adjustPosition+0x110>)
 80014aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ac:	f643 2297 	movw	r2, #14999	; 0x3a97
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d902      	bls.n	80014ba <adjustPosition+0x46>
				  TIM1->CNT = 0;
 80014b4:	4b33      	ldr	r3, [pc, #204]	; (8001584 <adjustPosition+0x110>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	625a      	str	r2, [r3, #36]	; 0x24
				}

				t1 = TIM1->CNT;
 80014ba:	4b32      	ldr	r3, [pc, #200]	; (8001584 <adjustPosition+0x110>)
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	613b      	str	r3, [r7, #16]
				//uart_buf_len = sprintf(uart_buf, "%d t1 %d sum\r\n", t1,sum);
				//HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
				HAL_Delay(0.1);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f001 f8d5 	bl	8002670 <HAL_Delay>
				t2 = TIM1->CNT;
 80014c6:	4b2f      	ldr	r3, [pc, #188]	; (8001584 <adjustPosition+0x110>)
 80014c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ca:	60fb      	str	r3, [r7, #12]
				sum += (t2-t1);
 80014cc:	68fa      	ldr	r2, [r7, #12]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	69fa      	ldr	r2, [r7, #28]
 80014d4:	4413      	add	r3, r2
 80014d6:	61fb      	str	r3, [r7, #28]
			while(sum < newPrr){
 80014d8:	69fa      	ldr	r2, [r7, #28]
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	429a      	cmp	r2, r3
 80014de:	dbe3      	blt.n	80014a8 <adjustPosition+0x34>
 80014e0:	e01b      	b.n	800151a <adjustPosition+0xa6>
			}
		}
		else{
			while(sum < newPrr){
				if(TIM1->CNT >= 15000){
 80014e2:	4b28      	ldr	r3, [pc, #160]	; (8001584 <adjustPosition+0x110>)
 80014e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e6:	f643 2297 	movw	r2, #14999	; 0x3a97
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d902      	bls.n	80014f4 <adjustPosition+0x80>
				  TIM1->CNT = 0;
 80014ee:	4b25      	ldr	r3, [pc, #148]	; (8001584 <adjustPosition+0x110>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	625a      	str	r2, [r3, #36]	; 0x24
				}

				t1 = TIM1->CNT;
 80014f4:	4b23      	ldr	r3, [pc, #140]	; (8001584 <adjustPosition+0x110>)
 80014f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f8:	613b      	str	r3, [r7, #16]
				//uart_buf_len = sprintf(uart_buf, "%d t1 %d sum\r\n", t1,sum);
				//HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
				HAL_Delay(0.1);
 80014fa:	2000      	movs	r0, #0
 80014fc:	f001 f8b8 	bl	8002670 <HAL_Delay>
				t2 = TIM1->CNT;
 8001500:	4b20      	ldr	r3, [pc, #128]	; (8001584 <adjustPosition+0x110>)
 8001502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001504:	60fb      	str	r3, [r7, #12]
				sum += (t1-t2);
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	69fa      	ldr	r2, [r7, #28]
 800150e:	4413      	add	r3, r2
 8001510:	61fb      	str	r3, [r7, #28]
			while(sum < newPrr){
 8001512:	69fa      	ldr	r2, [r7, #28]
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	429a      	cmp	r2, r3
 8001518:	dbe3      	blt.n	80014e2 <adjustPosition+0x6e>
			}

		}


		shutdownMotor();
 800151a:	f7ff ff93 	bl	8001444 <shutdownMotor>


		// Update sensor position lecture
		if(diff > 0){
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	dd06      	ble.n	8001532 <adjustPosition+0xbe>
			controlStuffPRR[1] += sum;
 8001524:	4b18      	ldr	r3, [pc, #96]	; (8001588 <adjustPosition+0x114>)
 8001526:	685a      	ldr	r2, [r3, #4]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	4413      	add	r3, r2
 800152c:	4a16      	ldr	r2, [pc, #88]	; (8001588 <adjustPosition+0x114>)
 800152e:	6053      	str	r3, [r2, #4]
 8001530:	e008      	b.n	8001544 <adjustPosition+0xd0>
		}
		else if(diff < 0){
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	da05      	bge.n	8001544 <adjustPosition+0xd0>
			controlStuffPRR[1] -= sum;
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <adjustPosition+0x114>)
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	1ad3      	subs	r3, r2, r3
 8001540:	4a11      	ldr	r2, [pc, #68]	; (8001588 <adjustPosition+0x114>)
 8001542:	6053      	str	r3, [r2, #4]

		}

	uart_buff_len = sprintf(uart_buffer, "p1 %d p2 %d sum %d newPPR %d \n", controlStuffPRR[0],controlStuffPRR[1],sum,newPrr);
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <adjustPosition+0x114>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <adjustPosition+0x114>)
 800154a:	6859      	ldr	r1, [r3, #4]
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	9301      	str	r3, [sp, #4]
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	9300      	str	r3, [sp, #0]
 8001554:	460b      	mov	r3, r1
 8001556:	490d      	ldr	r1, [pc, #52]	; (800158c <adjustPosition+0x118>)
 8001558:	480d      	ldr	r0, [pc, #52]	; (8001590 <adjustPosition+0x11c>)
 800155a:	f008 fa65 	bl	8009a28 <siprintf>
 800155e:	4603      	mov	r3, r0
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <adjustPosition+0x120>)
 8001564:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, uart_buff_len, 100);
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <adjustPosition+0x120>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	b29a      	uxth	r2, r3
 800156c:	2364      	movs	r3, #100	; 0x64
 800156e:	4908      	ldr	r1, [pc, #32]	; (8001590 <adjustPosition+0x11c>)
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <adjustPosition+0x124>)
 8001572:	f006 f8b3 	bl	80076dc <HAL_UART_Transmit>

}
 8001576:	bf00      	nop
 8001578:	3720      	adds	r7, #32
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40000400 	.word	0x40000400
 8001584:	40010000 	.word	0x40010000
 8001588:	240006f8 	.word	0x240006f8
 800158c:	0800d470 	.word	0x0800d470
 8001590:	24000758 	.word	0x24000758
 8001594:	240006a8 	.word	0x240006a8
 8001598:	24000210 	.word	0x24000210

0800159c <writeNumSelect>:

/* Keypad - LCD Related functions (GUI)
 *
 * */

void writeNumSelect(){
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  lcd_reset();
 80015a0:	f7ff fcf8 	bl	8000f94 <lcd_reset>
  lcd_send_string("Select a Number:");
 80015a4:	4804      	ldr	r0, [pc, #16]	; (80015b8 <writeNumSelect+0x1c>)
 80015a6:	f7ff fce0 	bl	8000f6a <lcd_send_string>
  HAL_Delay(500);
 80015aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015ae:	f001 f85f 	bl	8002670 <HAL_Delay>
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	0800d490 	.word	0x0800d490

080015bc <writeSelected>:

void writeSelected(char key){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b088      	sub	sp, #32
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  char b[20];
  //lcd_reset();
  lcd_put_cur(1,0);
 80015c6:	2100      	movs	r1, #0
 80015c8:	2001      	movs	r0, #1
 80015ca:	f7ff fc72 	bl	8000eb2 <lcd_put_cur>
  sprintf(b, "Selected %c", key);
 80015ce:	79fa      	ldrb	r2, [r7, #7]
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	4908      	ldr	r1, [pc, #32]	; (80015f8 <writeSelected+0x3c>)
 80015d6:	4618      	mov	r0, r3
 80015d8:	f008 fa26 	bl	8009a28 <siprintf>
  lcd_send_string(b);
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fcc2 	bl	8000f6a <lcd_send_string>
  HAL_Delay(500);
 80015e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015ea:	f001 f841 	bl	8002670 <HAL_Delay>
}
 80015ee:	bf00      	nop
 80015f0:	3720      	adds	r7, #32
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	0800d4a4 	.word	0x0800d4a4

080015fc <append>:

void append(char* s, char c) {
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	460b      	mov	r3, r1
 8001606:	70fb      	strb	r3, [r7, #3]
  int len = strlen(s);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f7fe fe69 	bl	80002e0 <strlen>
 800160e:	4603      	mov	r3, r0
 8001610:	60fb      	str	r3, [r7, #12]
  s[len] = c;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	4413      	add	r3, r2
 8001618:	78fa      	ldrb	r2, [r7, #3]
 800161a:	701a      	strb	r2, [r3, #0]
  s[len+1] = '\0';
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	3301      	adds	r3, #1
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	4413      	add	r3, r2
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <getKeypadNum>:

int getKeypadNum(){
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
	// Define a string of 5 chars
	char chrs[5] = "";
 8001636:	2300      	movs	r3, #0
 8001638:	603b      	str	r3, [r7, #0]
 800163a:	2300      	movs	r3, #0
 800163c:	713b      	strb	r3, [r7, #4]
	char key;
	int num;

	do{
		writeNumSelect();
 800163e:	f7ff ffad 	bl	800159c <writeNumSelect>
		key = keypad_read();
 8001642:	f7ff fd5b 	bl	80010fc <keypad_read>
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
		if(key != '/'&& key != 'A' && key != '#' && key  != 'D' && key != 'C' && key != 'B' && key != '*'){
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	2b2f      	cmp	r3, #47	; 0x2f
 800164e:	d01c      	beq.n	800168a <getKeypadNum+0x5a>
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	2b41      	cmp	r3, #65	; 0x41
 8001654:	d019      	beq.n	800168a <getKeypadNum+0x5a>
 8001656:	79fb      	ldrb	r3, [r7, #7]
 8001658:	2b23      	cmp	r3, #35	; 0x23
 800165a:	d016      	beq.n	800168a <getKeypadNum+0x5a>
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	2b44      	cmp	r3, #68	; 0x44
 8001660:	d013      	beq.n	800168a <getKeypadNum+0x5a>
 8001662:	79fb      	ldrb	r3, [r7, #7]
 8001664:	2b43      	cmp	r3, #67	; 0x43
 8001666:	d010      	beq.n	800168a <getKeypadNum+0x5a>
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	2b42      	cmp	r3, #66	; 0x42
 800166c:	d00d      	beq.n	800168a <getKeypadNum+0x5a>
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2b2a      	cmp	r3, #42	; 0x2a
 8001672:	d00a      	beq.n	800168a <getKeypadNum+0x5a>
			append(chrs, key);
 8001674:	79fa      	ldrb	r2, [r7, #7]
 8001676:	463b      	mov	r3, r7
 8001678:	4611      	mov	r1, r2
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ffbe 	bl	80015fc <append>
			writeSelected(key);
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff ff9a 	bl	80015bc <writeSelected>
 8001688:	e017      	b.n	80016ba <getKeypadNum+0x8a>
		}else if(key == 'B' || key == 'C' || key == 'D' || key == '*' || key == '#'){
 800168a:	79fb      	ldrb	r3, [r7, #7]
 800168c:	2b42      	cmp	r3, #66	; 0x42
 800168e:	d00b      	beq.n	80016a8 <getKeypadNum+0x78>
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	2b43      	cmp	r3, #67	; 0x43
 8001694:	d008      	beq.n	80016a8 <getKeypadNum+0x78>
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	2b44      	cmp	r3, #68	; 0x44
 800169a:	d005      	beq.n	80016a8 <getKeypadNum+0x78>
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	2b2a      	cmp	r3, #42	; 0x2a
 80016a0:	d002      	beq.n	80016a8 <getKeypadNum+0x78>
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b23      	cmp	r3, #35	; 0x23
 80016a6:	d108      	bne.n	80016ba <getKeypadNum+0x8a>
			lcd_reset();
 80016a8:	f7ff fc74 	bl	8000f94 <lcd_reset>
			lcd_send_string("Not valid!!");
 80016ac:	480b      	ldr	r0, [pc, #44]	; (80016dc <getKeypadNum+0xac>)
 80016ae:	f7ff fc5c 	bl	8000f6a <lcd_send_string>
			HAL_Delay(500);
 80016b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016b6:	f000 ffdb 	bl	8002670 <HAL_Delay>
		}
		HAL_Delay(500);
 80016ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80016be:	f000 ffd7 	bl	8002670 <HAL_Delay>
	} while(key != 'A'); //Stop selection once A is pressed.
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b41      	cmp	r3, #65	; 0x41
 80016c6:	d1ba      	bne.n	800163e <getKeypadNum+0xe>
	return atoi(chrs);
 80016c8:	463b      	mov	r3, r7
 80016ca:	4618      	mov	r0, r3
 80016cc:	f007 fb2a 	bl	8008d24 <atoi>
 80016d0:	4603      	mov	r3, r0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	0800d4b0 	.word	0x0800d4b0

080016e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80016e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ea:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80016ec:	bf00      	nop
 80016ee:	4b76      	ldr	r3, [pc, #472]	; (80018c8 <main+0x1e8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d004      	beq.n	8001704 <main+0x24>
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	1e5a      	subs	r2, r3, #1
 80016fe:	617a      	str	r2, [r7, #20]
 8001700:	2b00      	cmp	r3, #0
 8001702:	dcf4      	bgt.n	80016ee <main+0xe>
  if ( timeout < 0 )
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	2b00      	cmp	r3, #0
 8001708:	da01      	bge.n	800170e <main+0x2e>
  {
  Error_Handler();
 800170a:	f000 fbeb 	bl	8001ee4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800170e:	f000 ff1d 	bl	800254c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001712:	f000 f8ff 	bl	8001914 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001716:	4b6c      	ldr	r3, [pc, #432]	; (80018c8 <main+0x1e8>)
 8001718:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800171c:	4a6a      	ldr	r2, [pc, #424]	; (80018c8 <main+0x1e8>)
 800171e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001722:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001726:	4b68      	ldr	r3, [pc, #416]	; (80018c8 <main+0x1e8>)
 8001728:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800172c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001734:	2000      	movs	r0, #0
 8001736:	f001 fa91 	bl	8002c5c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800173a:	2100      	movs	r1, #0
 800173c:	2000      	movs	r0, #0
 800173e:	f001 faa7 	bl	8002c90 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001746:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001748:	bf00      	nop
 800174a:	4b5f      	ldr	r3, [pc, #380]	; (80018c8 <main+0x1e8>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d104      	bne.n	8001760 <main+0x80>
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	1e5a      	subs	r2, r3, #1
 800175a:	617a      	str	r2, [r7, #20]
 800175c:	2b00      	cmp	r3, #0
 800175e:	dcf4      	bgt.n	800174a <main+0x6a>
if ( timeout < 0 )
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	2b00      	cmp	r3, #0
 8001764:	da01      	bge.n	800176a <main+0x8a>
{
Error_Handler();
 8001766:	f000 fbbd 	bl	8001ee4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800176a:	f000 fae5 	bl	8001d38 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800176e:	f000 fa65 	bl	8001c3c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001772:	f000 faaf 	bl	8001cd4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 8001776:	f000 f991 	bl	8001a9c <MX_TIM1_Init>
  MX_I2C2_Init();
 800177a:	f000 f94f 	bl	8001a1c <MX_I2C2_Init>
  MX_TIM3_Init();
 800177e:	f000 f9e7 	bl	8001b50 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */


   // Kinda initialize MPU
   gyro.direction = 0xD0;	// Default: 0xD0
 8001782:	4b52      	ldr	r3, [pc, #328]	; (80018cc <main+0x1ec>)
 8001784:	22d0      	movs	r2, #208	; 0xd0
 8001786:	605a      	str	r2, [r3, #4]
   gyro.who_am_I = 0x75;   // Default: 0x75
 8001788:	4b50      	ldr	r3, [pc, #320]	; (80018cc <main+0x1ec>)
 800178a:	2275      	movs	r2, #117	; 0x75
 800178c:	601a      	str	r2, [r3, #0]
   gyro.timeout = 1000;    // Default: 1000
 800178e:	4b4f      	ldr	r3, [pc, #316]	; (80018cc <main+0x1ec>)
 8001790:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001794:	609a      	str	r2, [r3, #8]
   MPU6050_init(&hi2c2, &gyro);
 8001796:	494d      	ldr	r1, [pc, #308]	; (80018cc <main+0x1ec>)
 8001798:	484d      	ldr	r0, [pc, #308]	; (80018d0 <main+0x1f0>)
 800179a:	f7ff fa03 	bl	8000ba4 <MPU6050_init>


   //Initialize PWM:
   motor->pin_Forward_Group = GPIOD;
 800179e:	4b4d      	ldr	r3, [pc, #308]	; (80018d4 <main+0x1f4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a4d      	ldr	r2, [pc, #308]	; (80018d8 <main+0x1f8>)
 80017a4:	605a      	str	r2, [r3, #4]
   motor->pin_Forward_num = GPIO_PIN_14;
 80017a6:	4b4b      	ldr	r3, [pc, #300]	; (80018d4 <main+0x1f4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017ae:	609a      	str	r2, [r3, #8]
   motor->pin_Reverse_Group = GPIOB;
 80017b0:	4b48      	ldr	r3, [pc, #288]	; (80018d4 <main+0x1f4>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a49      	ldr	r2, [pc, #292]	; (80018dc <main+0x1fc>)
 80017b6:	60da      	str	r2, [r3, #12]
   motor->pin_Reverse_num = GPIO_PIN_5;
 80017b8:	4b46      	ldr	r3, [pc, #280]	; (80018d4 <main+0x1f4>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2220      	movs	r2, #32
 80017be:	611a      	str	r2, [r3, #16]
   motor->timer_h = &htim3;
 80017c0:	4b44      	ldr	r3, [pc, #272]	; (80018d4 <main+0x1f4>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a46      	ldr	r2, [pc, #280]	; (80018e0 <main+0x200>)
 80017c6:	601a      	str	r2, [r3, #0]
   motor->voltage_Supplied = 8.0;
 80017c8:	4b42      	ldr	r3, [pc, #264]	; (80018d4 <main+0x1f4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80017d0:	615a      	str	r2, [r3, #20]
   DC_Motor_Controller_Init(motor);
 80017d2:	4b40      	ldr	r3, [pc, #256]	; (80018d4 <main+0x1f4>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff face 	bl	8000d78 <DC_Motor_Controller_Init>

   //Initialize Encoder:
   HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80017dc:	213c      	movs	r1, #60	; 0x3c
 80017de:	4841      	ldr	r0, [pc, #260]	; (80018e4 <main+0x204>)
 80017e0:	f004 ffe6 	bl	80067b0 <HAL_TIM_Encoder_Start>

   // Initialize LCD & keypad
   lcd_init ();
 80017e4:	f7ff fb84 	bl	8000ef0 <lcd_init>
   keypad_init();
 80017e8:	f7ff fbde 	bl	8000fa8 <keypad_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   controlStuffPRR[0] = 0;
 80017ec:	4b3e      	ldr	r3, [pc, #248]	; (80018e8 <main+0x208>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
   controlStuffPRR[1] = 0;
 80017f2:	4b3d      	ldr	r3, [pc, #244]	; (80018e8 <main+0x208>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	605a      	str	r2, [r3, #4]

   int i = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
	  lcd_put_cur(0,0);
	  lcd_send_string("Taking samples");
	   */


	  MPU6050_get_acc(&hi2c2, &gyro, readings);
 80017fc:	4a3b      	ldr	r2, [pc, #236]	; (80018ec <main+0x20c>)
 80017fe:	4933      	ldr	r1, [pc, #204]	; (80018cc <main+0x1ec>)
 8001800:	4833      	ldr	r0, [pc, #204]	; (80018d0 <main+0x1f0>)
 8001802:	f7ff fa55 	bl	8000cb0 <MPU6050_get_acc>
	  uart_buff_len = sprintf(uart_buffer, "%.5f gyro \r\n", readings[0]);
 8001806:	4b39      	ldr	r3, [pc, #228]	; (80018ec <main+0x20c>)
 8001808:	edd3 7a00 	vldr	s15, [r3]
 800180c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001810:	ec53 2b17 	vmov	r2, r3, d7
 8001814:	4936      	ldr	r1, [pc, #216]	; (80018f0 <main+0x210>)
 8001816:	4837      	ldr	r0, [pc, #220]	; (80018f4 <main+0x214>)
 8001818:	f008 f906 	bl	8009a28 <siprintf>
 800181c:	4603      	mov	r3, r0
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b35      	ldr	r3, [pc, #212]	; (80018f8 <main+0x218>)
 8001822:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, uart_buff_len, 100);
 8001824:	4b34      	ldr	r3, [pc, #208]	; (80018f8 <main+0x218>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b29a      	uxth	r2, r3
 800182a:	2364      	movs	r3, #100	; 0x64
 800182c:	4931      	ldr	r1, [pc, #196]	; (80018f4 <main+0x214>)
 800182e:	4833      	ldr	r0, [pc, #204]	; (80018fc <main+0x21c>)
 8001830:	f005 ff54 	bl	80076dc <HAL_UART_Transmit>


	  //i = getDistanceTarget();
	  //--------------

	  int newDistance = getKeypadNum();
 8001834:	f7ff fefc 	bl	8001630 <getKeypadNum>
 8001838:	60f8      	str	r0, [r7, #12]
	  lcd_reset();
 800183a:	f7ff fbab 	bl	8000f94 <lcd_reset>
	  sprintf(uart_buffer,"Ref: %d", newDistance);
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	492f      	ldr	r1, [pc, #188]	; (8001900 <main+0x220>)
 8001842:	482c      	ldr	r0, [pc, #176]	; (80018f4 <main+0x214>)
 8001844:	f008 f8f0 	bl	8009a28 <siprintf>
	  lcd_send_string(uart_buffer);
 8001848:	482a      	ldr	r0, [pc, #168]	; (80018f4 <main+0x214>)
 800184a:	f7ff fb8e 	bl	8000f6a <lcd_send_string>

	  int diff = newDistance-currentDistance; // Funciona
 800184e:	4b2d      	ldr	r3, [pc, #180]	; (8001904 <main+0x224>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	60bb      	str	r3, [r7, #8]

	  controlStuffPRR[0] = cmToPrr(newDistance);
 8001858:	68f8      	ldr	r0, [r7, #12]
 800185a:	f7ff fd81 	bl	8001360 <cmToPrr>
 800185e:	4603      	mov	r3, r0
 8001860:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <main+0x208>)
 8001862:	6013      	str	r3, [r2, #0]
	  adjustPosition(diff);
 8001864:	68b8      	ldr	r0, [r7, #8]
 8001866:	f7ff fe05 	bl	8001474 <adjustPosition>

	  currentDistance = prrToCm(controlStuffPRR[1]);
 800186a:	4b1f      	ldr	r3, [pc, #124]	; (80018e8 <main+0x208>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff fd9a 	bl	80013a8 <prrToCm>
 8001874:	4603      	mov	r3, r0
 8001876:	4a23      	ldr	r2, [pc, #140]	; (8001904 <main+0x224>)
 8001878:	6013      	str	r3, [r2, #0]


	  lcd_put_cur(1,0);
 800187a:	2100      	movs	r1, #0
 800187c:	2001      	movs	r0, #1
 800187e:	f7ff fb18 	bl	8000eb2 <lcd_put_cur>
	  sprintf(uart_buffer,"sensor: %d",currentDistance);
 8001882:	4b20      	ldr	r3, [pc, #128]	; (8001904 <main+0x224>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	461a      	mov	r2, r3
 8001888:	491f      	ldr	r1, [pc, #124]	; (8001908 <main+0x228>)
 800188a:	481a      	ldr	r0, [pc, #104]	; (80018f4 <main+0x214>)
 800188c:	f008 f8cc 	bl	8009a28 <siprintf>
	  lcd_send_string(uart_buffer);
 8001890:	4818      	ldr	r0, [pc, #96]	; (80018f4 <main+0x214>)
 8001892:	f7ff fb6a 	bl	8000f6a <lcd_send_string>

	  i = TIM1->CNT;
 8001896:	4b1d      	ldr	r3, [pc, #116]	; (800190c <main+0x22c>)
 8001898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189a:	613b      	str	r3, [r7, #16]
	  uart_buff_len = sprintf(uart_buffer, "%d clks\r\n", i);
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	491c      	ldr	r1, [pc, #112]	; (8001910 <main+0x230>)
 80018a0:	4814      	ldr	r0, [pc, #80]	; (80018f4 <main+0x214>)
 80018a2:	f008 f8c1 	bl	8009a28 <siprintf>
 80018a6:	4603      	mov	r3, r0
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <main+0x218>)
 80018ac:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, uart_buff_len, 100);
 80018ae:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <main+0x218>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	b29a      	uxth	r2, r3
 80018b4:	2364      	movs	r3, #100	; 0x64
 80018b6:	490f      	ldr	r1, [pc, #60]	; (80018f4 <main+0x214>)
 80018b8:	4810      	ldr	r0, [pc, #64]	; (80018fc <main+0x21c>)
 80018ba:	f005 ff0f 	bl	80076dc <HAL_UART_Transmit>

	  HAL_Delay(1000);
 80018be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018c2:	f000 fed5 	bl	8002670 <HAL_Delay>
  {
 80018c6:	e799      	b.n	80017fc <main+0x11c>
 80018c8:	58024400 	.word	0x58024400
 80018cc:	2400074c 	.word	0x2400074c
 80018d0:	240006ac 	.word	0x240006ac
 80018d4:	240007ec 	.word	0x240007ec
 80018d8:	58020c00 	.word	0x58020c00
 80018dc:	58020400 	.word	0x58020400
 80018e0:	24000700 	.word	0x24000700
 80018e4:	24000794 	.word	0x24000794
 80018e8:	240006f8 	.word	0x240006f8
 80018ec:	240007e0 	.word	0x240007e0
 80018f0:	0800d4e0 	.word	0x0800d4e0
 80018f4:	24000758 	.word	0x24000758
 80018f8:	240006a8 	.word	0x240006a8
 80018fc:	24000210 	.word	0x24000210
 8001900:	0800d4f0 	.word	0x0800d4f0
 8001904:	24000200 	.word	0x24000200
 8001908:	0800d4f8 	.word	0x0800d4f8
 800190c:	40010000 	.word	0x40010000
 8001910:	0800d504 	.word	0x0800d504

08001914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b09c      	sub	sp, #112	; 0x70
 8001918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800191e:	224c      	movs	r2, #76	; 0x4c
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f007 fa2c 	bl	8008d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001928:	1d3b      	adds	r3, r7, #4
 800192a:	2220      	movs	r2, #32
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f007 fa26 	bl	8008d80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001934:	2004      	movs	r0, #4
 8001936:	f002 f96d 	bl	8003c14 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800193a:	2300      	movs	r3, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	4b34      	ldr	r3, [pc, #208]	; (8001a10 <SystemClock_Config+0xfc>)
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	4a33      	ldr	r2, [pc, #204]	; (8001a10 <SystemClock_Config+0xfc>)
 8001944:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001948:	6193      	str	r3, [r2, #24]
 800194a:	4b31      	ldr	r3, [pc, #196]	; (8001a10 <SystemClock_Config+0xfc>)
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <SystemClock_Config+0x100>)
 8001956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001958:	4a2e      	ldr	r2, [pc, #184]	; (8001a14 <SystemClock_Config+0x100>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001960:	4b2c      	ldr	r3, [pc, #176]	; (8001a14 <SystemClock_Config+0x100>)
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	f003 0301 	and.w	r3, r3, #1
 8001968:	603b      	str	r3, [r7, #0]
 800196a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800196c:	bf00      	nop
 800196e:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <SystemClock_Config+0xfc>)
 8001970:	699b      	ldr	r3, [r3, #24]
 8001972:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001976:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800197a:	d1f8      	bne.n	800196e <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800197c:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <SystemClock_Config+0x104>)
 800197e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001980:	f023 0303 	bic.w	r3, r3, #3
 8001984:	4a24      	ldr	r2, [pc, #144]	; (8001a18 <SystemClock_Config+0x104>)
 8001986:	f043 0302 	orr.w	r3, r3, #2
 800198a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800198c:	2301      	movs	r3, #1
 800198e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001990:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001994:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001996:	2302      	movs	r3, #2
 8001998:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800199a:	2302      	movs	r3, #2
 800199c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800199e:	2301      	movs	r3, #1
 80019a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80019a2:	2378      	movs	r3, #120	; 0x78
 80019a4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80019a6:	2302      	movs	r3, #2
 80019a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019aa:	2302      	movs	r3, #2
 80019ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019ae:	2302      	movs	r3, #2
 80019b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80019b2:	230c      	movs	r3, #12
 80019b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c2:	4618      	mov	r0, r3
 80019c4:	f002 f990 	bl	8003ce8 <HAL_RCC_OscConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80019ce:	f000 fa89 	bl	8001ee4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019d2:	233f      	movs	r3, #63	; 0x3f
 80019d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019d6:	2303      	movs	r3, #3
 80019d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80019de:	2308      	movs	r3, #8
 80019e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80019e2:	2340      	movs	r3, #64	; 0x40
 80019e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80019e6:	2340      	movs	r3, #64	; 0x40
 80019e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80019ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80019f0:	2340      	movs	r3, #64	; 0x40
 80019f2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019f4:	1d3b      	adds	r3, r7, #4
 80019f6:	2104      	movs	r1, #4
 80019f8:	4618      	mov	r0, r3
 80019fa:	f002 fd85 	bl	8004508 <HAL_RCC_ClockConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001a04:	f000 fa6e 	bl	8001ee4 <Error_Handler>
  }
}
 8001a08:	bf00      	nop
 8001a0a:	3770      	adds	r7, #112	; 0x70
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	58024800 	.word	0x58024800
 8001a14:	58000400 	.word	0x58000400
 8001a18:	58024400 	.word	0x58024400

08001a1c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a20:	4b1b      	ldr	r3, [pc, #108]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a22:	4a1c      	ldr	r2, [pc, #112]	; (8001a94 <MX_I2C2_Init+0x78>)
 8001a24:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a28:	4a1b      	ldr	r2, [pc, #108]	; (8001a98 <MX_I2C2_Init+0x7c>)
 8001a2a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001a2c:	4b18      	ldr	r3, [pc, #96]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a32:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a34:	2201      	movs	r2, #1
 8001a36:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a38:	4b15      	ldr	r3, [pc, #84]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a44:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a4a:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a56:	480e      	ldr	r0, [pc, #56]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a58:	f001 f92e 	bl	8002cb8 <HAL_I2C_Init>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001a62:	f000 fa3f 	bl	8001ee4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a66:	2100      	movs	r1, #0
 8001a68:	4809      	ldr	r0, [pc, #36]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a6a:	f001 fef3 	bl	8003854 <HAL_I2CEx_ConfigAnalogFilter>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001a74:	f000 fa36 	bl	8001ee4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4805      	ldr	r0, [pc, #20]	; (8001a90 <MX_I2C2_Init+0x74>)
 8001a7c:	f001 ff35 	bl	80038ea <HAL_I2CEx_ConfigDigitalFilter>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001a86:	f000 fa2d 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	240006ac 	.word	0x240006ac
 8001a94:	40005800 	.word	0x40005800
 8001a98:	307075b1 	.word	0x307075b1

08001a9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08c      	sub	sp, #48	; 0x30
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001aa2:	f107 030c 	add.w	r3, r7, #12
 8001aa6:	2224      	movs	r2, #36	; 0x24
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f007 f968 	bl	8008d80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab0:	463b      	mov	r3, r7
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aba:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001abc:	4a23      	ldr	r2, [pc, #140]	; (8001b4c <MX_TIM1_Init+0xb0>)
 8001abe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac6:	4b20      	ldr	r3, [pc, #128]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001acc:	4b1e      	ldr	r3, [pc, #120]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001ace:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ad2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad4:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ada:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001aea:	2302      	movs	r3, #2
 8001aec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aee:	2301      	movs	r3, #1
 8001af0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 8001af6:	2305      	movs	r3, #5
 8001af8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001afa:	2302      	movs	r3, #2
 8001afc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001afe:	2301      	movs	r3, #1
 8001b00:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b02:	2300      	movs	r3, #0
 8001b04:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 5;
 8001b06:	2305      	movs	r3, #5
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	4619      	mov	r1, r3
 8001b10:	480d      	ldr	r0, [pc, #52]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001b12:	f004 fda7 	bl	8006664 <HAL_TIM_Encoder_Init>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001b1c:	f000 f9e2 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b20:	2300      	movs	r3, #0
 8001b22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b24:	2300      	movs	r3, #0
 8001b26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b2c:	463b      	mov	r3, r7
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4805      	ldr	r0, [pc, #20]	; (8001b48 <MX_TIM1_Init+0xac>)
 8001b32:	f005 fcfb 	bl	800752c <HAL_TIMEx_MasterConfigSynchronization>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001b3c:	f000 f9d2 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	3730      	adds	r7, #48	; 0x30
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	24000794 	.word	0x24000794
 8001b4c:	40010000 	.word	0x40010000

08001b50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08e      	sub	sp, #56	; 0x38
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]
 8001b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b70:	463b      	mov	r3, r7
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	611a      	str	r2, [r3, #16]
 8001b7e:	615a      	str	r2, [r3, #20]
 8001b80:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b82:	4b2c      	ldr	r3, [pc, #176]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001b84:	4a2c      	ldr	r2, [pc, #176]	; (8001c38 <MX_TIM3_Init+0xe8>)
 8001b86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8001b88:	4b2a      	ldr	r3, [pc, #168]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001b8a:	22ef      	movs	r2, #239	; 0xef
 8001b8c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b8e:	4b29      	ldr	r3, [pc, #164]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001b94:	4b27      	ldr	r3, [pc, #156]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001b96:	2263      	movs	r2, #99	; 0x63
 8001b98:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9a:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba0:	4b24      	ldr	r3, [pc, #144]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ba6:	4823      	ldr	r0, [pc, #140]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001ba8:	f004 fb9c 	bl	80062e4 <HAL_TIM_Base_Init>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001bb2:	f000 f997 	bl	8001ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001bbc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	481c      	ldr	r0, [pc, #112]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001bc4:	f004 ff92 	bl	8006aec <HAL_TIM_ConfigClockSource>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001bce:	f000 f989 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bd2:	4818      	ldr	r0, [pc, #96]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001bd4:	f004 fbdd 	bl	8006392 <HAL_TIM_PWM_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001bde:	f000 f981 	bl	8001ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bea:	f107 031c 	add.w	r3, r7, #28
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4810      	ldr	r0, [pc, #64]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001bf2:	f005 fc9b 	bl	800752c <HAL_TIMEx_MasterConfigSynchronization>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001bfc:	f000 f972 	bl	8001ee4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c00:	2360      	movs	r3, #96	; 0x60
 8001c02:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c10:	463b      	mov	r3, r7
 8001c12:	2200      	movs	r2, #0
 8001c14:	4619      	mov	r1, r3
 8001c16:	4807      	ldr	r0, [pc, #28]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001c18:	f004 fe58 	bl	80068cc <HAL_TIM_PWM_ConfigChannel>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001c22:	f000 f95f 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c26:	4803      	ldr	r0, [pc, #12]	; (8001c34 <MX_TIM3_Init+0xe4>)
 8001c28:	f000 fa4e 	bl	80020c8 <HAL_TIM_MspPostInit>

}
 8001c2c:	bf00      	nop
 8001c2e:	3738      	adds	r7, #56	; 0x38
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	24000700 	.word	0x24000700
 8001c38:	40000400 	.word	0x40000400

08001c3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c40:	4b22      	ldr	r3, [pc, #136]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c42:	4a23      	ldr	r2, [pc, #140]	; (8001cd0 <MX_USART3_UART_Init+0x94>)
 8001c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c46:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c54:	4b1d      	ldr	r3, [pc, #116]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c60:	4b1a      	ldr	r3, [pc, #104]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c62:	220c      	movs	r2, #12
 8001c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c6c:	4b17      	ldr	r3, [pc, #92]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c72:	4b16      	ldr	r3, [pc, #88]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001c78:	4b14      	ldr	r3, [pc, #80]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c7e:	4b13      	ldr	r3, [pc, #76]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c84:	4811      	ldr	r0, [pc, #68]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c86:	f005 fcd9 	bl	800763c <HAL_UART_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001c90:	f000 f928 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001c94:	2100      	movs	r1, #0
 8001c96:	480d      	ldr	r0, [pc, #52]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001c98:	f006 fcbc 	bl	8008614 <HAL_UARTEx_SetTxFifoThreshold>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001ca2:	f000 f91f 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4808      	ldr	r0, [pc, #32]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001caa:	f006 fcf1 	bl	8008690 <HAL_UARTEx_SetRxFifoThreshold>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001cb4:	f000 f916 	bl	8001ee4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001cb8:	4804      	ldr	r0, [pc, #16]	; (8001ccc <MX_USART3_UART_Init+0x90>)
 8001cba:	f006 fc72 	bl	80085a2 <HAL_UARTEx_DisableFifoMode>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001cc4:	f000 f90e 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	24000210 	.word	0x24000210
 8001cd0:	40004800 	.word	0x40004800

08001cd4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001cd8:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001cda:	4a16      	ldr	r2, [pc, #88]	; (8001d34 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001cdc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8001cde:	4b14      	ldr	r3, [pc, #80]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ce0:	2209      	movs	r2, #9
 8001ce2:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001ce4:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001ce6:	2202      	movs	r2, #2
 8001ce8:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001cea:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001cf0:	4b0f      	ldr	r3, [pc, #60]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001d1c:	f001 fe31 	bl	8003982 <HAL_PCD_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8001d26:	f000 f8dd 	bl	8001ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	240002a0 	.word	0x240002a0
 8001d34:	40080000 	.word	0x40080000

08001d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b08c      	sub	sp, #48	; 0x30
 8001d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3e:	f107 031c 	add.w	r3, r7, #28
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d4e:	4b60      	ldr	r3, [pc, #384]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d54:	4a5e      	ldr	r2, [pc, #376]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d56:	f043 0310 	orr.w	r3, r3, #16
 8001d5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d5e:	4b5c      	ldr	r3, [pc, #368]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d64:	f003 0310 	and.w	r3, r3, #16
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d6c:	4b58      	ldr	r3, [pc, #352]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d72:	4a57      	ldr	r2, [pc, #348]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d74:	f043 0304 	orr.w	r3, r3, #4
 8001d78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d7c:	4b54      	ldr	r3, [pc, #336]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d82:	f003 0304 	and.w	r3, r3, #4
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d8a:	4b51      	ldr	r3, [pc, #324]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d90:	4a4f      	ldr	r2, [pc, #316]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d92:	f043 0320 	orr.w	r3, r3, #32
 8001d96:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d9a:	4b4d      	ldr	r3, [pc, #308]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001da0:	f003 0320 	and.w	r3, r3, #32
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da8:	4b49      	ldr	r3, [pc, #292]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001dae:	4a48      	ldr	r2, [pc, #288]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001db8:	4b45      	ldr	r3, [pc, #276]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001dba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	4b42      	ldr	r3, [pc, #264]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001dcc:	4a40      	ldr	r2, [pc, #256]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001dce:	f043 0301 	orr.w	r3, r3, #1
 8001dd2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001dd6:	4b3e      	ldr	r3, [pc, #248]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de4:	4b3a      	ldr	r3, [pc, #232]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001dea:	4a39      	ldr	r2, [pc, #228]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001dec:	f043 0302 	orr.w	r3, r3, #2
 8001df0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001df4:	4b36      	ldr	r3, [pc, #216]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001df6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	607b      	str	r3, [r7, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e02:	4b33      	ldr	r3, [pc, #204]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e08:	4a31      	ldr	r2, [pc, #196]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001e0a:	f043 0308 	orr.w	r3, r3, #8
 8001e0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001e12:	4b2f      	ldr	r3, [pc, #188]	; (8001ed0 <MX_GPIO_Init+0x198>)
 8001e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Row1_Pin|Row2_Pin|Row3_Pin|Row4_Pin, GPIO_PIN_RESET);
 8001e20:	2200      	movs	r2, #0
 8001e22:	2174      	movs	r1, #116	; 0x74
 8001e24:	482b      	ldr	r0, [pc, #172]	; (8001ed4 <MX_GPIO_Init+0x19c>)
 8001e26:	f000 feff 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MotorSentido_GPIO_Port, MotorSentido_Pin, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e30:	4829      	ldr	r0, [pc, #164]	; (8001ed8 <MX_GPIO_Init+0x1a0>)
 8001e32:	f000 fef9 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_Sentido_2_GPIO_Port, Motor_Sentido_2_Pin, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2120      	movs	r1, #32
 8001e3a:	4828      	ldr	r0, [pc, #160]	; (8001edc <MX_GPIO_Init+0x1a4>)
 8001e3c:	f000 fef4 	bl	8002c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Row1_Pin Row2_Pin Row3_Pin Row4_Pin */
  GPIO_InitStruct.Pin = Row1_Pin|Row2_Pin|Row3_Pin|Row4_Pin;
 8001e40:	2374      	movs	r3, #116	; 0x74
 8001e42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e44:	2301      	movs	r3, #1
 8001e46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e50:	f107 031c 	add.w	r3, r7, #28
 8001e54:	4619      	mov	r1, r3
 8001e56:	481f      	ldr	r0, [pc, #124]	; (8001ed4 <MX_GPIO_Init+0x19c>)
 8001e58:	f000 fd1e 	bl	8002898 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col1_Pin */
  GPIO_InitStruct.Pin = Col1_Pin;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Col1_GPIO_Port, &GPIO_InitStruct);
 8001e68:	f107 031c 	add.w	r3, r7, #28
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4819      	ldr	r0, [pc, #100]	; (8001ed4 <MX_GPIO_Init+0x19c>)
 8001e70:	f000 fd12 	bl	8002898 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col2_Pin PF8 PF9 */
  GPIO_InitStruct.Pin = Col2_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8001e74:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001e78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4815      	ldr	r0, [pc, #84]	; (8001ee0 <MX_GPIO_Init+0x1a8>)
 8001e8a:	f000 fd05 	bl	8002898 <HAL_GPIO_Init>

  /*Configure GPIO pin : MotorSentido_Pin */
  GPIO_InitStruct.Pin = MotorSentido_Pin;
 8001e8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e94:	2301      	movs	r3, #1
 8001e96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(MotorSentido_GPIO_Port, &GPIO_InitStruct);
 8001ea0:	f107 031c 	add.w	r3, r7, #28
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	480c      	ldr	r0, [pc, #48]	; (8001ed8 <MX_GPIO_Init+0x1a0>)
 8001ea8:	f000 fcf6 	bl	8002898 <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_Sentido_2_Pin */
  GPIO_InitStruct.Pin = Motor_Sentido_2_Pin;
 8001eac:	2320      	movs	r3, #32
 8001eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Motor_Sentido_2_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	f107 031c 	add.w	r3, r7, #28
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4806      	ldr	r0, [pc, #24]	; (8001edc <MX_GPIO_Init+0x1a4>)
 8001ec4:	f000 fce8 	bl	8002898 <HAL_GPIO_Init>

}
 8001ec8:	bf00      	nop
 8001eca:	3730      	adds	r7, #48	; 0x30
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	58024400 	.word	0x58024400
 8001ed4:	58021000 	.word	0x58021000
 8001ed8:	58020c00 	.word	0x58020c00
 8001edc:	58020400 	.word	0x58020400
 8001ee0:	58021400 	.word	0x58021400

08001ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ee8:	b672      	cpsid	i
}
 8001eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001eec:	e7fe      	b.n	8001eec <Error_Handler+0x8>
	...

08001ef0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <HAL_MspInit+0x30>)
 8001ef8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001efc:	4a08      	ldr	r2, [pc, #32]	; (8001f20 <HAL_MspInit+0x30>)
 8001efe:	f043 0302 	orr.w	r3, r3, #2
 8001f02:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_MspInit+0x30>)
 8001f08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	607b      	str	r3, [r7, #4]
 8001f12:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	58024400 	.word	0x58024400

08001f24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b0b8      	sub	sp, #224	; 0xe0
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	22bc      	movs	r2, #188	; 0xbc
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f006 ff1b 	bl	8008d80 <memset>
  if(hi2c->Instance==I2C2)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a25      	ldr	r2, [pc, #148]	; (8001fe4 <HAL_I2C_MspInit+0xc0>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d142      	bne.n	8001fda <HAL_I2C_MspInit+0xb6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001f54:	2308      	movs	r3, #8
 8001f56:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f5e:	f107 0310 	add.w	r3, r7, #16
 8001f62:	4618      	mov	r0, r3
 8001f64:	f002 fe5c 	bl	8004c20 <HAL_RCCEx_PeriphCLKConfig>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001f6e:	f7ff ffb9 	bl	8001ee4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f78:	4a1b      	ldr	r2, [pc, #108]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001f7a:	f043 0302 	orr.w	r3, r3, #2
 8001f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f90:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f94:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f98:	2312      	movs	r3, #18
 8001f9a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001faa:	2304      	movs	r3, #4
 8001fac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480d      	ldr	r0, [pc, #52]	; (8001fec <HAL_I2C_MspInit+0xc8>)
 8001fb8:	f000 fc6e 	bl	8002898 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001fbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fc2:	4a09      	ldr	r2, [pc, #36]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001fc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fc8:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <HAL_I2C_MspInit+0xc4>)
 8001fce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001fda:	bf00      	nop
 8001fdc:	37e0      	adds	r7, #224	; 0xe0
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40005800 	.word	0x40005800
 8001fe8:	58024400 	.word	0x58024400
 8001fec:	58020400 	.word	0x58020400

08001ff0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	; 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a1a      	ldr	r2, [pc, #104]	; (8002078 <HAL_TIM_Encoder_MspInit+0x88>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d12e      	bne.n	8002070 <HAL_TIM_Encoder_MspInit+0x80>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002014:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002018:	4a18      	ldr	r2, [pc, #96]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 800201a:	f043 0301 	orr.w	r3, r3, #1
 800201e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002022:	4b16      	ldr	r3, [pc, #88]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002030:	4b12      	ldr	r3, [pc, #72]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002032:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002036:	4a11      	ldr	r2, [pc, #68]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002038:	f043 0310 	orr.w	r3, r3, #16
 800203c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002040:	4b0e      	ldr	r3, [pc, #56]	; (800207c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800204e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002052:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002054:	2302      	movs	r3, #2
 8002056:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002058:	2300      	movs	r3, #0
 800205a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	2300      	movs	r3, #0
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002060:	2301      	movs	r3, #1
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	4619      	mov	r1, r3
 800206a:	4805      	ldr	r0, [pc, #20]	; (8002080 <HAL_TIM_Encoder_MspInit+0x90>)
 800206c:	f000 fc14 	bl	8002898 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40010000 	.word	0x40010000
 800207c:	58024400 	.word	0x58024400
 8002080:	58021000 	.word	0x58021000

08002084 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a0b      	ldr	r2, [pc, #44]	; (80020c0 <HAL_TIM_Base_MspInit+0x3c>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10e      	bne.n	80020b4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002096:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 8002098:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800209c:	4a09      	ldr	r2, [pc, #36]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 800209e:	f043 0302 	orr.w	r3, r3, #2
 80020a2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020a6:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <HAL_TIM_Base_MspInit+0x40>)
 80020a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	40000400 	.word	0x40000400
 80020c4:	58024400 	.word	0x58024400

080020c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 030c 	add.w	r3, r7, #12
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a12      	ldr	r2, [pc, #72]	; (8002130 <HAL_TIM_MspPostInit+0x68>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d11e      	bne.n	8002128 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ea:	4b12      	ldr	r3, [pc, #72]	; (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80020f0:	4a10      	ldr	r2, [pc, #64]	; (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020f2:	f043 0301 	orr.w	r3, r3, #1
 80020f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80020fa:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <HAL_TIM_MspPostInit+0x6c>)
 80020fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
 8002106:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002108:	2340      	movs	r3, #64	; 0x40
 800210a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210c:	2302      	movs	r3, #2
 800210e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002114:	2300      	movs	r3, #0
 8002116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002118:	2302      	movs	r3, #2
 800211a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	4619      	mov	r1, r3
 8002122:	4805      	ldr	r0, [pc, #20]	; (8002138 <HAL_TIM_MspPostInit+0x70>)
 8002124:	f000 fbb8 	bl	8002898 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002128:	bf00      	nop
 800212a:	3720      	adds	r7, #32
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40000400 	.word	0x40000400
 8002134:	58024400 	.word	0x58024400
 8002138:	58020000 	.word	0x58020000

0800213c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b0b8      	sub	sp, #224	; 0xe0
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002154:	f107 0310 	add.w	r3, r7, #16
 8002158:	22bc      	movs	r2, #188	; 0xbc
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f006 fe0f 	bl	8008d80 <memset>
  if(huart->Instance==USART3)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a25      	ldr	r2, [pc, #148]	; (80021fc <HAL_UART_MspInit+0xc0>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d142      	bne.n	80021f2 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800216c:	2302      	movs	r3, #2
 800216e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002170:	2300      	movs	r3, #0
 8002172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002176:	f107 0310 	add.w	r3, r7, #16
 800217a:	4618      	mov	r0, r3
 800217c:	f002 fd50 	bl	8004c20 <HAL_RCCEx_PeriphCLKConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002186:	f7ff fead 	bl	8001ee4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800218a:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <HAL_UART_MspInit+0xc4>)
 800218c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002190:	4a1b      	ldr	r2, [pc, #108]	; (8002200 <HAL_UART_MspInit+0xc4>)
 8002192:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002196:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800219a:	4b19      	ldr	r3, [pc, #100]	; (8002200 <HAL_UART_MspInit+0xc4>)
 800219c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80021a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_UART_MspInit+0xc4>)
 80021aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021ae:	4a14      	ldr	r2, [pc, #80]	; (8002200 <HAL_UART_MspInit+0xc4>)
 80021b0:	f043 0308 	orr.w	r3, r3, #8
 80021b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021b8:	4b11      	ldr	r3, [pc, #68]	; (8002200 <HAL_UART_MspInit+0xc4>)
 80021ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80021c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80021ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ce:	2302      	movs	r3, #2
 80021d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021da:	2300      	movs	r3, #0
 80021dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021e0:	2307      	movs	r3, #7
 80021e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	; (8002204 <HAL_UART_MspInit+0xc8>)
 80021ee:	f000 fb53 	bl	8002898 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021f2:	bf00      	nop
 80021f4:	37e0      	adds	r7, #224	; 0xe0
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40004800 	.word	0x40004800
 8002200:	58024400 	.word	0x58024400
 8002204:	58020c00 	.word	0x58020c00

08002208 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b0b8      	sub	sp, #224	; 0xe0
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002220:	f107 0310 	add.w	r3, r7, #16
 8002224:	22bc      	movs	r2, #188	; 0xbc
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f006 fda9 	bl	8008d80 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a36      	ldr	r2, [pc, #216]	; (800230c <HAL_PCD_MspInit+0x104>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d165      	bne.n	8002304 <HAL_PCD_MspInit+0xfc>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002238:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800223c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800223e:	2301      	movs	r3, #1
 8002240:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8002242:	2318      	movs	r3, #24
 8002244:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8002246:	2302      	movs	r3, #2
 8002248:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 800224a:	2304      	movs	r3, #4
 800224c:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800224e:	2302      	movs	r3, #2
 8002250:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8002252:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002256:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800225c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002260:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002264:	f107 0310 	add.w	r3, r7, #16
 8002268:	4618      	mov	r0, r3
 800226a:	f002 fcd9 	bl	8004c20 <HAL_RCCEx_PeriphCLKConfig>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002274:	f7ff fe36 	bl	8001ee4 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002278:	f001 fd26 	bl	8003cc8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	4b24      	ldr	r3, [pc, #144]	; (8002310 <HAL_PCD_MspInit+0x108>)
 800227e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002282:	4a23      	ldr	r2, [pc, #140]	; (8002310 <HAL_PCD_MspInit+0x108>)
 8002284:	f043 0301 	orr.w	r3, r3, #1
 8002288:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800228c:	4b20      	ldr	r3, [pc, #128]	; (8002310 <HAL_PCD_MspInit+0x108>)
 800228e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 800229a:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800229e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a8:	2300      	movs	r3, #0
 80022aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ae:	2300      	movs	r3, #0
 80022b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80022b4:	230a      	movs	r3, #10
 80022b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022be:	4619      	mov	r1, r3
 80022c0:	4814      	ldr	r0, [pc, #80]	; (8002314 <HAL_PCD_MspInit+0x10c>)
 80022c2:	f000 fae9 	bl	8002898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80022c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022ce:	2300      	movs	r3, #0
 80022d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022da:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80022de:	4619      	mov	r1, r3
 80022e0:	480c      	ldr	r0, [pc, #48]	; (8002314 <HAL_PCD_MspInit+0x10c>)
 80022e2:	f000 fad9 	bl	8002898 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <HAL_PCD_MspInit+0x108>)
 80022e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80022ec:	4a08      	ldr	r2, [pc, #32]	; (8002310 <HAL_PCD_MspInit+0x108>)
 80022ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80022f2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <HAL_PCD_MspInit+0x108>)
 80022f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80022fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002300:	60bb      	str	r3, [r7, #8]
 8002302:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002304:	bf00      	nop
 8002306:	37e0      	adds	r7, #224	; 0xe0
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40080000 	.word	0x40080000
 8002310:	58024400 	.word	0x58024400
 8002314:	58020000 	.word	0x58020000

08002318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800231c:	e7fe      	b.n	800231c <NMI_Handler+0x4>

0800231e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800231e:	b480      	push	{r7}
 8002320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002322:	e7fe      	b.n	8002322 <HardFault_Handler+0x4>

08002324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002328:	e7fe      	b.n	8002328 <MemManage_Handler+0x4>

0800232a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800232a:	b480      	push	{r7}
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800232e:	e7fe      	b.n	800232e <BusFault_Handler+0x4>

08002330 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002334:	e7fe      	b.n	8002334 <UsageFault_Handler+0x4>

08002336 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800233a:	bf00      	nop
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002352:	b480      	push	{r7}
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002364:	f000 f964 	bl	8002630 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}

0800236c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
	return 1;
 8002370:	2301      	movs	r3, #1
}
 8002372:	4618      	mov	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <_kill>:

int _kill(int pid, int sig)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002386:	f006 fcd1 	bl	8008d2c <__errno>
 800238a:	4603      	mov	r3, r0
 800238c:	2216      	movs	r2, #22
 800238e:	601a      	str	r2, [r3, #0]
	return -1;
 8002390:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <_exit>:

void _exit (int status)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023a4:	f04f 31ff 	mov.w	r1, #4294967295
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff ffe7 	bl	800237c <_kill>
	while (1) {}		/* Make sure we hang here */
 80023ae:	e7fe      	b.n	80023ae <_exit+0x12>

080023b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	e00a      	b.n	80023d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80023c2:	f3af 8000 	nop.w
 80023c6:	4601      	mov	r1, r0
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	1c5a      	adds	r2, r3, #1
 80023cc:	60ba      	str	r2, [r7, #8]
 80023ce:	b2ca      	uxtb	r2, r1
 80023d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	3301      	adds	r3, #1
 80023d6:	617b      	str	r3, [r7, #20]
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	429a      	cmp	r2, r3
 80023de:	dbf0      	blt.n	80023c2 <_read+0x12>
	}

return len;
 80023e0:	687b      	ldr	r3, [r7, #4]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3718      	adds	r7, #24
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b086      	sub	sp, #24
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f6:	2300      	movs	r3, #0
 80023f8:	617b      	str	r3, [r7, #20]
 80023fa:	e009      	b.n	8002410 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	60ba      	str	r2, [r7, #8]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	3301      	adds	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	697a      	ldr	r2, [r7, #20]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	429a      	cmp	r2, r3
 8002416:	dbf1      	blt.n	80023fc <_write+0x12>
	}
	return len;
 8002418:	687b      	ldr	r3, [r7, #4]
}
 800241a:	4618      	mov	r0, r3
 800241c:	3718      	adds	r7, #24
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <_close>:

int _close(int file)
{
 8002422:	b480      	push	{r7}
 8002424:	b083      	sub	sp, #12
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
	return -1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800242e:	4618      	mov	r0, r3
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800244a:	605a      	str	r2, [r3, #4]
	return 0;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <_isatty>:

int _isatty(int file)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
	return 1;
 8002462:	2301      	movs	r3, #1
}
 8002464:	4618      	mov	r0, r3
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
	return 0;
 800247c:	2300      	movs	r3, #0
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
	...

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	; (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f006 fc36 	bl	8008d2c <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	220c      	movs	r2, #12
 80024c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	24080000 	.word	0x24080000
 80024ec:	00000400 	.word	0x00000400
 80024f0:	24000204 	.word	0x24000204
 80024f4:	24000808 	.word	0x24000808

080024f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80024f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002530 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80024fc:	f7fe fab8 	bl	8000a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002500:	480c      	ldr	r0, [pc, #48]	; (8002534 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002502:	490d      	ldr	r1, [pc, #52]	; (8002538 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002504:	4a0d      	ldr	r2, [pc, #52]	; (800253c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002506:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002508:	e002      	b.n	8002510 <LoopCopyDataInit>

0800250a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800250a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800250c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250e:	3304      	adds	r3, #4

08002510 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002510:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002512:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002514:	d3f9      	bcc.n	800250a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002516:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002518:	4c0a      	ldr	r4, [pc, #40]	; (8002544 <LoopFillZerobss+0x22>)
  movs r3, #0
 800251a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800251c:	e001      	b.n	8002522 <LoopFillZerobss>

0800251e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002520:	3204      	adds	r2, #4

08002522 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002522:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002524:	d3fb      	bcc.n	800251e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002526:	f006 fc07 	bl	8008d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800252a:	f7ff f8d9 	bl	80016e0 <main>
  bx  lr
 800252e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002530:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002534:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002538:	240001e4 	.word	0x240001e4
  ldr r2, =_sidata
 800253c:	0800da0c 	.word	0x0800da0c
  ldr r2, =_sbss
 8002540:	240001e4 	.word	0x240001e4
  ldr r4, =_ebss
 8002544:	24000804 	.word	0x24000804

08002548 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002548:	e7fe      	b.n	8002548 <ADC3_IRQHandler>
	...

0800254c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002552:	2003      	movs	r0, #3
 8002554:	f000 f96e 	bl	8002834 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002558:	f002 f98c 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 800255c:	4602      	mov	r2, r0
 800255e:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <HAL_Init+0x68>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	f003 030f 	and.w	r3, r3, #15
 8002568:	4913      	ldr	r1, [pc, #76]	; (80025b8 <HAL_Init+0x6c>)
 800256a:	5ccb      	ldrb	r3, [r1, r3]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	fa22 f303 	lsr.w	r3, r2, r3
 8002574:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002576:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <HAL_Init+0x68>)
 8002578:	699b      	ldr	r3, [r3, #24]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	4a0e      	ldr	r2, [pc, #56]	; (80025b8 <HAL_Init+0x6c>)
 8002580:	5cd3      	ldrb	r3, [r2, r3]
 8002582:	f003 031f 	and.w	r3, r3, #31
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	fa22 f303 	lsr.w	r3, r2, r3
 800258c:	4a0b      	ldr	r2, [pc, #44]	; (80025bc <HAL_Init+0x70>)
 800258e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002590:	4a0b      	ldr	r2, [pc, #44]	; (80025c0 <HAL_Init+0x74>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002596:	2000      	movs	r0, #0
 8002598:	f000 f814 	bl	80025c4 <HAL_InitTick>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e002      	b.n	80025ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80025a6:	f7ff fca3 	bl	8001ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	58024400 	.word	0x58024400
 80025b8:	0800d510 	.word	0x0800d510
 80025bc:	24000004 	.word	0x24000004
 80025c0:	24000000 	.word	0x24000000

080025c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b082      	sub	sp, #8
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80025cc:	4b15      	ldr	r3, [pc, #84]	; (8002624 <HAL_InitTick+0x60>)
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d101      	bne.n	80025d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e021      	b.n	800261c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80025d8:	4b13      	ldr	r3, [pc, #76]	; (8002628 <HAL_InitTick+0x64>)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	4b11      	ldr	r3, [pc, #68]	; (8002624 <HAL_InitTick+0x60>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4619      	mov	r1, r3
 80025e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f945 	bl	800287e <HAL_SYSTICK_Config>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00e      	b.n	800261c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b0f      	cmp	r3, #15
 8002602:	d80a      	bhi.n	800261a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002604:	2200      	movs	r2, #0
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	f04f 30ff 	mov.w	r0, #4294967295
 800260c:	f000 f91d 	bl	800284a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002610:	4a06      	ldr	r2, [pc, #24]	; (800262c <HAL_InitTick+0x68>)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	e000      	b.n	800261c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
}
 800261c:	4618      	mov	r0, r3
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2400000c 	.word	0x2400000c
 8002628:	24000000 	.word	0x24000000
 800262c:	24000008 	.word	0x24000008

08002630 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002634:	4b06      	ldr	r3, [pc, #24]	; (8002650 <HAL_IncTick+0x20>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <HAL_IncTick+0x24>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4413      	add	r3, r2
 8002640:	4a04      	ldr	r2, [pc, #16]	; (8002654 <HAL_IncTick+0x24>)
 8002642:	6013      	str	r3, [r2, #0]
}
 8002644:	bf00      	nop
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	2400000c 	.word	0x2400000c
 8002654:	240007f0 	.word	0x240007f0

08002658 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0
  return uwTick;
 800265c:	4b03      	ldr	r3, [pc, #12]	; (800266c <HAL_GetTick+0x14>)
 800265e:	681b      	ldr	r3, [r3, #0]
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	240007f0 	.word	0x240007f0

08002670 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002678:	f7ff ffee 	bl	8002658 <HAL_GetTick>
 800267c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002688:	d005      	beq.n	8002696 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800268a:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <HAL_Delay+0x44>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002696:	bf00      	nop
 8002698:	f7ff ffde 	bl	8002658 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d8f7      	bhi.n	8002698 <HAL_Delay+0x28>
  {
  }
}
 80026a8:	bf00      	nop
 80026aa:	bf00      	nop
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	2400000c 	.word	0x2400000c

080026b8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <HAL_GetREVID+0x14>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	0c1b      	lsrs	r3, r3, #16
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	5c001000 	.word	0x5c001000

080026d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <__NVIC_SetPriorityGrouping+0x40>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026ec:	4013      	ands	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fe:	4a04      	ldr	r2, [pc, #16]	; (8002710 <__NVIC_SetPriorityGrouping+0x40>)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	60d3      	str	r3, [r2, #12]
}
 8002704:	bf00      	nop
 8002706:	3714      	adds	r7, #20
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000ed00 	.word	0xe000ed00
 8002714:	05fa0000 	.word	0x05fa0000

08002718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800271c:	4b04      	ldr	r3, [pc, #16]	; (8002730 <__NVIC_GetPriorityGrouping+0x18>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0a1b      	lsrs	r3, r3, #8
 8002722:	f003 0307 	and.w	r3, r3, #7
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	6039      	str	r1, [r7, #0]
 800273e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002740:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002744:	2b00      	cmp	r3, #0
 8002746:	db0a      	blt.n	800275e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	b2da      	uxtb	r2, r3
 800274c:	490c      	ldr	r1, [pc, #48]	; (8002780 <__NVIC_SetPriority+0x4c>)
 800274e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002752:	0112      	lsls	r2, r2, #4
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	440b      	add	r3, r1
 8002758:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800275c:	e00a      	b.n	8002774 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	b2da      	uxtb	r2, r3
 8002762:	4908      	ldr	r1, [pc, #32]	; (8002784 <__NVIC_SetPriority+0x50>)
 8002764:	88fb      	ldrh	r3, [r7, #6]
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	3b04      	subs	r3, #4
 800276c:	0112      	lsls	r2, r2, #4
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	440b      	add	r3, r1
 8002772:	761a      	strb	r2, [r3, #24]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	e000e100 	.word	0xe000e100
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	; 0x24
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	f1c3 0307 	rsb	r3, r3, #7
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	bf28      	it	cs
 80027a6:	2304      	movcs	r3, #4
 80027a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3304      	adds	r3, #4
 80027ae:	2b06      	cmp	r3, #6
 80027b0:	d902      	bls.n	80027b8 <NVIC_EncodePriority+0x30>
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	3b03      	subs	r3, #3
 80027b6:	e000      	b.n	80027ba <NVIC_EncodePriority+0x32>
 80027b8:	2300      	movs	r3, #0
 80027ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027bc:	f04f 32ff 	mov.w	r2, #4294967295
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43da      	mvns	r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	401a      	ands	r2, r3
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d0:	f04f 31ff 	mov.w	r1, #4294967295
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	fa01 f303 	lsl.w	r3, r1, r3
 80027da:	43d9      	mvns	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e0:	4313      	orrs	r3, r2
         );
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3724      	adds	r7, #36	; 0x24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
	...

080027f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002800:	d301      	bcc.n	8002806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002802:	2301      	movs	r3, #1
 8002804:	e00f      	b.n	8002826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002806:	4a0a      	ldr	r2, [pc, #40]	; (8002830 <SysTick_Config+0x40>)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800280e:	210f      	movs	r1, #15
 8002810:	f04f 30ff 	mov.w	r0, #4294967295
 8002814:	f7ff ff8e 	bl	8002734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <SysTick_Config+0x40>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800281e:	4b04      	ldr	r3, [pc, #16]	; (8002830 <SysTick_Config+0x40>)
 8002820:	2207      	movs	r2, #7
 8002822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	e000e010 	.word	0xe000e010

08002834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f7ff ff47 	bl	80026d0 <__NVIC_SetPriorityGrouping>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b086      	sub	sp, #24
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002858:	f7ff ff5e 	bl	8002718 <__NVIC_GetPriorityGrouping>
 800285c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	6978      	ldr	r0, [r7, #20]
 8002864:	f7ff ff90 	bl	8002788 <NVIC_EncodePriority>
 8002868:	4602      	mov	r2, r0
 800286a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800286e:	4611      	mov	r1, r2
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff ff5f 	bl	8002734 <__NVIC_SetPriority>
}
 8002876:	bf00      	nop
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f7ff ffb2 	bl	80027f0 <SysTick_Config>
 800288c:	4603      	mov	r3, r0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
	...

08002898 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002898:	b480      	push	{r7}
 800289a:	b089      	sub	sp, #36	; 0x24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80028a6:	4b89      	ldr	r3, [pc, #548]	; (8002acc <HAL_GPIO_Init+0x234>)
 80028a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028aa:	e194      	b.n	8002bd6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	2101      	movs	r1, #1
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	fa01 f303 	lsl.w	r3, r1, r3
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8186 	beq.w	8002bd0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d00b      	beq.n	80028e4 <HAL_GPIO_Init+0x4c>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d007      	beq.n	80028e4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d8:	2b11      	cmp	r3, #17
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2b12      	cmp	r3, #18
 80028e2:	d130      	bne.n	8002946 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	4013      	ands	r3, r2
 80028fa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800291a:	2201      	movs	r2, #1
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	f003 0201 	and.w	r2, r3, #1
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	2203      	movs	r2, #3
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43db      	mvns	r3, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4013      	ands	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	689a      	ldr	r2, [r3, #8]
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d003      	beq.n	8002986 <HAL_GPIO_Init+0xee>
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	2b12      	cmp	r3, #18
 8002984:	d123      	bne.n	80029ce <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	08da      	lsrs	r2, r3, #3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3208      	adds	r2, #8
 800298e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002992:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	220f      	movs	r2, #15
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	43db      	mvns	r3, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4013      	ands	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	691a      	ldr	r2, [r3, #16]
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	4313      	orrs	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	08da      	lsrs	r2, r3, #3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3208      	adds	r2, #8
 80029c8:	69b9      	ldr	r1, [r7, #24]
 80029ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	2203      	movs	r2, #3
 80029da:	fa02 f303 	lsl.w	r3, r2, r3
 80029de:	43db      	mvns	r3, r3
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	4013      	ands	r3, r2
 80029e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f003 0203 	and.w	r2, r3, #3
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f000 80e0 	beq.w	8002bd0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a10:	4b2f      	ldr	r3, [pc, #188]	; (8002ad0 <HAL_GPIO_Init+0x238>)
 8002a12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002a16:	4a2e      	ldr	r2, [pc, #184]	; (8002ad0 <HAL_GPIO_Init+0x238>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002a20:	4b2b      	ldr	r3, [pc, #172]	; (8002ad0 <HAL_GPIO_Init+0x238>)
 8002a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a2e:	4a29      	ldr	r2, [pc, #164]	; (8002ad4 <HAL_GPIO_Init+0x23c>)
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	089b      	lsrs	r3, r3, #2
 8002a34:	3302      	adds	r3, #2
 8002a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	220f      	movs	r2, #15
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4013      	ands	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a20      	ldr	r2, [pc, #128]	; (8002ad8 <HAL_GPIO_Init+0x240>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d052      	beq.n	8002b00 <HAL_GPIO_Init+0x268>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a1f      	ldr	r2, [pc, #124]	; (8002adc <HAL_GPIO_Init+0x244>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d031      	beq.n	8002ac6 <HAL_GPIO_Init+0x22e>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a1e      	ldr	r2, [pc, #120]	; (8002ae0 <HAL_GPIO_Init+0x248>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d02b      	beq.n	8002ac2 <HAL_GPIO_Init+0x22a>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a1d      	ldr	r2, [pc, #116]	; (8002ae4 <HAL_GPIO_Init+0x24c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d025      	beq.n	8002abe <HAL_GPIO_Init+0x226>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a1c      	ldr	r2, [pc, #112]	; (8002ae8 <HAL_GPIO_Init+0x250>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01f      	beq.n	8002aba <HAL_GPIO_Init+0x222>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a1b      	ldr	r2, [pc, #108]	; (8002aec <HAL_GPIO_Init+0x254>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d019      	beq.n	8002ab6 <HAL_GPIO_Init+0x21e>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a1a      	ldr	r2, [pc, #104]	; (8002af0 <HAL_GPIO_Init+0x258>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <HAL_GPIO_Init+0x21a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a19      	ldr	r2, [pc, #100]	; (8002af4 <HAL_GPIO_Init+0x25c>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00d      	beq.n	8002aae <HAL_GPIO_Init+0x216>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a18      	ldr	r2, [pc, #96]	; (8002af8 <HAL_GPIO_Init+0x260>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d007      	beq.n	8002aaa <HAL_GPIO_Init+0x212>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a17      	ldr	r2, [pc, #92]	; (8002afc <HAL_GPIO_Init+0x264>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d101      	bne.n	8002aa6 <HAL_GPIO_Init+0x20e>
 8002aa2:	2309      	movs	r3, #9
 8002aa4:	e02d      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002aa6:	230a      	movs	r3, #10
 8002aa8:	e02b      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002aaa:	2308      	movs	r3, #8
 8002aac:	e029      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002aae:	2307      	movs	r3, #7
 8002ab0:	e027      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	e025      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002ab6:	2305      	movs	r3, #5
 8002ab8:	e023      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002aba:	2304      	movs	r3, #4
 8002abc:	e021      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e01f      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	e01d      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e01b      	b.n	8002b02 <HAL_GPIO_Init+0x26a>
 8002aca:	bf00      	nop
 8002acc:	58000080 	.word	0x58000080
 8002ad0:	58024400 	.word	0x58024400
 8002ad4:	58000400 	.word	0x58000400
 8002ad8:	58020000 	.word	0x58020000
 8002adc:	58020400 	.word	0x58020400
 8002ae0:	58020800 	.word	0x58020800
 8002ae4:	58020c00 	.word	0x58020c00
 8002ae8:	58021000 	.word	0x58021000
 8002aec:	58021400 	.word	0x58021400
 8002af0:	58021800 	.word	0x58021800
 8002af4:	58021c00 	.word	0x58021c00
 8002af8:	58022000 	.word	0x58022000
 8002afc:	58022400 	.word	0x58022400
 8002b00:	2300      	movs	r3, #0
 8002b02:	69fa      	ldr	r2, [r7, #28]
 8002b04:	f002 0203 	and.w	r2, r2, #3
 8002b08:	0092      	lsls	r2, r2, #2
 8002b0a:	4093      	lsls	r3, r2
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b12:	4938      	ldr	r1, [pc, #224]	; (8002bf4 <HAL_GPIO_Init+0x35c>)
 8002b14:	69fb      	ldr	r3, [r7, #28]
 8002b16:	089b      	lsrs	r3, r3, #2
 8002b18:	3302      	adds	r3, #2
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d003      	beq.n	8002b44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	43db      	mvns	r3, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4013      	ands	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	69ba      	ldr	r2, [r7, #24]
 8002b82:	4013      	ands	r3, r2
 8002b84:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d003      	beq.n	8002b9a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002b9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002bc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f47f ae63 	bne.w	80028ac <HAL_GPIO_Init+0x14>
  }
}
 8002be6:	bf00      	nop
 8002be8:	bf00      	nop
 8002bea:	3724      	adds	r7, #36	; 0x24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	58000400 	.word	0x58000400

08002bf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691a      	ldr	r2, [r3, #16]
 8002c08:	887b      	ldrh	r3, [r7, #2]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d002      	beq.n	8002c16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c10:	2301      	movs	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
 8002c14:	e001      	b.n	8002c1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c16:	2300      	movs	r3, #0
 8002c18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3714      	adds	r7, #20
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	807b      	strh	r3, [r7, #2]
 8002c34:	4613      	mov	r3, r2
 8002c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c38:	787b      	ldrb	r3, [r7, #1]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d003      	beq.n	8002c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c3e:	887a      	ldrh	r2, [r7, #2]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002c44:	e003      	b.n	8002c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002c46:	887b      	ldrh	r3, [r7, #2]
 8002c48:	041a      	lsls	r2, r3, #16
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	619a      	str	r2, [r3, #24]
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002c64:	4a08      	ldr	r2, [pc, #32]	; (8002c88 <HAL_HSEM_FastTake+0x2c>)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3320      	adds	r3, #32
 8002c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6e:	4a07      	ldr	r2, [pc, #28]	; (8002c8c <HAL_HSEM_FastTake+0x30>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d101      	bne.n	8002c78 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002c74:	2300      	movs	r3, #0
 8002c76:	e000      	b.n	8002c7a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	58026400 	.word	0x58026400
 8002c8c:	80000300 	.word	0x80000300

08002c90 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002c9a:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <HAL_HSEM_Release+0x24>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	58026400 	.word	0x58026400

08002cb8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d101      	bne.n	8002cca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e07f      	b.n	8002dca <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff f920 	bl	8001f24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2224      	movs	r2, #36	; 0x24
 8002ce8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002d08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d107      	bne.n	8002d32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689a      	ldr	r2, [r3, #8]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	e006      	b.n	8002d40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002d3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d104      	bne.n	8002d52 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d50:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_I2C_Init+0x11c>)
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d70:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	691a      	ldr	r2, [r3, #16]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	ea42 0103 	orr.w	r1, r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	021a      	lsls	r2, r3, #8
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	69d9      	ldr	r1, [r3, #28]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6a1a      	ldr	r2, [r3, #32]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	430a      	orrs	r2, r1
 8002d9a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f042 0201 	orr.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	02008000 	.word	0x02008000

08002dd8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	607a      	str	r2, [r7, #4]
 8002de2:	461a      	mov	r2, r3
 8002de4:	460b      	mov	r3, r1
 8002de6:	817b      	strh	r3, [r7, #10]
 8002de8:	4613      	mov	r3, r2
 8002dea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b20      	cmp	r3, #32
 8002df6:	f040 80da 	bne.w	8002fae <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	d101      	bne.n	8002e08 <HAL_I2C_Master_Transmit+0x30>
 8002e04:	2302      	movs	r3, #2
 8002e06:	e0d3      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e10:	f7ff fc22 	bl	8002658 <HAL_GetTick>
 8002e14:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	2319      	movs	r3, #25
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 fbc6 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e0be      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2221      	movs	r2, #33	; 0x21
 8002e36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2210      	movs	r2, #16
 8002e3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	893a      	ldrh	r2, [r7, #8]
 8002e52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5e:	b29b      	uxth	r3, r3
 8002e60:	2bff      	cmp	r3, #255	; 0xff
 8002e62:	d90e      	bls.n	8002e82 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	22ff      	movs	r2, #255	; 0xff
 8002e68:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e6e:	b2da      	uxtb	r2, r3
 8002e70:	8979      	ldrh	r1, [r7, #10]
 8002e72:	4b51      	ldr	r3, [pc, #324]	; (8002fb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e7a:	68f8      	ldr	r0, [r7, #12]
 8002e7c:	f000 fcbc 	bl	80037f8 <I2C_TransferConfig>
 8002e80:	e06c      	b.n	8002f5c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e90:	b2da      	uxtb	r2, r3
 8002e92:	8979      	ldrh	r1, [r7, #10]
 8002e94:	4b48      	ldr	r3, [pc, #288]	; (8002fb8 <HAL_I2C_Master_Transmit+0x1e0>)
 8002e96:	9300      	str	r3, [sp, #0]
 8002e98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 fcab 	bl	80037f8 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002ea2:	e05b      	b.n	8002f5c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	6a39      	ldr	r1, [r7, #32]
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 fbc3 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e07b      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	781a      	ldrb	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d034      	beq.n	8002f5c <HAL_I2C_Master_Transmit+0x184>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d130      	bne.n	8002f5c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	6a3b      	ldr	r3, [r7, #32]
 8002f00:	2200      	movs	r2, #0
 8002f02:	2180      	movs	r1, #128	; 0x80
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 fb55 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e04d      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2bff      	cmp	r3, #255	; 0xff
 8002f1c:	d90e      	bls.n	8002f3c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	22ff      	movs	r2, #255	; 0xff
 8002f22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	8979      	ldrh	r1, [r7, #10]
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	9300      	str	r3, [sp, #0]
 8002f30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f34:	68f8      	ldr	r0, [r7, #12]
 8002f36:	f000 fc5f 	bl	80037f8 <I2C_TransferConfig>
 8002f3a:	e00f      	b.n	8002f5c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f4a:	b2da      	uxtb	r2, r3
 8002f4c:	8979      	ldrh	r1, [r7, #10]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 fc4e 	bl	80037f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d19e      	bne.n	8002ea4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	6a39      	ldr	r1, [r7, #32]
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 fba2 	bl	80036b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e01a      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	4b0b      	ldr	r3, [pc, #44]	; (8002fbc <HAL_I2C_Master_Transmit+0x1e4>)
 8002f8e:	400b      	ands	r3, r1
 8002f90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2220      	movs	r2, #32
 8002f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e000      	b.n	8002fb0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
  }
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	80002000 	.word	0x80002000
 8002fbc:	fe00e800 	.word	0xfe00e800

08002fc0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af02      	add	r7, sp, #8
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	4608      	mov	r0, r1
 8002fca:	4611      	mov	r1, r2
 8002fcc:	461a      	mov	r2, r3
 8002fce:	4603      	mov	r3, r0
 8002fd0:	817b      	strh	r3, [r7, #10]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	813b      	strh	r3, [r7, #8]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	f040 80f9 	bne.w	80031da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fe8:	6a3b      	ldr	r3, [r7, #32]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d002      	beq.n	8002ff4 <HAL_I2C_Mem_Write+0x34>
 8002fee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d105      	bne.n	8003000 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ffa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0ed      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003006:	2b01      	cmp	r3, #1
 8003008:	d101      	bne.n	800300e <HAL_I2C_Mem_Write+0x4e>
 800300a:	2302      	movs	r3, #2
 800300c:	e0e6      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003016:	f7ff fb1f 	bl	8002658 <HAL_GetTick>
 800301a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	2319      	movs	r3, #25
 8003022:	2201      	movs	r2, #1
 8003024:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fac3 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0d1      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2221      	movs	r2, #33	; 0x21
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2240      	movs	r2, #64	; 0x40
 8003044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2200      	movs	r2, #0
 800304c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a3a      	ldr	r2, [r7, #32]
 8003052:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003058:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003060:	88f8      	ldrh	r0, [r7, #6]
 8003062:	893a      	ldrh	r2, [r7, #8]
 8003064:	8979      	ldrh	r1, [r7, #10]
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	9301      	str	r3, [sp, #4]
 800306a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	4603      	mov	r3, r0
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f000 f9d3 	bl	800341c <I2C_RequestMemoryWrite>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e0a9      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308c:	b29b      	uxth	r3, r3
 800308e:	2bff      	cmp	r3, #255	; 0xff
 8003090:	d90e      	bls.n	80030b0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	22ff      	movs	r2, #255	; 0xff
 8003096:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800309c:	b2da      	uxtb	r2, r3
 800309e:	8979      	ldrh	r1, [r7, #10]
 80030a0:	2300      	movs	r3, #0
 80030a2:	9300      	str	r3, [sp, #0]
 80030a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 fba5 	bl	80037f8 <I2C_TransferConfig>
 80030ae:	e00f      	b.n	80030d0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	8979      	ldrh	r1, [r7, #10]
 80030c2:	2300      	movs	r3, #0
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f000 fb94 	bl	80037f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 faad 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e07b      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e8:	781a      	ldrb	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3b01      	subs	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003118:	b29b      	uxth	r3, r3
 800311a:	2b00      	cmp	r3, #0
 800311c:	d034      	beq.n	8003188 <HAL_I2C_Mem_Write+0x1c8>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003122:	2b00      	cmp	r3, #0
 8003124:	d130      	bne.n	8003188 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	2200      	movs	r2, #0
 800312e:	2180      	movs	r1, #128	; 0x80
 8003130:	68f8      	ldr	r0, [r7, #12]
 8003132:	f000 fa3f 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e04d      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003144:	b29b      	uxth	r3, r3
 8003146:	2bff      	cmp	r3, #255	; 0xff
 8003148:	d90e      	bls.n	8003168 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	22ff      	movs	r2, #255	; 0xff
 800314e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003154:	b2da      	uxtb	r2, r3
 8003156:	8979      	ldrh	r1, [r7, #10]
 8003158:	2300      	movs	r3, #0
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 fb49 	bl	80037f8 <I2C_TransferConfig>
 8003166:	e00f      	b.n	8003188 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003176:	b2da      	uxtb	r2, r3
 8003178:	8979      	ldrh	r1, [r7, #10]
 800317a:	2300      	movs	r3, #0
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fb38 	bl	80037f8 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d19e      	bne.n	80030d0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f000 fa8c 	bl	80036b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e01a      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2220      	movs	r2, #32
 80031ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	6859      	ldr	r1, [r3, #4]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <HAL_I2C_Mem_Write+0x224>)
 80031ba:	400b      	ands	r3, r1
 80031bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2220      	movs	r2, #32
 80031c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e000      	b.n	80031dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80031da:	2302      	movs	r3, #2
  }
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	fe00e800 	.word	0xfe00e800

080031e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b088      	sub	sp, #32
 80031ec:	af02      	add	r7, sp, #8
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	4608      	mov	r0, r1
 80031f2:	4611      	mov	r1, r2
 80031f4:	461a      	mov	r2, r3
 80031f6:	4603      	mov	r3, r0
 80031f8:	817b      	strh	r3, [r7, #10]
 80031fa:	460b      	mov	r3, r1
 80031fc:	813b      	strh	r3, [r7, #8]
 80031fe:	4613      	mov	r3, r2
 8003200:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	f040 80fd 	bne.w	800340a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d002      	beq.n	800321c <HAL_I2C_Mem_Read+0x34>
 8003216:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003218:	2b00      	cmp	r3, #0
 800321a:	d105      	bne.n	8003228 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003222:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e0f1      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800322e:	2b01      	cmp	r3, #1
 8003230:	d101      	bne.n	8003236 <HAL_I2C_Mem_Read+0x4e>
 8003232:	2302      	movs	r3, #2
 8003234:	e0ea      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800323e:	f7ff fa0b 	bl	8002658 <HAL_GetTick>
 8003242:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	2319      	movs	r3, #25
 800324a:	2201      	movs	r2, #1
 800324c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 f9af 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e0d5      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2222      	movs	r2, #34	; 0x22
 8003264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2240      	movs	r2, #64	; 0x40
 800326c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6a3a      	ldr	r2, [r7, #32]
 800327a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003280:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003288:	88f8      	ldrh	r0, [r7, #6]
 800328a:	893a      	ldrh	r2, [r7, #8]
 800328c:	8979      	ldrh	r1, [r7, #10]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	9301      	str	r3, [sp, #4]
 8003292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	4603      	mov	r3, r0
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f913 	bl	80034c4 <I2C_RequestMemoryRead>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d005      	beq.n	80032b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0ad      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	2bff      	cmp	r3, #255	; 0xff
 80032b8:	d90e      	bls.n	80032d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	22ff      	movs	r2, #255	; 0xff
 80032be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	8979      	ldrh	r1, [r7, #10]
 80032c8:	4b52      	ldr	r3, [pc, #328]	; (8003414 <HAL_I2C_Mem_Read+0x22c>)
 80032ca:	9300      	str	r3, [sp, #0]
 80032cc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032d0:	68f8      	ldr	r0, [r7, #12]
 80032d2:	f000 fa91 	bl	80037f8 <I2C_TransferConfig>
 80032d6:	e00f      	b.n	80032f8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e6:	b2da      	uxtb	r2, r3
 80032e8:	8979      	ldrh	r1, [r7, #10]
 80032ea:	4b4a      	ldr	r3, [pc, #296]	; (8003414 <HAL_I2C_Mem_Read+0x22c>)
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 fa80 	bl	80037f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fe:	2200      	movs	r2, #0
 8003300:	2104      	movs	r1, #4
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 f956 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e07c      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d034      	beq.n	80033b8 <HAL_I2C_Mem_Read+0x1d0>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003352:	2b00      	cmp	r3, #0
 8003354:	d130      	bne.n	80033b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	9300      	str	r3, [sp, #0]
 800335a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335c:	2200      	movs	r2, #0
 800335e:	2180      	movs	r1, #128	; 0x80
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f000 f927 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e04d      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003374:	b29b      	uxth	r3, r3
 8003376:	2bff      	cmp	r3, #255	; 0xff
 8003378:	d90e      	bls.n	8003398 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	22ff      	movs	r2, #255	; 0xff
 800337e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003384:	b2da      	uxtb	r2, r3
 8003386:	8979      	ldrh	r1, [r7, #10]
 8003388:	2300      	movs	r3, #0
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 fa31 	bl	80037f8 <I2C_TransferConfig>
 8003396:	e00f      	b.n	80033b8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800339c:	b29a      	uxth	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	8979      	ldrh	r1, [r7, #10]
 80033aa:	2300      	movs	r3, #0
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 fa20 	bl	80037f8 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d19a      	bne.n	80032f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f974 	bl	80036b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e01a      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2220      	movs	r2, #32
 80033dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6859      	ldr	r1, [r3, #4]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_I2C_Mem_Read+0x230>)
 80033ea:	400b      	ands	r3, r1
 80033ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003406:	2300      	movs	r3, #0
 8003408:	e000      	b.n	800340c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800340a:	2302      	movs	r3, #2
  }
}
 800340c:	4618      	mov	r0, r3
 800340e:	3718      	adds	r7, #24
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	80002400 	.word	0x80002400
 8003418:	fe00e800 	.word	0xfe00e800

0800341c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af02      	add	r7, sp, #8
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	4608      	mov	r0, r1
 8003426:	4611      	mov	r1, r2
 8003428:	461a      	mov	r2, r3
 800342a:	4603      	mov	r3, r0
 800342c:	817b      	strh	r3, [r7, #10]
 800342e:	460b      	mov	r3, r1
 8003430:	813b      	strh	r3, [r7, #8]
 8003432:	4613      	mov	r3, r2
 8003434:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003436:	88fb      	ldrh	r3, [r7, #6]
 8003438:	b2da      	uxtb	r2, r3
 800343a:	8979      	ldrh	r1, [r7, #10]
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <I2C_RequestMemoryWrite+0xa4>)
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f000 f9d7 	bl	80037f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800344a:	69fa      	ldr	r2, [r7, #28]
 800344c:	69b9      	ldr	r1, [r7, #24]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8f0 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e02c      	b.n	80034b8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800345e:	88fb      	ldrh	r3, [r7, #6]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d105      	bne.n	8003470 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003464:	893b      	ldrh	r3, [r7, #8]
 8003466:	b2da      	uxtb	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	629a      	str	r2, [r3, #40]	; 0x28
 800346e:	e015      	b.n	800349c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003470:	893b      	ldrh	r3, [r7, #8]
 8003472:	0a1b      	lsrs	r3, r3, #8
 8003474:	b29b      	uxth	r3, r3
 8003476:	b2da      	uxtb	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	69b9      	ldr	r1, [r7, #24]
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f8d6 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e012      	b.n	80034b8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003492:	893b      	ldrh	r3, [r7, #8]
 8003494:	b2da      	uxtb	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	9300      	str	r3, [sp, #0]
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	2200      	movs	r2, #0
 80034a4:	2180      	movs	r1, #128	; 0x80
 80034a6:	68f8      	ldr	r0, [r7, #12]
 80034a8:	f000 f884 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d001      	beq.n	80034b6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e000      	b.n	80034b8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	80002000 	.word	0x80002000

080034c4 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af02      	add	r7, sp, #8
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	4608      	mov	r0, r1
 80034ce:	4611      	mov	r1, r2
 80034d0:	461a      	mov	r2, r3
 80034d2:	4603      	mov	r3, r0
 80034d4:	817b      	strh	r3, [r7, #10]
 80034d6:	460b      	mov	r3, r1
 80034d8:	813b      	strh	r3, [r7, #8]
 80034da:	4613      	mov	r3, r2
 80034dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	8979      	ldrh	r1, [r7, #10]
 80034e4:	4b20      	ldr	r3, [pc, #128]	; (8003568 <I2C_RequestMemoryRead+0xa4>)
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	2300      	movs	r3, #0
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 f984 	bl	80037f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f0:	69fa      	ldr	r2, [r7, #28]
 80034f2:	69b9      	ldr	r1, [r7, #24]
 80034f4:	68f8      	ldr	r0, [r7, #12]
 80034f6:	f000 f89d 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e02c      	b.n	800355e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003504:	88fb      	ldrh	r3, [r7, #6]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d105      	bne.n	8003516 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800350a:	893b      	ldrh	r3, [r7, #8]
 800350c:	b2da      	uxtb	r2, r3
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	629a      	str	r2, [r3, #40]	; 0x28
 8003514:	e015      	b.n	8003542 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003516:	893b      	ldrh	r3, [r7, #8]
 8003518:	0a1b      	lsrs	r3, r3, #8
 800351a:	b29b      	uxth	r3, r3
 800351c:	b2da      	uxtb	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	69b9      	ldr	r1, [r7, #24]
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f883 	bl	8003634 <I2C_WaitOnTXISFlagUntilTimeout>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e012      	b.n	800355e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003538:	893b      	ldrh	r3, [r7, #8]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2200      	movs	r2, #0
 800354a:	2140      	movs	r1, #64	; 0x40
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 f831 	bl	80035b4 <I2C_WaitOnFlagUntilTimeout>
 8003552:	4603      	mov	r3, r0
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e000      	b.n	800355e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	80002000 	.word	0x80002000

0800356c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b02      	cmp	r3, #2
 8003580:	d103      	bne.n	800358a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2200      	movs	r2, #0
 8003588:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	699b      	ldr	r3, [r3, #24]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b01      	cmp	r3, #1
 8003596:	d007      	beq.n	80035a8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	699a      	ldr	r2, [r3, #24]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 0201 	orr.w	r2, r2, #1
 80035a6:	619a      	str	r2, [r3, #24]
  }
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035c4:	e022      	b.n	800360c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035cc:	d01e      	beq.n	800360c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ce:	f7ff f843 	bl	8002658 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d302      	bcc.n	80035e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d113      	bne.n	800360c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e8:	f043 0220 	orr.w	r2, r3, #32
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e00f      	b.n	800362c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	699a      	ldr	r2, [r3, #24]
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	4013      	ands	r3, r2
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	429a      	cmp	r2, r3
 800361a:	bf0c      	ite	eq
 800361c:	2301      	moveq	r3, #1
 800361e:	2300      	movne	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	461a      	mov	r2, r3
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	429a      	cmp	r2, r3
 8003628:	d0cd      	beq.n	80035c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003640:	e02c      	b.n	800369c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	68b9      	ldr	r1, [r7, #8]
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f000 f870 	bl	800372c <I2C_IsAcknowledgeFailed>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e02a      	b.n	80036ac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800365c:	d01e      	beq.n	800369c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800365e:	f7fe fffb 	bl	8002658 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	429a      	cmp	r2, r3
 800366c:	d302      	bcc.n	8003674 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d113      	bne.n	800369c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003678:	f043 0220 	orr.w	r2, r3, #32
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e007      	b.n	80036ac <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d1cb      	bne.n	8003642 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036c0:	e028      	b.n	8003714 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 f830 	bl	800372c <I2C_IsAcknowledgeFailed>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e026      	b.n	8003724 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d6:	f7fe ffbf 	bl	8002658 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d302      	bcc.n	80036ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d113      	bne.n	8003714 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f0:	f043 0220 	orr.w	r2, r3, #32
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e007      	b.n	8003724 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	f003 0320 	and.w	r3, r3, #32
 800371e:	2b20      	cmp	r3, #32
 8003720:	d1cf      	bne.n	80036c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	f003 0310 	and.w	r3, r3, #16
 8003742:	2b10      	cmp	r3, #16
 8003744:	d151      	bne.n	80037ea <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003746:	e022      	b.n	800378e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374e:	d01e      	beq.n	800378e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003750:	f7fe ff82 	bl	8002658 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	429a      	cmp	r2, r3
 800375e:	d302      	bcc.n	8003766 <I2C_IsAcknowledgeFailed+0x3a>
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d113      	bne.n	800378e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376a:	f043 0220 	orr.w	r2, r3, #32
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e02e      	b.n	80037ec <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	f003 0320 	and.w	r3, r3, #32
 8003798:	2b20      	cmp	r3, #32
 800379a:	d1d5      	bne.n	8003748 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2210      	movs	r2, #16
 80037a2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2220      	movs	r2, #32
 80037aa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f7ff fedd 	bl	800356c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6859      	ldr	r1, [r3, #4]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b0d      	ldr	r3, [pc, #52]	; (80037f4 <I2C_IsAcknowledgeFailed+0xc8>)
 80037be:	400b      	ands	r3, r1
 80037c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c6:	f043 0204 	orr.w	r2, r3, #4
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e000      	b.n	80037ec <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}
 80037f4:	fe00e800 	.word	0xfe00e800

080037f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	607b      	str	r3, [r7, #4]
 8003802:	460b      	mov	r3, r1
 8003804:	817b      	strh	r3, [r7, #10]
 8003806:	4613      	mov	r3, r2
 8003808:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	0d5b      	lsrs	r3, r3, #21
 8003814:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003818:	4b0d      	ldr	r3, [pc, #52]	; (8003850 <I2C_TransferConfig+0x58>)
 800381a:	430b      	orrs	r3, r1
 800381c:	43db      	mvns	r3, r3
 800381e:	ea02 0103 	and.w	r1, r2, r3
 8003822:	897b      	ldrh	r3, [r7, #10]
 8003824:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003828:	7a7b      	ldrb	r3, [r7, #9]
 800382a:	041b      	lsls	r3, r3, #16
 800382c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	431a      	orrs	r2, r3
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	431a      	orrs	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	03ff63ff 	.word	0x03ff63ff

08003854 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b20      	cmp	r3, #32
 8003868:	d138      	bne.n	80038dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003874:	2302      	movs	r3, #2
 8003876:	e032      	b.n	80038de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2224      	movs	r2, #36	; 0x24
 8003884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f022 0201 	bic.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	6819      	ldr	r1, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	683a      	ldr	r2, [r7, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0201 	orr.w	r2, r2, #1
 80038c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038d8:	2300      	movs	r3, #0
 80038da:	e000      	b.n	80038de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
  }
}
 80038de:	4618      	mov	r0, r3
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b085      	sub	sp, #20
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d139      	bne.n	8003974 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800390a:	2302      	movs	r3, #2
 800390c:	e033      	b.n	8003976 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2224      	movs	r2, #36	; 0x24
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800393c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	4313      	orrs	r3, r2
 8003946:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f042 0201 	orr.w	r2, r2, #1
 800395e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2220      	movs	r2, #32
 8003964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003970:	2300      	movs	r3, #0
 8003972:	e000      	b.n	8003976 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003974:	2302      	movs	r3, #2
  }
}
 8003976:	4618      	mov	r0, r3
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003982:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003984:	b08f      	sub	sp, #60	; 0x3c
 8003986:	af0a      	add	r7, sp, #40	; 0x28
 8003988:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e116      	b.n	8003bc2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7fe fc2a 	bl	8002208 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2203      	movs	r2, #3
 80039b8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d102      	bne.n	80039ce <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2200      	movs	r2, #0
 80039cc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f004 ff56 	bl	8008884 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	687e      	ldr	r6, [r7, #4]
 80039e0:	466d      	mov	r5, sp
 80039e2:	f106 0410 	add.w	r4, r6, #16
 80039e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80039f2:	e885 0003 	stmia.w	r5, {r0, r1}
 80039f6:	1d33      	adds	r3, r6, #4
 80039f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039fa:	6838      	ldr	r0, [r7, #0]
 80039fc:	f004 fed4 	bl	80087a8 <USB_CoreInit>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d005      	beq.n	8003a12 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2202      	movs	r2, #2
 8003a0a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e0d7      	b.n	8003bc2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2100      	movs	r1, #0
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f004 ff44 	bl	80088a6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a1e:	2300      	movs	r3, #0
 8003a20:	73fb      	strb	r3, [r7, #15]
 8003a22:	e04a      	b.n	8003aba <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	1a9b      	subs	r3, r3, r2
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	440b      	add	r3, r1
 8003a32:	333d      	adds	r3, #61	; 0x3d
 8003a34:	2201      	movs	r2, #1
 8003a36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003a38:	7bfa      	ldrb	r2, [r7, #15]
 8003a3a:	6879      	ldr	r1, [r7, #4]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	1a9b      	subs	r3, r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	333c      	adds	r3, #60	; 0x3c
 8003a48:	7bfa      	ldrb	r2, [r7, #15]
 8003a4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a4c:	7bfa      	ldrb	r2, [r7, #15]
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
 8003a50:	b298      	uxth	r0, r3
 8003a52:	6879      	ldr	r1, [r7, #4]
 8003a54:	4613      	mov	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	1a9b      	subs	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	440b      	add	r3, r1
 8003a5e:	3342      	adds	r3, #66	; 0x42
 8003a60:	4602      	mov	r2, r0
 8003a62:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a64:	7bfa      	ldrb	r2, [r7, #15]
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	333f      	adds	r3, #63	; 0x3f
 8003a74:	2200      	movs	r2, #0
 8003a76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a78:	7bfa      	ldrb	r2, [r7, #15]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4613      	mov	r3, r2
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	1a9b      	subs	r3, r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	440b      	add	r3, r1
 8003a86:	3344      	adds	r3, #68	; 0x44
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a8c:	7bfa      	ldrb	r2, [r7, #15]
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	4613      	mov	r3, r2
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	1a9b      	subs	r3, r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	440b      	add	r3, r1
 8003a9a:	3348      	adds	r3, #72	; 0x48
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003aa0:	7bfa      	ldrb	r2, [r7, #15]
 8003aa2:	6879      	ldr	r1, [r7, #4]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	3350      	adds	r3, #80	; 0x50
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	73fb      	strb	r3, [r7, #15]
 8003aba:	7bfa      	ldrb	r2, [r7, #15]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d3af      	bcc.n	8003a24 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	73fb      	strb	r3, [r7, #15]
 8003ac8:	e044      	b.n	8003b54 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003aca:	7bfa      	ldrb	r2, [r7, #15]
 8003acc:	6879      	ldr	r1, [r7, #4]
 8003ace:	4613      	mov	r3, r2
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	1a9b      	subs	r3, r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	440b      	add	r3, r1
 8003ad8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003adc:	2200      	movs	r2, #0
 8003ade:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003ae0:	7bfa      	ldrb	r2, [r7, #15]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	1a9b      	subs	r3, r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003af2:	7bfa      	ldrb	r2, [r7, #15]
 8003af4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003af6:	7bfa      	ldrb	r2, [r7, #15]
 8003af8:	6879      	ldr	r1, [r7, #4]
 8003afa:	4613      	mov	r3, r2
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003b08:	2200      	movs	r2, #0
 8003b0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	4613      	mov	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	1a9b      	subs	r3, r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	440b      	add	r3, r1
 8003b1a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003b22:	7bfa      	ldrb	r2, [r7, #15]
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	4613      	mov	r3, r2
 8003b28:	00db      	lsls	r3, r3, #3
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	440b      	add	r3, r1
 8003b30:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003b38:	7bfa      	ldrb	r2, [r7, #15]
 8003b3a:	6879      	ldr	r1, [r7, #4]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	1a9b      	subs	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	3301      	adds	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
 8003b54:	7bfa      	ldrb	r2, [r7, #15]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d3b5      	bcc.n	8003aca <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	687e      	ldr	r6, [r7, #4]
 8003b66:	466d      	mov	r5, sp
 8003b68:	f106 0410 	add.w	r4, r6, #16
 8003b6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b74:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003b78:	e885 0003 	stmia.w	r5, {r0, r1}
 8003b7c:	1d33      	adds	r3, r6, #4
 8003b7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b80:	6838      	ldr	r0, [r7, #0]
 8003b82:	f004 febb 	bl	80088fc <USB_DevInit>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d005      	beq.n	8003b98 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e014      	b.n	8003bc2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d102      	bne.n	8003bb6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f80b 	bl	8003bcc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f005 f85d 	bl	8008c7a <USB_DevDisconnect>

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003bcc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b085      	sub	sp, #20
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003bfa:	4b05      	ldr	r3, [pc, #20]	; (8003c10 <HAL_PCDEx_ActivateLPM+0x44>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3714      	adds	r7, #20
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	10000003 	.word	0x10000003

08003c14 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003c1c:	4b29      	ldr	r3, [pc, #164]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	2b06      	cmp	r3, #6
 8003c26:	d00a      	beq.n	8003c3e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003c28:	4b26      	ldr	r3, [pc, #152]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d001      	beq.n	8003c3a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e040      	b.n	8003cbc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	e03e      	b.n	8003cbc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003c3e:	4b21      	ldr	r3, [pc, #132]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003c46:	491f      	ldr	r1, [pc, #124]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003c4e:	f7fe fd03 	bl	8002658 <HAL_GetTick>
 8003c52:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c54:	e009      	b.n	8003c6a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003c56:	f7fe fcff 	bl	8002658 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c64:	d901      	bls.n	8003c6a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e028      	b.n	8003cbc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c6a:	4b16      	ldr	r3, [pc, #88]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c76:	d1ee      	bne.n	8003c56 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b1e      	cmp	r3, #30
 8003c7c:	d008      	beq.n	8003c90 <HAL_PWREx_ConfigSupply+0x7c>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b2e      	cmp	r3, #46	; 0x2e
 8003c82:	d005      	beq.n	8003c90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b1d      	cmp	r3, #29
 8003c88:	d002      	beq.n	8003c90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b2d      	cmp	r3, #45	; 0x2d
 8003c8e:	d114      	bne.n	8003cba <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003c90:	f7fe fce2 	bl	8002658 <HAL_GetTick>
 8003c94:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003c96:	e009      	b.n	8003cac <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003c98:	f7fe fcde 	bl	8002658 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ca6:	d901      	bls.n	8003cac <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e007      	b.n	8003cbc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003cac:	4b05      	ldr	r3, [pc, #20]	; (8003cc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cb8:	d1ee      	bne.n	8003c98 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	3710      	adds	r7, #16
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	58024800 	.word	0x58024800

08003cc8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8003ccc:	4b05      	ldr	r3, [pc, #20]	; (8003ce4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4a04      	ldr	r2, [pc, #16]	; (8003ce4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8003cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cd6:	60d3      	str	r3, [r2, #12]
}
 8003cd8:	bf00      	nop
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	58024800 	.word	0x58024800

08003ce8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08c      	sub	sp, #48	; 0x30
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d101      	bne.n	8003cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e3ff      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 8087 	beq.w	8003e16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d08:	4b99      	ldr	r3, [pc, #612]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d10:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003d12:	4b97      	ldr	r3, [pc, #604]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d16:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d1a:	2b10      	cmp	r3, #16
 8003d1c:	d007      	beq.n	8003d2e <HAL_RCC_OscConfig+0x46>
 8003d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d20:	2b18      	cmp	r3, #24
 8003d22:	d110      	bne.n	8003d46 <HAL_RCC_OscConfig+0x5e>
 8003d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d10b      	bne.n	8003d46 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d2e:	4b90      	ldr	r3, [pc, #576]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d06c      	beq.n	8003e14 <HAL_RCC_OscConfig+0x12c>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d168      	bne.n	8003e14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e3d9      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d4e:	d106      	bne.n	8003d5e <HAL_RCC_OscConfig+0x76>
 8003d50:	4b87      	ldr	r3, [pc, #540]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a86      	ldr	r2, [pc, #536]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	e02e      	b.n	8003dbc <HAL_RCC_OscConfig+0xd4>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10c      	bne.n	8003d80 <HAL_RCC_OscConfig+0x98>
 8003d66:	4b82      	ldr	r3, [pc, #520]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a81      	ldr	r2, [pc, #516]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	4b7f      	ldr	r3, [pc, #508]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a7e      	ldr	r2, [pc, #504]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	e01d      	b.n	8003dbc <HAL_RCC_OscConfig+0xd4>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d88:	d10c      	bne.n	8003da4 <HAL_RCC_OscConfig+0xbc>
 8003d8a:	4b79      	ldr	r3, [pc, #484]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a78      	ldr	r2, [pc, #480]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	4b76      	ldr	r3, [pc, #472]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a75      	ldr	r2, [pc, #468]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	e00b      	b.n	8003dbc <HAL_RCC_OscConfig+0xd4>
 8003da4:	4b72      	ldr	r3, [pc, #456]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a71      	ldr	r2, [pc, #452]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	4b6f      	ldr	r3, [pc, #444]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a6e      	ldr	r2, [pc, #440]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d013      	beq.n	8003dec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc4:	f7fe fc48 	bl	8002658 <HAL_GetTick>
 8003dc8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dcc:	f7fe fc44 	bl	8002658 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b64      	cmp	r3, #100	; 0x64
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e38d      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003dde:	4b64      	ldr	r3, [pc, #400]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0f0      	beq.n	8003dcc <HAL_RCC_OscConfig+0xe4>
 8003dea:	e014      	b.n	8003e16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dec:	f7fe fc34 	bl	8002658 <HAL_GetTick>
 8003df0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003df4:	f7fe fc30 	bl	8002658 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b64      	cmp	r3, #100	; 0x64
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e379      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003e06:	4b5a      	ldr	r3, [pc, #360]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x10c>
 8003e12:	e000      	b.n	8003e16 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 80ae 	beq.w	8003f80 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e24:	4b52      	ldr	r3, [pc, #328]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e26:	691b      	ldr	r3, [r3, #16]
 8003e28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e2c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003e2e:	4b50      	ldr	r3, [pc, #320]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e32:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003e34:	6a3b      	ldr	r3, [r7, #32]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d007      	beq.n	8003e4a <HAL_RCC_OscConfig+0x162>
 8003e3a:	6a3b      	ldr	r3, [r7, #32]
 8003e3c:	2b18      	cmp	r3, #24
 8003e3e:	d13a      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x1ce>
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	f003 0303 	and.w	r3, r3, #3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d135      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e4a:	4b49      	ldr	r3, [pc, #292]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0304 	and.w	r3, r3, #4
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_RCC_OscConfig+0x17a>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e34b      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e62:	f7fe fc29 	bl	80026b8 <HAL_GetREVID>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f241 0203 	movw	r2, #4099	; 0x1003
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d817      	bhi.n	8003ea0 <HAL_RCC_OscConfig+0x1b8>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	2b40      	cmp	r3, #64	; 0x40
 8003e76:	d108      	bne.n	8003e8a <HAL_RCC_OscConfig+0x1a2>
 8003e78:	4b3d      	ldr	r3, [pc, #244]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003e80:	4a3b      	ldr	r2, [pc, #236]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e86:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e88:	e07a      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e8a:	4b39      	ldr	r3, [pc, #228]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	031b      	lsls	r3, r3, #12
 8003e98:	4935      	ldr	r1, [pc, #212]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e9e:	e06f      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea0:	4b33      	ldr	r3, [pc, #204]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	061b      	lsls	r3, r3, #24
 8003eae:	4930      	ldr	r1, [pc, #192]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eb4:	e064      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d045      	beq.n	8003f4a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ebe:	4b2c      	ldr	r3, [pc, #176]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 0219 	bic.w	r2, r3, #25
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	4929      	ldr	r1, [pc, #164]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed0:	f7fe fbc2 	bl	8002658 <HAL_GetTick>
 8003ed4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ed6:	e008      	b.n	8003eea <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed8:	f7fe fbbe 	bl	8002658 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e307      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003eea:	4b21      	ldr	r3, [pc, #132]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0304 	and.w	r3, r3, #4
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d0f0      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef6:	f7fe fbdf 	bl	80026b8 <HAL_GetREVID>
 8003efa:	4603      	mov	r3, r0
 8003efc:	f241 0203 	movw	r2, #4099	; 0x1003
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d817      	bhi.n	8003f34 <HAL_RCC_OscConfig+0x24c>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	2b40      	cmp	r3, #64	; 0x40
 8003f0a:	d108      	bne.n	8003f1e <HAL_RCC_OscConfig+0x236>
 8003f0c:	4b18      	ldr	r3, [pc, #96]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003f14:	4a16      	ldr	r2, [pc, #88]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f1a:	6053      	str	r3, [r2, #4]
 8003f1c:	e030      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
 8003f1e:	4b14      	ldr	r3, [pc, #80]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	031b      	lsls	r3, r3, #12
 8003f2c:	4910      	ldr	r1, [pc, #64]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	604b      	str	r3, [r1, #4]
 8003f32:	e025      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
 8003f34:	4b0e      	ldr	r3, [pc, #56]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	691b      	ldr	r3, [r3, #16]
 8003f40:	061b      	lsls	r3, r3, #24
 8003f42:	490b      	ldr	r1, [pc, #44]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	604b      	str	r3, [r1, #4]
 8003f48:	e01a      	b.n	8003f80 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f4a:	4b09      	ldr	r3, [pc, #36]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a08      	ldr	r2, [pc, #32]	; (8003f70 <HAL_RCC_OscConfig+0x288>)
 8003f50:	f023 0301 	bic.w	r3, r3, #1
 8003f54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f56:	f7fe fb7f 	bl	8002658 <HAL_GetTick>
 8003f5a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f5c:	e00a      	b.n	8003f74 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f5e:	f7fe fb7b 	bl	8002658 <HAL_GetTick>
 8003f62:	4602      	mov	r2, r0
 8003f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f66:	1ad3      	subs	r3, r2, r3
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d903      	bls.n	8003f74 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e2c4      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
 8003f70:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003f74:	4ba4      	ldr	r3, [pc, #656]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1ee      	bne.n	8003f5e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0310 	and.w	r3, r3, #16
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	f000 80a9 	beq.w	80040e0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f8e:	4b9e      	ldr	r3, [pc, #632]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f96:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003f98:	4b9b      	ldr	r3, [pc, #620]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f9c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d007      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x2cc>
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	2b18      	cmp	r3, #24
 8003fa8:	d13a      	bne.n	8004020 <HAL_RCC_OscConfig+0x338>
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	f003 0303 	and.w	r3, r3, #3
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d135      	bne.n	8004020 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003fb4:	4b94      	ldr	r3, [pc, #592]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d005      	beq.n	8003fcc <HAL_RCC_OscConfig+0x2e4>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2b80      	cmp	r3, #128	; 0x80
 8003fc6:	d001      	beq.n	8003fcc <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e296      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003fcc:	f7fe fb74 	bl	80026b8 <HAL_GetREVID>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	f241 0203 	movw	r2, #4099	; 0x1003
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d817      	bhi.n	800400a <HAL_RCC_OscConfig+0x322>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	2b20      	cmp	r3, #32
 8003fe0:	d108      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x30c>
 8003fe2:	4b89      	ldr	r3, [pc, #548]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003fea:	4a87      	ldr	r2, [pc, #540]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003fec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003ff0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ff2:	e075      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ff4:	4b84      	ldr	r3, [pc, #528]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	069b      	lsls	r3, r3, #26
 8004002:	4981      	ldr	r1, [pc, #516]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004004:	4313      	orrs	r3, r2
 8004006:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004008:	e06a      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800400a:	4b7f      	ldr	r3, [pc, #508]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	061b      	lsls	r3, r3, #24
 8004018:	497b      	ldr	r1, [pc, #492]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800401a:	4313      	orrs	r3, r2
 800401c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800401e:	e05f      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d042      	beq.n	80040ae <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004028:	4b77      	ldr	r3, [pc, #476]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a76      	ldr	r2, [pc, #472]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800402e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004032:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fe fb10 	bl	8002658 <HAL_GetTick>
 8004038:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800403c:	f7fe fb0c 	bl	8002658 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e255      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800404e:	4b6e      	ldr	r3, [pc, #440]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800405a:	f7fe fb2d 	bl	80026b8 <HAL_GetREVID>
 800405e:	4603      	mov	r3, r0
 8004060:	f241 0203 	movw	r2, #4099	; 0x1003
 8004064:	4293      	cmp	r3, r2
 8004066:	d817      	bhi.n	8004098 <HAL_RCC_OscConfig+0x3b0>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	2b20      	cmp	r3, #32
 800406e:	d108      	bne.n	8004082 <HAL_RCC_OscConfig+0x39a>
 8004070:	4b65      	ldr	r3, [pc, #404]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004078:	4a63      	ldr	r2, [pc, #396]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800407a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800407e:	6053      	str	r3, [r2, #4]
 8004080:	e02e      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
 8004082:	4b61      	ldr	r3, [pc, #388]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	069b      	lsls	r3, r3, #26
 8004090:	495d      	ldr	r1, [pc, #372]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004092:	4313      	orrs	r3, r2
 8004094:	604b      	str	r3, [r1, #4]
 8004096:	e023      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
 8004098:	4b5b      	ldr	r3, [pc, #364]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	061b      	lsls	r3, r3, #24
 80040a6:	4958      	ldr	r1, [pc, #352]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60cb      	str	r3, [r1, #12]
 80040ac:	e018      	b.n	80040e0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80040ae:	4b56      	ldr	r3, [pc, #344]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a55      	ldr	r2, [pc, #340]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ba:	f7fe facd 	bl	8002658 <HAL_GetTick>
 80040be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040c0:	e008      	b.n	80040d4 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80040c2:	f7fe fac9 	bl	8002658 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e212      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80040d4:	4b4c      	ldr	r3, [pc, #304]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f0      	bne.n	80040c2 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d036      	beq.n	800415a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d019      	beq.n	8004128 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f4:	4b44      	ldr	r3, [pc, #272]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040f8:	4a43      	ldr	r2, [pc, #268]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004100:	f7fe faaa 	bl	8002658 <HAL_GetTick>
 8004104:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004108:	f7fe faa6 	bl	8002658 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e1ef      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800411a:	4b3b      	ldr	r3, [pc, #236]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800411c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCC_OscConfig+0x420>
 8004126:	e018      	b.n	800415a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004128:	4b37      	ldr	r3, [pc, #220]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800412a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800412c:	4a36      	ldr	r2, [pc, #216]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 800412e:	f023 0301 	bic.w	r3, r3, #1
 8004132:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fe fa90 	bl	8002658 <HAL_GetTick>
 8004138:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800413a:	e008      	b.n	800414e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800413c:	f7fe fa8c 	bl	8002658 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d901      	bls.n	800414e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800414a:	2303      	movs	r3, #3
 800414c:	e1d5      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800414e:	4b2e      	ldr	r3, [pc, #184]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1f0      	bne.n	800413c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0320 	and.w	r3, r3, #32
 8004162:	2b00      	cmp	r3, #0
 8004164:	d036      	beq.n	80041d4 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d019      	beq.n	80041a2 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800416e:	4b26      	ldr	r3, [pc, #152]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a25      	ldr	r2, [pc, #148]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004174:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004178:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800417a:	f7fe fa6d 	bl	8002658 <HAL_GetTick>
 800417e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004182:	f7fe fa69 	bl	8002658 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e1b2      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004194:	4b1c      	ldr	r3, [pc, #112]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0f0      	beq.n	8004182 <HAL_RCC_OscConfig+0x49a>
 80041a0:	e018      	b.n	80041d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041a2:	4b19      	ldr	r3, [pc, #100]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a18      	ldr	r2, [pc, #96]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80041a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80041ae:	f7fe fa53 	bl	8002658 <HAL_GetTick>
 80041b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80041b6:	f7fe fa4f 	bl	8002658 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e198      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80041c8:	4b0f      	ldr	r3, [pc, #60]	; (8004208 <HAL_RCC_OscConfig+0x520>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f0      	bne.n	80041b6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0304 	and.w	r3, r3, #4
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 8085 	beq.w	80042ec <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80041e2:	4b0a      	ldr	r3, [pc, #40]	; (800420c <HAL_RCC_OscConfig+0x524>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a09      	ldr	r2, [pc, #36]	; (800420c <HAL_RCC_OscConfig+0x524>)
 80041e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041ee:	f7fe fa33 	bl	8002658 <HAL_GetTick>
 80041f2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041f4:	e00c      	b.n	8004210 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80041f6:	f7fe fa2f 	bl	8002658 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fe:	1ad3      	subs	r3, r2, r3
 8004200:	2b64      	cmp	r3, #100	; 0x64
 8004202:	d905      	bls.n	8004210 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8004204:	2303      	movs	r3, #3
 8004206:	e178      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
 8004208:	58024400 	.word	0x58024400
 800420c:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004210:	4b96      	ldr	r3, [pc, #600]	; (800446c <HAL_RCC_OscConfig+0x784>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0ec      	beq.n	80041f6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d106      	bne.n	8004232 <HAL_RCC_OscConfig+0x54a>
 8004224:	4b92      	ldr	r3, [pc, #584]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004228:	4a91      	ldr	r2, [pc, #580]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800422a:	f043 0301 	orr.w	r3, r3, #1
 800422e:	6713      	str	r3, [r2, #112]	; 0x70
 8004230:	e02d      	b.n	800428e <HAL_RCC_OscConfig+0x5a6>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10c      	bne.n	8004254 <HAL_RCC_OscConfig+0x56c>
 800423a:	4b8d      	ldr	r3, [pc, #564]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800423c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423e:	4a8c      	ldr	r2, [pc, #560]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004240:	f023 0301 	bic.w	r3, r3, #1
 8004244:	6713      	str	r3, [r2, #112]	; 0x70
 8004246:	4b8a      	ldr	r3, [pc, #552]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	4a89      	ldr	r2, [pc, #548]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800424c:	f023 0304 	bic.w	r3, r3, #4
 8004250:	6713      	str	r3, [r2, #112]	; 0x70
 8004252:	e01c      	b.n	800428e <HAL_RCC_OscConfig+0x5a6>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b05      	cmp	r3, #5
 800425a:	d10c      	bne.n	8004276 <HAL_RCC_OscConfig+0x58e>
 800425c:	4b84      	ldr	r3, [pc, #528]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800425e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004260:	4a83      	ldr	r2, [pc, #524]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004262:	f043 0304 	orr.w	r3, r3, #4
 8004266:	6713      	str	r3, [r2, #112]	; 0x70
 8004268:	4b81      	ldr	r3, [pc, #516]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800426a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426c:	4a80      	ldr	r2, [pc, #512]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800426e:	f043 0301 	orr.w	r3, r3, #1
 8004272:	6713      	str	r3, [r2, #112]	; 0x70
 8004274:	e00b      	b.n	800428e <HAL_RCC_OscConfig+0x5a6>
 8004276:	4b7e      	ldr	r3, [pc, #504]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427a:	4a7d      	ldr	r2, [pc, #500]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800427c:	f023 0301 	bic.w	r3, r3, #1
 8004280:	6713      	str	r3, [r2, #112]	; 0x70
 8004282:	4b7b      	ldr	r3, [pc, #492]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004286:	4a7a      	ldr	r2, [pc, #488]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004288:	f023 0304 	bic.w	r3, r3, #4
 800428c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d015      	beq.n	80042c2 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004296:	f7fe f9df 	bl	8002658 <HAL_GetTick>
 800429a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800429c:	e00a      	b.n	80042b4 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800429e:	f7fe f9db 	bl	8002658 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d901      	bls.n	80042b4 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e122      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80042b4:	4b6e      	ldr	r3, [pc, #440]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80042b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d0ee      	beq.n	800429e <HAL_RCC_OscConfig+0x5b6>
 80042c0:	e014      	b.n	80042ec <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c2:	f7fe f9c9 	bl	8002658 <HAL_GetTick>
 80042c6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80042c8:	e00a      	b.n	80042e0 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042ca:	f7fe f9c5 	bl	8002658 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d8:	4293      	cmp	r3, r2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e10c      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80042e0:	4b63      	ldr	r3, [pc, #396]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80042e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1ee      	bne.n	80042ca <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 8101 	beq.w	80044f8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80042f6:	4b5e      	ldr	r3, [pc, #376]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042fe:	2b18      	cmp	r3, #24
 8004300:	f000 80bc 	beq.w	800447c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004308:	2b02      	cmp	r3, #2
 800430a:	f040 8095 	bne.w	8004438 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800430e:	4b58      	ldr	r3, [pc, #352]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a57      	ldr	r2, [pc, #348]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004314:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fe f99d 	bl	8002658 <HAL_GetTick>
 800431e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004322:	f7fe f999 	bl	8002658 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e0e2      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004334:	4b4e      	ldr	r3, [pc, #312]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1f0      	bne.n	8004322 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004340:	4b4b      	ldr	r3, [pc, #300]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004342:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004344:	4b4b      	ldr	r3, [pc, #300]	; (8004474 <HAL_RCC_OscConfig+0x78c>)
 8004346:	4013      	ands	r3, r2
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004350:	0112      	lsls	r2, r2, #4
 8004352:	430a      	orrs	r2, r1
 8004354:	4946      	ldr	r1, [pc, #280]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004356:	4313      	orrs	r3, r2
 8004358:	628b      	str	r3, [r1, #40]	; 0x28
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800435e:	3b01      	subs	r3, #1
 8004360:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004368:	3b01      	subs	r3, #1
 800436a:	025b      	lsls	r3, r3, #9
 800436c:	b29b      	uxth	r3, r3
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004374:	3b01      	subs	r3, #1
 8004376:	041b      	lsls	r3, r3, #16
 8004378:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800437c:	431a      	orrs	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004382:	3b01      	subs	r3, #1
 8004384:	061b      	lsls	r3, r3, #24
 8004386:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800438a:	4939      	ldr	r1, [pc, #228]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800438c:	4313      	orrs	r3, r2
 800438e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004390:	4b37      	ldr	r3, [pc, #220]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	4a36      	ldr	r2, [pc, #216]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004396:	f023 0301 	bic.w	r3, r3, #1
 800439a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800439c:	4b34      	ldr	r3, [pc, #208]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800439e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80043a0:	4b35      	ldr	r3, [pc, #212]	; (8004478 <HAL_RCC_OscConfig+0x790>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80043a8:	00d2      	lsls	r2, r2, #3
 80043aa:	4931      	ldr	r1, [pc, #196]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043ac:	4313      	orrs	r3, r2
 80043ae:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80043b0:	4b2f      	ldr	r3, [pc, #188]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b4:	f023 020c 	bic.w	r2, r3, #12
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	492c      	ldr	r1, [pc, #176]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80043c2:	4b2b      	ldr	r3, [pc, #172]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c6:	f023 0202 	bic.w	r2, r3, #2
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	4928      	ldr	r1, [pc, #160]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80043d4:	4b26      	ldr	r3, [pc, #152]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	4a25      	ldr	r2, [pc, #148]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043e0:	4b23      	ldr	r3, [pc, #140]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e4:	4a22      	ldr	r2, [pc, #136]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043ea:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80043ec:	4b20      	ldr	r3, [pc, #128]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	4a1f      	ldr	r2, [pc, #124]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80043f8:	4b1d      	ldr	r3, [pc, #116]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fc:	4a1c      	ldr	r2, [pc, #112]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 80043fe:	f043 0301 	orr.w	r3, r3, #1
 8004402:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004404:	4b1a      	ldr	r3, [pc, #104]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a19      	ldr	r2, [pc, #100]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800440a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800440e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004410:	f7fe f922 	bl	8002658 <HAL_GetTick>
 8004414:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004418:	f7fe f91e 	bl	8002658 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e067      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800442a:	4b11      	ldr	r3, [pc, #68]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x730>
 8004436:	e05f      	b.n	80044f8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004438:	4b0d      	ldr	r3, [pc, #52]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a0c      	ldr	r2, [pc, #48]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 800443e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004442:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004444:	f7fe f908 	bl	8002658 <HAL_GetTick>
 8004448:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800444c:	f7fe f904 	bl	8002658 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e04d      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800445e:	4b04      	ldr	r3, [pc, #16]	; (8004470 <HAL_RCC_OscConfig+0x788>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x764>
 800446a:	e045      	b.n	80044f8 <HAL_RCC_OscConfig+0x810>
 800446c:	58024800 	.word	0x58024800
 8004470:	58024400 	.word	0x58024400
 8004474:	fffffc0c 	.word	0xfffffc0c
 8004478:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800447c:	4b21      	ldr	r3, [pc, #132]	; (8004504 <HAL_RCC_OscConfig+0x81c>)
 800447e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004480:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004482:	4b20      	ldr	r3, [pc, #128]	; (8004504 <HAL_RCC_OscConfig+0x81c>)
 8004484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004486:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	2b01      	cmp	r3, #1
 800448e:	d031      	beq.n	80044f4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	f003 0203 	and.w	r2, r3, #3
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800449a:	429a      	cmp	r2, r3
 800449c:	d12a      	bne.n	80044f4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	091b      	lsrs	r3, r3, #4
 80044a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d122      	bne.n	80044f4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d11a      	bne.n	80044f4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	0a5b      	lsrs	r3, r3, #9
 80044c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ca:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d111      	bne.n	80044f4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	0c1b      	lsrs	r3, r3, #16
 80044d4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044dc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80044de:	429a      	cmp	r2, r3
 80044e0:	d108      	bne.n	80044f4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	0e1b      	lsrs	r3, r3, #24
 80044e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ee:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d001      	beq.n	80044f8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3730      	adds	r7, #48	; 0x30
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	58024400 	.word	0x58024400

08004508 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e19c      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800451c:	4b8a      	ldr	r3, [pc, #552]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d910      	bls.n	800454c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b87      	ldr	r3, [pc, #540]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f023 020f 	bic.w	r2, r3, #15
 8004532:	4985      	ldr	r1, [pc, #532]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	4313      	orrs	r3, r2
 8004538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800453a:	4b83      	ldr	r3, [pc, #524]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d001      	beq.n	800454c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e184      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d010      	beq.n	800457a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691a      	ldr	r2, [r3, #16]
 800455c:	4b7b      	ldr	r3, [pc, #492]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004564:	429a      	cmp	r2, r3
 8004566:	d908      	bls.n	800457a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004568:	4b78      	ldr	r3, [pc, #480]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	4975      	ldr	r1, [pc, #468]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004576:	4313      	orrs	r3, r2
 8004578:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d010      	beq.n	80045a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695a      	ldr	r2, [r3, #20]
 800458a:	4b70      	ldr	r3, [pc, #448]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004592:	429a      	cmp	r2, r3
 8004594:	d908      	bls.n	80045a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004596:	4b6d      	ldr	r3, [pc, #436]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004598:	69db      	ldr	r3, [r3, #28]
 800459a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	496a      	ldr	r1, [pc, #424]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0310 	and.w	r3, r3, #16
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d010      	beq.n	80045d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699a      	ldr	r2, [r3, #24]
 80045b8:	4b64      	ldr	r3, [pc, #400]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d908      	bls.n	80045d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80045c4:	4b61      	ldr	r3, [pc, #388]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	495e      	ldr	r1, [pc, #376]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d010      	beq.n	8004604 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	69da      	ldr	r2, [r3, #28]
 80045e6:	4b59      	ldr	r3, [pc, #356]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d908      	bls.n	8004604 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80045f2:	4b56      	ldr	r3, [pc, #344]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	4953      	ldr	r1, [pc, #332]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004600:	4313      	orrs	r3, r2
 8004602:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0302 	and.w	r3, r3, #2
 800460c:	2b00      	cmp	r3, #0
 800460e:	d010      	beq.n	8004632 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68da      	ldr	r2, [r3, #12]
 8004614:	4b4d      	ldr	r3, [pc, #308]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	f003 030f 	and.w	r3, r3, #15
 800461c:	429a      	cmp	r2, r3
 800461e:	d908      	bls.n	8004632 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004620:	4b4a      	ldr	r3, [pc, #296]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	f023 020f 	bic.w	r2, r3, #15
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	4947      	ldr	r1, [pc, #284]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800462e:	4313      	orrs	r3, r2
 8004630:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d055      	beq.n	80046ea <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800463e:	4b43      	ldr	r3, [pc, #268]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	4940      	ldr	r1, [pc, #256]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800464c:	4313      	orrs	r3, r2
 800464e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	2b02      	cmp	r3, #2
 8004656:	d107      	bne.n	8004668 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004658:	4b3c      	ldr	r3, [pc, #240]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d121      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0f6      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2b03      	cmp	r3, #3
 800466e:	d107      	bne.n	8004680 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004670:	4b36      	ldr	r3, [pc, #216]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d115      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0ea      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d107      	bne.n	8004698 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004688:	4b30      	ldr	r3, [pc, #192]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004690:	2b00      	cmp	r3, #0
 8004692:	d109      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0de      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004698:	4b2c      	ldr	r3, [pc, #176]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d101      	bne.n	80046a8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	e0d6      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046a8:	4b28      	ldr	r3, [pc, #160]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	f023 0207 	bic.w	r2, r3, #7
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	4925      	ldr	r1, [pc, #148]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ba:	f7fd ffcd 	bl	8002658 <HAL_GetTick>
 80046be:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c0:	e00a      	b.n	80046d8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046c2:	f7fd ffc9 	bl	8002658 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d901      	bls.n	80046d8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e0be      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046d8:	4b1c      	ldr	r3, [pc, #112]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	00db      	lsls	r3, r3, #3
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d1eb      	bne.n	80046c2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d010      	beq.n	8004718 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	4b14      	ldr	r3, [pc, #80]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 030f 	and.w	r3, r3, #15
 8004702:	429a      	cmp	r2, r3
 8004704:	d208      	bcs.n	8004718 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004706:	4b11      	ldr	r3, [pc, #68]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	f023 020f 	bic.w	r2, r3, #15
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	490e      	ldr	r1, [pc, #56]	; (800474c <HAL_RCC_ClockConfig+0x244>)
 8004714:	4313      	orrs	r3, r2
 8004716:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004718:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 030f 	and.w	r3, r3, #15
 8004720:	683a      	ldr	r2, [r7, #0]
 8004722:	429a      	cmp	r2, r3
 8004724:	d214      	bcs.n	8004750 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004726:	4b08      	ldr	r3, [pc, #32]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f023 020f 	bic.w	r2, r3, #15
 800472e:	4906      	ldr	r1, [pc, #24]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	4313      	orrs	r3, r2
 8004734:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004736:	4b04      	ldr	r3, [pc, #16]	; (8004748 <HAL_RCC_ClockConfig+0x240>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 030f 	and.w	r3, r3, #15
 800473e:	683a      	ldr	r2, [r7, #0]
 8004740:	429a      	cmp	r2, r3
 8004742:	d005      	beq.n	8004750 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e086      	b.n	8004856 <HAL_RCC_ClockConfig+0x34e>
 8004748:	52002000 	.word	0x52002000
 800474c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0304 	and.w	r3, r3, #4
 8004758:	2b00      	cmp	r3, #0
 800475a:	d010      	beq.n	800477e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691a      	ldr	r2, [r3, #16]
 8004760:	4b3f      	ldr	r3, [pc, #252]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004768:	429a      	cmp	r2, r3
 800476a:	d208      	bcs.n	800477e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800476c:	4b3c      	ldr	r3, [pc, #240]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	4939      	ldr	r1, [pc, #228]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 800477a:	4313      	orrs	r3, r2
 800477c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 0308 	and.w	r3, r3, #8
 8004786:	2b00      	cmp	r3, #0
 8004788:	d010      	beq.n	80047ac <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695a      	ldr	r2, [r3, #20]
 800478e:	4b34      	ldr	r3, [pc, #208]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004796:	429a      	cmp	r2, r3
 8004798:	d208      	bcs.n	80047ac <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800479a:	4b31      	ldr	r3, [pc, #196]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	492e      	ldr	r1, [pc, #184]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d010      	beq.n	80047da <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	699a      	ldr	r2, [r3, #24]
 80047bc:	4b28      	ldr	r3, [pc, #160]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d208      	bcs.n	80047da <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80047c8:	4b25      	ldr	r3, [pc, #148]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047ca:	69db      	ldr	r3, [r3, #28]
 80047cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	4922      	ldr	r1, [pc, #136]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d010      	beq.n	8004808 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69da      	ldr	r2, [r3, #28]
 80047ea:	4b1d      	ldr	r3, [pc, #116]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d208      	bcs.n	8004808 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80047f6:	4b1a      	ldr	r3, [pc, #104]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	4917      	ldr	r1, [pc, #92]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 8004804:	4313      	orrs	r3, r2
 8004806:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004808:	f000 f834 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 800480c:	4602      	mov	r2, r0
 800480e:	4b14      	ldr	r3, [pc, #80]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	0a1b      	lsrs	r3, r3, #8
 8004814:	f003 030f 	and.w	r3, r3, #15
 8004818:	4912      	ldr	r1, [pc, #72]	; (8004864 <HAL_RCC_ClockConfig+0x35c>)
 800481a:	5ccb      	ldrb	r3, [r1, r3]
 800481c:	f003 031f 	and.w	r3, r3, #31
 8004820:	fa22 f303 	lsr.w	r3, r2, r3
 8004824:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004826:	4b0e      	ldr	r3, [pc, #56]	; (8004860 <HAL_RCC_ClockConfig+0x358>)
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	4a0d      	ldr	r2, [pc, #52]	; (8004864 <HAL_RCC_ClockConfig+0x35c>)
 8004830:	5cd3      	ldrb	r3, [r2, r3]
 8004832:	f003 031f 	and.w	r3, r3, #31
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	fa22 f303 	lsr.w	r3, r2, r3
 800483c:	4a0a      	ldr	r2, [pc, #40]	; (8004868 <HAL_RCC_ClockConfig+0x360>)
 800483e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004840:	4a0a      	ldr	r2, [pc, #40]	; (800486c <HAL_RCC_ClockConfig+0x364>)
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004846:	4b0a      	ldr	r3, [pc, #40]	; (8004870 <HAL_RCC_ClockConfig+0x368>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f7fd feba 	bl	80025c4 <HAL_InitTick>
 8004850:	4603      	mov	r3, r0
 8004852:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004854:	7bfb      	ldrb	r3, [r7, #15]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	58024400 	.word	0x58024400
 8004864:	0800d510 	.word	0x0800d510
 8004868:	24000004 	.word	0x24000004
 800486c:	24000000 	.word	0x24000000
 8004870:	24000008 	.word	0x24000008

08004874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	; 0x24
 8004878:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800487a:	4bb3      	ldr	r3, [pc, #716]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004882:	2b18      	cmp	r3, #24
 8004884:	f200 8155 	bhi.w	8004b32 <HAL_RCC_GetSysClockFreq+0x2be>
 8004888:	a201      	add	r2, pc, #4	; (adr r2, 8004890 <HAL_RCC_GetSysClockFreq+0x1c>)
 800488a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488e:	bf00      	nop
 8004890:	080048f5 	.word	0x080048f5
 8004894:	08004b33 	.word	0x08004b33
 8004898:	08004b33 	.word	0x08004b33
 800489c:	08004b33 	.word	0x08004b33
 80048a0:	08004b33 	.word	0x08004b33
 80048a4:	08004b33 	.word	0x08004b33
 80048a8:	08004b33 	.word	0x08004b33
 80048ac:	08004b33 	.word	0x08004b33
 80048b0:	0800491b 	.word	0x0800491b
 80048b4:	08004b33 	.word	0x08004b33
 80048b8:	08004b33 	.word	0x08004b33
 80048bc:	08004b33 	.word	0x08004b33
 80048c0:	08004b33 	.word	0x08004b33
 80048c4:	08004b33 	.word	0x08004b33
 80048c8:	08004b33 	.word	0x08004b33
 80048cc:	08004b33 	.word	0x08004b33
 80048d0:	08004921 	.word	0x08004921
 80048d4:	08004b33 	.word	0x08004b33
 80048d8:	08004b33 	.word	0x08004b33
 80048dc:	08004b33 	.word	0x08004b33
 80048e0:	08004b33 	.word	0x08004b33
 80048e4:	08004b33 	.word	0x08004b33
 80048e8:	08004b33 	.word	0x08004b33
 80048ec:	08004b33 	.word	0x08004b33
 80048f0:	08004927 	.word	0x08004927
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048f4:	4b94      	ldr	r3, [pc, #592]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0320 	and.w	r3, r3, #32
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d009      	beq.n	8004914 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004900:	4b91      	ldr	r3, [pc, #580]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	08db      	lsrs	r3, r3, #3
 8004906:	f003 0303 	and.w	r3, r3, #3
 800490a:	4a90      	ldr	r2, [pc, #576]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800490c:	fa22 f303 	lsr.w	r3, r2, r3
 8004910:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004912:	e111      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004914:	4b8d      	ldr	r3, [pc, #564]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004916:	61bb      	str	r3, [r7, #24]
    break;
 8004918:	e10e      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800491a:	4b8d      	ldr	r3, [pc, #564]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800491c:	61bb      	str	r3, [r7, #24]
    break;
 800491e:	e10b      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004920:	4b8c      	ldr	r3, [pc, #560]	; (8004b54 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004922:	61bb      	str	r3, [r7, #24]
    break;
 8004924:	e108      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004926:	4b88      	ldr	r3, [pc, #544]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004930:	4b85      	ldr	r3, [pc, #532]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004934:	091b      	lsrs	r3, r3, #4
 8004936:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800493a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800493c:	4b82      	ldr	r3, [pc, #520]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800493e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004946:	4b80      	ldr	r3, [pc, #512]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800494a:	08db      	lsrs	r3, r3, #3
 800494c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	fb02 f303 	mul.w	r3, r2, r3
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800495e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 80e1 	beq.w	8004b2c <HAL_RCC_GetSysClockFreq+0x2b8>
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	2b02      	cmp	r3, #2
 800496e:	f000 8083 	beq.w	8004a78 <HAL_RCC_GetSysClockFreq+0x204>
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2b02      	cmp	r3, #2
 8004976:	f200 80a1 	bhi.w	8004abc <HAL_RCC_GetSysClockFreq+0x248>
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <HAL_RCC_GetSysClockFreq+0x114>
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d056      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004986:	e099      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004988:	4b6f      	ldr	r3, [pc, #444]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	2b00      	cmp	r3, #0
 8004992:	d02d      	beq.n	80049f0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004994:	4b6c      	ldr	r3, [pc, #432]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	08db      	lsrs	r3, r3, #3
 800499a:	f003 0303 	and.w	r3, r3, #3
 800499e:	4a6b      	ldr	r2, [pc, #428]	; (8004b4c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80049a0:	fa22 f303 	lsr.w	r3, r2, r3
 80049a4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	ee07 3a90 	vmov	s15, r3
 80049ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049be:	4b62      	ldr	r3, [pc, #392]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049c6:	ee07 3a90 	vmov	s15, r3
 80049ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80049d2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004b58 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80049ee:	e087      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	ee07 3a90 	vmov	s15, r3
 80049f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fa:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004b5c <HAL_RCC_GetSysClockFreq+0x2e8>
 80049fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a02:	4b51      	ldr	r3, [pc, #324]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0a:	ee07 3a90 	vmov	s15, r3
 8004a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a12:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a16:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004b58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a32:	e065      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	ee07 3a90 	vmov	s15, r3
 8004a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a3e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004b60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a46:	4b40      	ldr	r3, [pc, #256]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a56:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a5a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004b58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a76:	e043      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	ee07 3a90 	vmov	s15, r3
 8004a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a82:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004b64 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a8a:	4b2f      	ldr	r3, [pc, #188]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a92:	ee07 3a90 	vmov	s15, r3
 8004a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a9e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004b58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004aba:	e021      	b.n	8004b00 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	ee07 3a90 	vmov	s15, r3
 8004ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004b60 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ace:	4b1e      	ldr	r3, [pc, #120]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad6:	ee07 3a90 	vmov	s15, r3
 8004ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ade:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ae2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004b58 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004afa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004afe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004b00:	4b11      	ldr	r3, [pc, #68]	; (8004b48 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b04:	0a5b      	lsrs	r3, r3, #9
 8004b06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	ee07 3a90 	vmov	s15, r3
 8004b14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b18:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b24:	ee17 3a90 	vmov	r3, s15
 8004b28:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004b2a:	e005      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	61bb      	str	r3, [r7, #24]
    break;
 8004b30:	e002      	b.n	8004b38 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004b34:	61bb      	str	r3, [r7, #24]
    break;
 8004b36:	bf00      	nop
  }

  return sysclockfreq;
 8004b38:	69bb      	ldr	r3, [r7, #24]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3724      	adds	r7, #36	; 0x24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	58024400 	.word	0x58024400
 8004b4c:	03d09000 	.word	0x03d09000
 8004b50:	003d0900 	.word	0x003d0900
 8004b54:	007a1200 	.word	0x007a1200
 8004b58:	46000000 	.word	0x46000000
 8004b5c:	4c742400 	.word	0x4c742400
 8004b60:	4a742400 	.word	0x4a742400
 8004b64:	4af42400 	.word	0x4af42400

08004b68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b6e:	f7ff fe81 	bl	8004874 <HAL_RCC_GetSysClockFreq>
 8004b72:	4602      	mov	r2, r0
 8004b74:	4b10      	ldr	r3, [pc, #64]	; (8004bb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	0a1b      	lsrs	r3, r3, #8
 8004b7a:	f003 030f 	and.w	r3, r3, #15
 8004b7e:	490f      	ldr	r1, [pc, #60]	; (8004bbc <HAL_RCC_GetHCLKFreq+0x54>)
 8004b80:	5ccb      	ldrb	r3, [r1, r3]
 8004b82:	f003 031f 	and.w	r3, r3, #31
 8004b86:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b8c:	4b0a      	ldr	r3, [pc, #40]	; (8004bb8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	f003 030f 	and.w	r3, r3, #15
 8004b94:	4a09      	ldr	r2, [pc, #36]	; (8004bbc <HAL_RCC_GetHCLKFreq+0x54>)
 8004b96:	5cd3      	ldrb	r3, [r2, r3]
 8004b98:	f003 031f 	and.w	r3, r3, #31
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ba2:	4a07      	ldr	r2, [pc, #28]	; (8004bc0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004ba4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ba6:	4a07      	ldr	r2, [pc, #28]	; (8004bc4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004bac:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004bae:	681b      	ldr	r3, [r3, #0]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3708      	adds	r7, #8
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	58024400 	.word	0x58024400
 8004bbc:	0800d510 	.word	0x0800d510
 8004bc0:	24000004 	.word	0x24000004
 8004bc4:	24000000 	.word	0x24000000

08004bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004bcc:	f7ff ffcc 	bl	8004b68 <HAL_RCC_GetHCLKFreq>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	4b06      	ldr	r3, [pc, #24]	; (8004bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	091b      	lsrs	r3, r3, #4
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	4904      	ldr	r1, [pc, #16]	; (8004bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bde:	5ccb      	ldrb	r3, [r1, r3]
 8004be0:	f003 031f 	and.w	r3, r3, #31
 8004be4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	58024400 	.word	0x58024400
 8004bf0:	0800d510 	.word	0x0800d510

08004bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004bf8:	f7ff ffb6 	bl	8004b68 <HAL_RCC_GetHCLKFreq>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	4b06      	ldr	r3, [pc, #24]	; (8004c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	0a1b      	lsrs	r3, r3, #8
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	4904      	ldr	r1, [pc, #16]	; (8004c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c0a:	5ccb      	ldrb	r3, [r1, r3]
 8004c0c:	f003 031f 	and.w	r3, r3, #31
 8004c10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	58024400 	.word	0x58024400
 8004c1c:	0800d510 	.word	0x0800d510

08004c20 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004c28:	2300      	movs	r3, #0
 8004c2a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d03f      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c40:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c44:	d02a      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004c46:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c4a:	d824      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c50:	d018      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004c52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c56:	d81e      	bhi.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c60:	d007      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004c62:	e018      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c64:	4bab      	ldr	r3, [pc, #684]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	4aaa      	ldr	r2, [pc, #680]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c6e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004c70:	e015      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	3304      	adds	r3, #4
 8004c76:	2102      	movs	r1, #2
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f001 f9cf 	bl	800601c <RCCEx_PLL2_Config>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004c82:	e00c      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3324      	adds	r3, #36	; 0x24
 8004c88:	2102      	movs	r1, #2
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f001 fa78 	bl	8006180 <RCCEx_PLL3_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004c94:	e003      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
      break;
 8004c9a:	e000      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004c9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c9e:	7dfb      	ldrb	r3, [r7, #23]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d109      	bne.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ca4:	4b9b      	ldr	r3, [pc, #620]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cb0:	4998      	ldr	r1, [pc, #608]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	650b      	str	r3, [r1, #80]	; 0x50
 8004cb6:	e001      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cb8:	7dfb      	ldrb	r3, [r7, #23]
 8004cba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d03d      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d826      	bhi.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004cd0:	a201      	add	r2, pc, #4	; (adr r2, 8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8004cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd6:	bf00      	nop
 8004cd8:	08004ced 	.word	0x08004ced
 8004cdc:	08004cfb 	.word	0x08004cfb
 8004ce0:	08004d0d 	.word	0x08004d0d
 8004ce4:	08004d25 	.word	0x08004d25
 8004ce8:	08004d25 	.word	0x08004d25
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cec:	4b89      	ldr	r3, [pc, #548]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf0:	4a88      	ldr	r2, [pc, #544]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004cf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cf6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004cf8:	e015      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	2100      	movs	r1, #0
 8004d00:	4618      	mov	r0, r3
 8004d02:	f001 f98b 	bl	800601c <RCCEx_PLL2_Config>
 8004d06:	4603      	mov	r3, r0
 8004d08:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004d0a:	e00c      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	3324      	adds	r3, #36	; 0x24
 8004d10:	2100      	movs	r1, #0
 8004d12:	4618      	mov	r0, r3
 8004d14:	f001 fa34 	bl	8006180 <RCCEx_PLL3_Config>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004d1c:	e003      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	75fb      	strb	r3, [r7, #23]
      break;
 8004d22:	e000      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d26:	7dfb      	ldrb	r3, [r7, #23]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d109      	bne.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d2c:	4b79      	ldr	r3, [pc, #484]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d30:	f023 0207 	bic.w	r2, r3, #7
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d38:	4976      	ldr	r1, [pc, #472]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	650b      	str	r3, [r1, #80]	; 0x50
 8004d3e:	e001      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d40:	7dfb      	ldrb	r3, [r7, #23]
 8004d42:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d042      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d58:	d02b      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8004d5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d5e:	d825      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004d60:	2bc0      	cmp	r3, #192	; 0xc0
 8004d62:	d028      	beq.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004d64:	2bc0      	cmp	r3, #192	; 0xc0
 8004d66:	d821      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004d68:	2b80      	cmp	r3, #128	; 0x80
 8004d6a:	d016      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8004d6c:	2b80      	cmp	r3, #128	; 0x80
 8004d6e:	d81d      	bhi.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004d74:	2b40      	cmp	r3, #64	; 0x40
 8004d76:	d007      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004d78:	e018      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d7a:	4b66      	ldr	r3, [pc, #408]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d7e:	4a65      	ldr	r2, [pc, #404]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004d86:	e017      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	3304      	adds	r3, #4
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f001 f944 	bl	800601c <RCCEx_PLL2_Config>
 8004d94:	4603      	mov	r3, r0
 8004d96:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004d98:	e00e      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3324      	adds	r3, #36	; 0x24
 8004d9e:	2100      	movs	r1, #0
 8004da0:	4618      	mov	r0, r3
 8004da2:	f001 f9ed 	bl	8006180 <RCCEx_PLL3_Config>
 8004da6:	4603      	mov	r3, r0
 8004da8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004daa:	e005      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	75fb      	strb	r3, [r7, #23]
      break;
 8004db0:	e002      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004db2:	bf00      	nop
 8004db4:	e000      	b.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8004db6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004db8:	7dfb      	ldrb	r3, [r7, #23]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d109      	bne.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004dbe:	4b55      	ldr	r3, [pc, #340]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dca:	4952      	ldr	r1, [pc, #328]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	650b      	str	r3, [r1, #80]	; 0x50
 8004dd0:	e001      	b.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd2:	7dfb      	ldrb	r3, [r7, #23]
 8004dd4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d049      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004de8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004dec:	d030      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8004dee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004df2:	d82a      	bhi.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004df4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004df8:	d02c      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004dfa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004dfe:	d824      	bhi.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004e00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e04:	d018      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004e06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e0a:	d81e      	bhi.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004e10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e14:	d007      	beq.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004e16:	e018      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e18:	4b3e      	ldr	r3, [pc, #248]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1c:	4a3d      	ldr	r2, [pc, #244]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e22:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004e24:	e017      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	2100      	movs	r1, #0
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f001 f8f5 	bl	800601c <RCCEx_PLL2_Config>
 8004e32:	4603      	mov	r3, r0
 8004e34:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004e36:	e00e      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	3324      	adds	r3, #36	; 0x24
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f001 f99e 	bl	8006180 <RCCEx_PLL3_Config>
 8004e44:	4603      	mov	r3, r0
 8004e46:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004e48:	e005      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	75fb      	strb	r3, [r7, #23]
      break;
 8004e4e:	e002      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004e50:	bf00      	nop
 8004e52:	e000      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004e54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e56:	7dfb      	ldrb	r3, [r7, #23]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d10a      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004e5c:	4b2d      	ldr	r3, [pc, #180]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e60:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004e6a:	492a      	ldr	r1, [pc, #168]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	658b      	str	r3, [r1, #88]	; 0x58
 8004e70:	e001      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e72:	7dfb      	ldrb	r3, [r7, #23]
 8004e74:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d04c      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e8c:	d030      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8004e8e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e92:	d82a      	bhi.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004e94:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e98:	d02c      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8004e9a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004e9e:	d824      	bhi.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004ea0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ea4:	d018      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8004ea6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004eaa:	d81e      	bhi.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004eb4:	d007      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004eb6:	e018      	b.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004eb8:	4b16      	ldr	r3, [pc, #88]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebc:	4a15      	ldr	r2, [pc, #84]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ec2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ec4:	e017      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	2100      	movs	r1, #0
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f001 f8a5 	bl	800601c <RCCEx_PLL2_Config>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004ed6:	e00e      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3324      	adds	r3, #36	; 0x24
 8004edc:	2100      	movs	r1, #0
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f001 f94e 	bl	8006180 <RCCEx_PLL3_Config>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ee8:	e005      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	75fb      	strb	r3, [r7, #23]
      break;
 8004eee:	e002      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8004ef0:	bf00      	nop
 8004ef2:	e000      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8004ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ef6:	7dfb      	ldrb	r3, [r7, #23]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10d      	bne.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004efc:	4b05      	ldr	r3, [pc, #20]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f00:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f0a:	4902      	ldr	r1, [pc, #8]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	658b      	str	r3, [r1, #88]	; 0x58
 8004f10:	e004      	b.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8004f12:	bf00      	nop
 8004f14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f18:	7dfb      	ldrb	r3, [r7, #23]
 8004f1a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d032      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f2c:	2b30      	cmp	r3, #48	; 0x30
 8004f2e:	d01c      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004f30:	2b30      	cmp	r3, #48	; 0x30
 8004f32:	d817      	bhi.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d00c      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004f38:	2b20      	cmp	r3, #32
 8004f3a:	d813      	bhi.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d016      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8004f40:	2b10      	cmp	r3, #16
 8004f42:	d10f      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f44:	4baf      	ldr	r3, [pc, #700]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	4aae      	ldr	r2, [pc, #696]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004f50:	e00e      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3304      	adds	r3, #4
 8004f56:	2102      	movs	r1, #2
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f001 f85f 	bl	800601c <RCCEx_PLL2_Config>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004f62:	e005      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	75fb      	strb	r3, [r7, #23]
      break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8004f6a:	bf00      	nop
 8004f6c:	e000      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8004f6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004f70:	7dfb      	ldrb	r3, [r7, #23]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d109      	bne.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004f76:	4ba3      	ldr	r3, [pc, #652]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f7a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f82:	49a0      	ldr	r1, [pc, #640]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004f88:	e001      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8a:	7dfb      	ldrb	r3, [r7, #23]
 8004f8c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d047      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fa2:	d030      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8004fa4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fa8:	d82a      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004faa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004fae:	d02c      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8004fb0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004fb4:	d824      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004fb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fba:	d018      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8004fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fc0:	d81e      	bhi.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004fc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fca:	d007      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8004fcc:	e018      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004fce:	4b8d      	ldr	r3, [pc, #564]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd2:	4a8c      	ldr	r2, [pc, #560]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8004fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fd8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004fda:	e017      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	3304      	adds	r3, #4
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f001 f81a 	bl	800601c <RCCEx_PLL2_Config>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004fec:	e00e      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	3324      	adds	r3, #36	; 0x24
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f001 f8c3 	bl	8006180 <RCCEx_PLL3_Config>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004ffe:	e005      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	75fb      	strb	r3, [r7, #23]
      break;
 8005004:	e002      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005006:	bf00      	nop
 8005008:	e000      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800500a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800500c:	7dfb      	ldrb	r3, [r7, #23]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d109      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005012:	4b7c      	ldr	r3, [pc, #496]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005016:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800501e:	4979      	ldr	r1, [pc, #484]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005020:	4313      	orrs	r3, r2
 8005022:	650b      	str	r3, [r1, #80]	; 0x50
 8005024:	e001      	b.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005026:	7dfb      	ldrb	r3, [r7, #23]
 8005028:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d049      	beq.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800503a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800503e:	d02e      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005040:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005044:	d828      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005046:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800504a:	d02a      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800504c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005050:	d822      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005052:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005056:	d026      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8005058:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800505c:	d81c      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800505e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005062:	d010      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8005064:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005068:	d816      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800506a:	2b00      	cmp	r3, #0
 800506c:	d01d      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800506e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005072:	d111      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	3304      	adds	r3, #4
 8005078:	2101      	movs	r1, #1
 800507a:	4618      	mov	r0, r3
 800507c:	f000 ffce 	bl	800601c <RCCEx_PLL2_Config>
 8005080:	4603      	mov	r3, r0
 8005082:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005084:	e012      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	3324      	adds	r3, #36	; 0x24
 800508a:	2101      	movs	r1, #1
 800508c:	4618      	mov	r0, r3
 800508e:	f001 f877 	bl	8006180 <RCCEx_PLL3_Config>
 8005092:	4603      	mov	r3, r0
 8005094:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005096:	e009      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	75fb      	strb	r3, [r7, #23]
      break;
 800509c:	e006      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800509e:	bf00      	nop
 80050a0:	e004      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80050a2:	bf00      	nop
 80050a4:	e002      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80050a6:	bf00      	nop
 80050a8:	e000      	b.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80050aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050ac:	7dfb      	ldrb	r3, [r7, #23]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d109      	bne.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80050b2:	4b54      	ldr	r3, [pc, #336]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80050b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050b6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050be:	4951      	ldr	r1, [pc, #324]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	650b      	str	r3, [r1, #80]	; 0x50
 80050c4:	e001      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c6:	7dfb      	ldrb	r3, [r7, #23]
 80050c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d04b      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80050dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050e0:	d02e      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80050e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050e6:	d828      	bhi.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80050e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ec:	d02a      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80050ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f2:	d822      	bhi.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80050f4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80050f8:	d026      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80050fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80050fe:	d81c      	bhi.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005100:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005104:	d010      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005106:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800510a:	d816      	bhi.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800510c:	2b00      	cmp	r3, #0
 800510e:	d01d      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8005110:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005114:	d111      	bne.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	3304      	adds	r3, #4
 800511a:	2101      	movs	r1, #1
 800511c:	4618      	mov	r0, r3
 800511e:	f000 ff7d 	bl	800601c <RCCEx_PLL2_Config>
 8005122:	4603      	mov	r3, r0
 8005124:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005126:	e012      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	3324      	adds	r3, #36	; 0x24
 800512c:	2101      	movs	r1, #1
 800512e:	4618      	mov	r0, r3
 8005130:	f001 f826 	bl	8006180 <RCCEx_PLL3_Config>
 8005134:	4603      	mov	r3, r0
 8005136:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005138:	e009      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	75fb      	strb	r3, [r7, #23]
      break;
 800513e:	e006      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005140:	bf00      	nop
 8005142:	e004      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005144:	bf00      	nop
 8005146:	e002      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005148:	bf00      	nop
 800514a:	e000      	b.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800514c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800514e:	7dfb      	ldrb	r3, [r7, #23]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10a      	bne.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005154:	4b2b      	ldr	r3, [pc, #172]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005158:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005162:	4928      	ldr	r1, [pc, #160]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005164:	4313      	orrs	r3, r2
 8005166:	658b      	str	r3, [r1, #88]	; 0x58
 8005168:	e001      	b.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800516a:	7dfb      	ldrb	r3, [r7, #23]
 800516c:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d02f      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800517e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005182:	d00e      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8005184:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005188:	d814      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800518a:	2b00      	cmp	r3, #0
 800518c:	d015      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800518e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005192:	d10f      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005194:	4b1b      	ldr	r3, [pc, #108]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005198:	4a1a      	ldr	r2, [pc, #104]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800519a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800519e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80051a0:	e00c      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	3304      	adds	r3, #4
 80051a6:	2101      	movs	r1, #1
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 ff37 	bl	800601c <RCCEx_PLL2_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80051b2:	e003      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	75fb      	strb	r3, [r7, #23]
      break;
 80051b8:	e000      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80051ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051bc:	7dfb      	ldrb	r3, [r7, #23]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d109      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051c2:	4b10      	ldr	r3, [pc, #64]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80051c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051c6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051ce:	490d      	ldr	r1, [pc, #52]	; (8005204 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	650b      	str	r3, [r1, #80]	; 0x50
 80051d4:	e001      	b.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051d6:	7dfb      	ldrb	r3, [r7, #23]
 80051d8:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d033      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	d81c      	bhi.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80051ee:	a201      	add	r2, pc, #4	; (adr r2, 80051f4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80051f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f4:	0800522f 	.word	0x0800522f
 80051f8:	08005209 	.word	0x08005209
 80051fc:	08005217 	.word	0x08005217
 8005200:	0800522f 	.word	0x0800522f
 8005204:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005208:	4bb8      	ldr	r3, [pc, #736]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800520a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520c:	4ab7      	ldr	r2, [pc, #732]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800520e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005212:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005214:	e00c      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	2102      	movs	r1, #2
 800521c:	4618      	mov	r0, r3
 800521e:	f000 fefd 	bl	800601c <RCCEx_PLL2_Config>
 8005222:	4603      	mov	r3, r0
 8005224:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005226:	e003      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	75fb      	strb	r3, [r7, #23]
      break;
 800522c:	e000      	b.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800522e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005230:	7dfb      	ldrb	r3, [r7, #23]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d109      	bne.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005236:	4bad      	ldr	r3, [pc, #692]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523a:	f023 0203 	bic.w	r2, r3, #3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005242:	49aa      	ldr	r1, [pc, #680]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005244:	4313      	orrs	r3, r2
 8005246:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005248:	e001      	b.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800524a:	7dfb      	ldrb	r3, [r7, #23]
 800524c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	f000 8086 	beq.w	8005368 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800525c:	4ba4      	ldr	r3, [pc, #656]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4aa3      	ldr	r2, [pc, #652]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005262:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005266:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005268:	f7fd f9f6 	bl	8002658 <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800526e:	e009      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005270:	f7fd f9f2 	bl	8002658 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b64      	cmp	r3, #100	; 0x64
 800527c:	d902      	bls.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	75fb      	strb	r3, [r7, #23]
        break;
 8005282:	e005      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005284:	4b9a      	ldr	r3, [pc, #616]	; (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0ef      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8005290:	7dfb      	ldrb	r3, [r7, #23]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d166      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005296:	4b95      	ldr	r3, [pc, #596]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005298:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80052a0:	4053      	eors	r3, r2
 80052a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d013      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052aa:	4b90      	ldr	r3, [pc, #576]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052b2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052b4:	4b8d      	ldr	r3, [pc, #564]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b8:	4a8c      	ldr	r2, [pc, #560]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052be:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052c0:	4b8a      	ldr	r3, [pc, #552]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052c4:	4a89      	ldr	r2, [pc, #548]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ca:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80052cc:	4a87      	ldr	r2, [pc, #540]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80052d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052dc:	d115      	bne.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052de:	f7fd f9bb 	bl	8002658 <HAL_GetTick>
 80052e2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052e4:	e00b      	b.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e6:	f7fd f9b7 	bl	8002658 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d902      	bls.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	75fb      	strb	r3, [r7, #23]
            break;
 80052fc:	e005      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052fe:	4b7b      	ldr	r3, [pc, #492]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005300:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d0ed      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800530a:	7dfb      	ldrb	r3, [r7, #23]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d126      	bne.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005316:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800531a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800531e:	d10d      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8005320:	4b72      	ldr	r3, [pc, #456]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800532e:	0919      	lsrs	r1, r3, #4
 8005330:	4b70      	ldr	r3, [pc, #448]	; (80054f4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8005332:	400b      	ands	r3, r1
 8005334:	496d      	ldr	r1, [pc, #436]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005336:	4313      	orrs	r3, r2
 8005338:	610b      	str	r3, [r1, #16]
 800533a:	e005      	b.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800533c:	4b6b      	ldr	r3, [pc, #428]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	4a6a      	ldr	r2, [pc, #424]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005342:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005346:	6113      	str	r3, [r2, #16]
 8005348:	4b68      	ldr	r3, [pc, #416]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800534a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005356:	4965      	ldr	r1, [pc, #404]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005358:	4313      	orrs	r3, r2
 800535a:	670b      	str	r3, [r1, #112]	; 0x70
 800535c:	e004      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800535e:	7dfb      	ldrb	r3, [r7, #23]
 8005360:	75bb      	strb	r3, [r7, #22]
 8005362:	e001      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005364:	7dfb      	ldrb	r3, [r7, #23]
 8005366:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	d07e      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005378:	2b28      	cmp	r3, #40	; 0x28
 800537a:	d867      	bhi.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800537c:	a201      	add	r2, pc, #4	; (adr r2, 8005384 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800537e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005382:	bf00      	nop
 8005384:	08005453 	.word	0x08005453
 8005388:	0800544d 	.word	0x0800544d
 800538c:	0800544d 	.word	0x0800544d
 8005390:	0800544d 	.word	0x0800544d
 8005394:	0800544d 	.word	0x0800544d
 8005398:	0800544d 	.word	0x0800544d
 800539c:	0800544d 	.word	0x0800544d
 80053a0:	0800544d 	.word	0x0800544d
 80053a4:	08005429 	.word	0x08005429
 80053a8:	0800544d 	.word	0x0800544d
 80053ac:	0800544d 	.word	0x0800544d
 80053b0:	0800544d 	.word	0x0800544d
 80053b4:	0800544d 	.word	0x0800544d
 80053b8:	0800544d 	.word	0x0800544d
 80053bc:	0800544d 	.word	0x0800544d
 80053c0:	0800544d 	.word	0x0800544d
 80053c4:	0800543b 	.word	0x0800543b
 80053c8:	0800544d 	.word	0x0800544d
 80053cc:	0800544d 	.word	0x0800544d
 80053d0:	0800544d 	.word	0x0800544d
 80053d4:	0800544d 	.word	0x0800544d
 80053d8:	0800544d 	.word	0x0800544d
 80053dc:	0800544d 	.word	0x0800544d
 80053e0:	0800544d 	.word	0x0800544d
 80053e4:	08005453 	.word	0x08005453
 80053e8:	0800544d 	.word	0x0800544d
 80053ec:	0800544d 	.word	0x0800544d
 80053f0:	0800544d 	.word	0x0800544d
 80053f4:	0800544d 	.word	0x0800544d
 80053f8:	0800544d 	.word	0x0800544d
 80053fc:	0800544d 	.word	0x0800544d
 8005400:	0800544d 	.word	0x0800544d
 8005404:	08005453 	.word	0x08005453
 8005408:	0800544d 	.word	0x0800544d
 800540c:	0800544d 	.word	0x0800544d
 8005410:	0800544d 	.word	0x0800544d
 8005414:	0800544d 	.word	0x0800544d
 8005418:	0800544d 	.word	0x0800544d
 800541c:	0800544d 	.word	0x0800544d
 8005420:	0800544d 	.word	0x0800544d
 8005424:	08005453 	.word	0x08005453
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	3304      	adds	r3, #4
 800542c:	2101      	movs	r1, #1
 800542e:	4618      	mov	r0, r3
 8005430:	f000 fdf4 	bl	800601c <RCCEx_PLL2_Config>
 8005434:	4603      	mov	r3, r0
 8005436:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005438:	e00c      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	3324      	adds	r3, #36	; 0x24
 800543e:	2101      	movs	r1, #1
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fe9d 	bl	8006180 <RCCEx_PLL3_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800544a:	e003      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	75fb      	strb	r3, [r7, #23]
      break;
 8005450:	e000      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8005452:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005454:	7dfb      	ldrb	r3, [r7, #23]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d109      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800545a:	4b24      	ldr	r3, [pc, #144]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800545c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800545e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005466:	4921      	ldr	r1, [pc, #132]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005468:	4313      	orrs	r3, r2
 800546a:	654b      	str	r3, [r1, #84]	; 0x54
 800546c:	e001      	b.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800546e:	7dfb      	ldrb	r3, [r7, #23]
 8005470:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d03e      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005482:	2b05      	cmp	r3, #5
 8005484:	d820      	bhi.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8005486:	a201      	add	r2, pc, #4	; (adr r2, 800548c <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8005488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548c:	080054cf 	.word	0x080054cf
 8005490:	080054a5 	.word	0x080054a5
 8005494:	080054b7 	.word	0x080054b7
 8005498:	080054cf 	.word	0x080054cf
 800549c:	080054cf 	.word	0x080054cf
 80054a0:	080054cf 	.word	0x080054cf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3304      	adds	r3, #4
 80054a8:	2101      	movs	r1, #1
 80054aa:	4618      	mov	r0, r3
 80054ac:	f000 fdb6 	bl	800601c <RCCEx_PLL2_Config>
 80054b0:	4603      	mov	r3, r0
 80054b2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80054b4:	e00c      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3324      	adds	r3, #36	; 0x24
 80054ba:	2101      	movs	r1, #1
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fe5f 	bl	8006180 <RCCEx_PLL3_Config>
 80054c2:	4603      	mov	r3, r0
 80054c4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80054c6:	e003      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	75fb      	strb	r3, [r7, #23]
      break;
 80054cc:	e000      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80054ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054d0:	7dfb      	ldrb	r3, [r7, #23]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d110      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80054d6:	4b05      	ldr	r3, [pc, #20]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80054d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054da:	f023 0207 	bic.w	r2, r3, #7
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054e2:	4902      	ldr	r1, [pc, #8]	; (80054ec <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	654b      	str	r3, [r1, #84]	; 0x54
 80054e8:	e008      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80054ea:	bf00      	nop
 80054ec:	58024400 	.word	0x58024400
 80054f0:	58024800 	.word	0x58024800
 80054f4:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f8:	7dfb      	ldrb	r3, [r7, #23]
 80054fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0304 	and.w	r3, r3, #4
 8005504:	2b00      	cmp	r3, #0
 8005506:	d039      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800550e:	2b05      	cmp	r3, #5
 8005510:	d820      	bhi.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8005512:	a201      	add	r2, pc, #4	; (adr r2, 8005518 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	0800555b 	.word	0x0800555b
 800551c:	08005531 	.word	0x08005531
 8005520:	08005543 	.word	0x08005543
 8005524:	0800555b 	.word	0x0800555b
 8005528:	0800555b 	.word	0x0800555b
 800552c:	0800555b 	.word	0x0800555b
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3304      	adds	r3, #4
 8005534:	2101      	movs	r1, #1
 8005536:	4618      	mov	r0, r3
 8005538:	f000 fd70 	bl	800601c <RCCEx_PLL2_Config>
 800553c:	4603      	mov	r3, r0
 800553e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005540:	e00c      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3324      	adds	r3, #36	; 0x24
 8005546:	2101      	movs	r1, #1
 8005548:	4618      	mov	r0, r3
 800554a:	f000 fe19 	bl	8006180 <RCCEx_PLL3_Config>
 800554e:	4603      	mov	r3, r0
 8005550:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005552:	e003      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	75fb      	strb	r3, [r7, #23]
      break;
 8005558:	e000      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800555a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800555c:	7dfb      	ldrb	r3, [r7, #23]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d10a      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005562:	4bb7      	ldr	r3, [pc, #732]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005566:	f023 0207 	bic.w	r2, r3, #7
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005570:	49b3      	ldr	r1, [pc, #716]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005572:	4313      	orrs	r3, r2
 8005574:	658b      	str	r3, [r1, #88]	; 0x58
 8005576:	e001      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	7dfb      	ldrb	r3, [r7, #23]
 800557a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0320 	and.w	r3, r3, #32
 8005584:	2b00      	cmp	r3, #0
 8005586:	d04b      	beq.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800558e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005592:	d02e      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8005594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005598:	d828      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800559a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800559e:	d02a      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a4:	d822      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80055a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80055aa:	d026      	beq.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80055ac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80055b0:	d81c      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80055b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055b6:	d010      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80055b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055bc:	d816      	bhi.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d01d      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80055c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055c6:	d111      	bne.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	3304      	adds	r3, #4
 80055cc:	2100      	movs	r1, #0
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 fd24 	bl	800601c <RCCEx_PLL2_Config>
 80055d4:	4603      	mov	r3, r0
 80055d6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80055d8:	e012      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3324      	adds	r3, #36	; 0x24
 80055de:	2102      	movs	r1, #2
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 fdcd 	bl	8006180 <RCCEx_PLL3_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80055ea:	e009      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	75fb      	strb	r3, [r7, #23]
      break;
 80055f0:	e006      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80055f2:	bf00      	nop
 80055f4:	e004      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80055f6:	bf00      	nop
 80055f8:	e002      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80055fa:	bf00      	nop
 80055fc:	e000      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80055fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005600:	7dfb      	ldrb	r3, [r7, #23]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10a      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005606:	4b8e      	ldr	r3, [pc, #568]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800560a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005614:	498a      	ldr	r1, [pc, #552]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005616:	4313      	orrs	r3, r2
 8005618:	654b      	str	r3, [r1, #84]	; 0x54
 800561a:	e001      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800561c:	7dfb      	ldrb	r3, [r7, #23]
 800561e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005628:	2b00      	cmp	r3, #0
 800562a:	d04b      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005632:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005636:	d02e      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8005638:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800563c:	d828      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800563e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005642:	d02a      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8005644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005648:	d822      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800564a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800564e:	d026      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005650:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005654:	d81c      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005656:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800565a:	d010      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 800565c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005660:	d816      	bhi.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005662:	2b00      	cmp	r3, #0
 8005664:	d01d      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800566a:	d111      	bne.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3304      	adds	r3, #4
 8005670:	2100      	movs	r1, #0
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fcd2 	bl	800601c <RCCEx_PLL2_Config>
 8005678:	4603      	mov	r3, r0
 800567a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800567c:	e012      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3324      	adds	r3, #36	; 0x24
 8005682:	2102      	movs	r1, #2
 8005684:	4618      	mov	r0, r3
 8005686:	f000 fd7b 	bl	8006180 <RCCEx_PLL3_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800568e:	e009      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	75fb      	strb	r3, [r7, #23]
      break;
 8005694:	e006      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005696:	bf00      	nop
 8005698:	e004      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800569a:	bf00      	nop
 800569c:	e002      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800569e:	bf00      	nop
 80056a0:	e000      	b.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80056a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056a4:	7dfb      	ldrb	r3, [r7, #23]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d10a      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056aa:	4b65      	ldr	r3, [pc, #404]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80056ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ae:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80056b8:	4961      	ldr	r1, [pc, #388]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	658b      	str	r3, [r1, #88]	; 0x58
 80056be:	e001      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c0:	7dfb      	ldrb	r3, [r7, #23]
 80056c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d04b      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056d6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80056da:	d02e      	beq.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80056dc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80056e0:	d828      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80056e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056e6:	d02a      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80056e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ec:	d822      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80056ee:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80056f2:	d026      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80056f4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80056f8:	d81c      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80056fa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056fe:	d010      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8005700:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005704:	d816      	bhi.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005706:	2b00      	cmp	r3, #0
 8005708:	d01d      	beq.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800570a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800570e:	d111      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	3304      	adds	r3, #4
 8005714:	2100      	movs	r1, #0
 8005716:	4618      	mov	r0, r3
 8005718:	f000 fc80 	bl	800601c <RCCEx_PLL2_Config>
 800571c:	4603      	mov	r3, r0
 800571e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005720:	e012      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	3324      	adds	r3, #36	; 0x24
 8005726:	2102      	movs	r1, #2
 8005728:	4618      	mov	r0, r3
 800572a:	f000 fd29 	bl	8006180 <RCCEx_PLL3_Config>
 800572e:	4603      	mov	r3, r0
 8005730:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005732:	e009      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	75fb      	strb	r3, [r7, #23]
      break;
 8005738:	e006      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800573a:	bf00      	nop
 800573c:	e004      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800573e:	bf00      	nop
 8005740:	e002      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005742:	bf00      	nop
 8005744:	e000      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005746:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005748:	7dfb      	ldrb	r3, [r7, #23]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10a      	bne.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800574e:	4b3c      	ldr	r3, [pc, #240]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005752:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800575c:	4938      	ldr	r1, [pc, #224]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800575e:	4313      	orrs	r3, r2
 8005760:	658b      	str	r3, [r1, #88]	; 0x58
 8005762:	e001      	b.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005764:	7dfb      	ldrb	r3, [r7, #23]
 8005766:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01a      	beq.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800577a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800577e:	d10a      	bne.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3324      	adds	r3, #36	; 0x24
 8005784:	2102      	movs	r1, #2
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fcfa 	bl	8006180 <RCCEx_PLL3_Config>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005796:	4b2a      	ldr	r3, [pc, #168]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057a4:	4926      	ldr	r1, [pc, #152]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0310 	and.w	r3, r3, #16
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d01a      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057c0:	d10a      	bne.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	3324      	adds	r3, #36	; 0x24
 80057c6:	2102      	movs	r1, #2
 80057c8:	4618      	mov	r0, r3
 80057ca:	f000 fcd9 	bl	8006180 <RCCEx_PLL3_Config>
 80057ce:	4603      	mov	r3, r0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057d8:	4b19      	ldr	r3, [pc, #100]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80057da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057e6:	4916      	ldr	r1, [pc, #88]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d036      	beq.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80057fe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005802:	d01f      	beq.n	8005844 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005804:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005808:	d817      	bhi.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800580e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005812:	d009      	beq.n	8005828 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005814:	e011      	b.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	3304      	adds	r3, #4
 800581a:	2100      	movs	r1, #0
 800581c:	4618      	mov	r0, r3
 800581e:	f000 fbfd 	bl	800601c <RCCEx_PLL2_Config>
 8005822:	4603      	mov	r3, r0
 8005824:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005826:	e00e      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	3324      	adds	r3, #36	; 0x24
 800582c:	2102      	movs	r1, #2
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fca6 	bl	8006180 <RCCEx_PLL3_Config>
 8005834:	4603      	mov	r3, r0
 8005836:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005838:	e005      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	75fb      	strb	r3, [r7, #23]
      break;
 800583e:	e002      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8005840:	58024400 	.word	0x58024400
      break;
 8005844:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005846:	7dfb      	ldrb	r3, [r7, #23]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10a      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800584c:	4b93      	ldr	r3, [pc, #588]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800585a:	4990      	ldr	r1, [pc, #576]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800585c:	4313      	orrs	r3, r2
 800585e:	658b      	str	r3, [r1, #88]	; 0x58
 8005860:	e001      	b.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005862:	7dfb      	ldrb	r3, [r7, #23]
 8005864:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d033      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005878:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800587c:	d01c      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800587e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005882:	d816      	bhi.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8005884:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005888:	d003      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800588a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800588e:	d007      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8005890:	e00f      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005892:	4b82      	ldr	r3, [pc, #520]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005896:	4a81      	ldr	r2, [pc, #516]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800589c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800589e:	e00c      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3324      	adds	r3, #36	; 0x24
 80058a4:	2101      	movs	r1, #1
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 fc6a 	bl	8006180 <RCCEx_PLL3_Config>
 80058ac:	4603      	mov	r3, r0
 80058ae:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80058b0:	e003      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	75fb      	strb	r3, [r7, #23]
      break;
 80058b6:	e000      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80058b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058ba:	7dfb      	ldrb	r3, [r7, #23]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d10a      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058c0:	4b76      	ldr	r3, [pc, #472]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80058c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80058ce:	4973      	ldr	r1, [pc, #460]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	654b      	str	r3, [r1, #84]	; 0x54
 80058d4:	e001      	b.n	80058da <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d6:	7dfb      	ldrb	r3, [r7, #23]
 80058d8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d029      	beq.n	800593a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80058ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058f2:	d007      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 80058f4:	e00f      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f6:	4b69      	ldr	r3, [pc, #420]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80058f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058fa:	4a68      	ldr	r2, [pc, #416]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80058fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005900:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005902:	e00b      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	3304      	adds	r3, #4
 8005908:	2102      	movs	r1, #2
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fb86 	bl	800601c <RCCEx_PLL2_Config>
 8005910:	4603      	mov	r3, r0
 8005912:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005914:	e002      	b.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	75fb      	strb	r3, [r7, #23]
      break;
 800591a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800591c:	7dfb      	ldrb	r3, [r7, #23]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d109      	bne.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005922:	4b5e      	ldr	r3, [pc, #376]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005926:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800592e:	495b      	ldr	r1, [pc, #364]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005930:	4313      	orrs	r3, r2
 8005932:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005934:	e001      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005936:	7dfb      	ldrb	r3, [r7, #23]
 8005938:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00a      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	3324      	adds	r3, #36	; 0x24
 800594a:	2102      	movs	r1, #2
 800594c:	4618      	mov	r0, r3
 800594e:	f000 fc17 	bl	8006180 <RCCEx_PLL3_Config>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d001      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d030      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800596c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005970:	d017      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8005972:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005976:	d811      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800597c:	d013      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800597e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005982:	d80b      	bhi.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005984:	2b00      	cmp	r3, #0
 8005986:	d010      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005988:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800598c:	d106      	bne.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800598e:	4b43      	ldr	r3, [pc, #268]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005992:	4a42      	ldr	r2, [pc, #264]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005998:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800599a:	e007      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	75fb      	strb	r3, [r7, #23]
      break;
 80059a0:	e004      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80059a2:	bf00      	nop
 80059a4:	e002      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80059a6:	bf00      	nop
 80059a8:	e000      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80059aa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059ac:	7dfb      	ldrb	r3, [r7, #23]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d109      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80059b2:	4b3a      	ldr	r3, [pc, #232]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80059b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059be:	4937      	ldr	r1, [pc, #220]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	654b      	str	r3, [r1, #84]	; 0x54
 80059c4:	e001      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059c6:	7dfb      	ldrb	r3, [r7, #23]
 80059c8:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d008      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80059d6:	4b31      	ldr	r3, [pc, #196]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80059d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e2:	492e      	ldr	r1, [pc, #184]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d009      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80059f4:	4b29      	ldr	r3, [pc, #164]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005a02:	4926      	ldr	r1, [pc, #152]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d008      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a14:	4b21      	ldr	r3, [pc, #132]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a18:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005a20:	491e      	ldr	r1, [pc, #120]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00d      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a32:	4b1a      	ldr	r3, [pc, #104]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	4a19      	ldr	r2, [pc, #100]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a38:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005a3c:	6113      	str	r3, [r2, #16]
 8005a3e:	4b17      	ldr	r3, [pc, #92]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a40:	691a      	ldr	r2, [r3, #16]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005a48:	4914      	ldr	r1, [pc, #80]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	da08      	bge.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005a56:	4b11      	ldr	r3, [pc, #68]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a62:	490e      	ldr	r1, [pc, #56]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d009      	beq.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a74:	4b09      	ldr	r3, [pc, #36]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a78:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a82:	4906      	ldr	r1, [pc, #24]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005a88:	7dbb      	ldrb	r3, [r7, #22]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d101      	bne.n	8005a92 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	e000      	b.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3718      	adds	r7, #24
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	58024400 	.word	0x58024400

08005aa0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005aa4:	f7ff f860 	bl	8004b68 <HAL_RCC_GetHCLKFreq>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4b06      	ldr	r3, [pc, #24]	; (8005ac4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	091b      	lsrs	r3, r3, #4
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	4904      	ldr	r1, [pc, #16]	; (8005ac8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005ab6:	5ccb      	ldrb	r3, [r1, r3]
 8005ab8:	f003 031f 	and.w	r3, r3, #31
 8005abc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	58024400 	.word	0x58024400
 8005ac8:	0800d510 	.word	0x0800d510

08005acc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b089      	sub	sp, #36	; 0x24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ad4:	4ba1      	ldr	r3, [pc, #644]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ad8:	f003 0303 	and.w	r3, r3, #3
 8005adc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005ade:	4b9f      	ldr	r3, [pc, #636]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae2:	0b1b      	lsrs	r3, r3, #12
 8005ae4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ae8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005aea:	4b9c      	ldr	r3, [pc, #624]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aee:	091b      	lsrs	r3, r3, #4
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005af6:	4b99      	ldr	r3, [pc, #612]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005afa:	08db      	lsrs	r3, r3, #3
 8005afc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	fb02 f303 	mul.w	r3, r2, r3
 8005b06:	ee07 3a90 	vmov	s15, r3
 8005b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b0e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f000 8111 	beq.w	8005d3c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	f000 8083 	beq.w	8005c28 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	f200 80a1 	bhi.w	8005c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d056      	beq.n	8005be4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005b36:	e099      	b.n	8005c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b38:	4b88      	ldr	r3, [pc, #544]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0320 	and.w	r3, r3, #32
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d02d      	beq.n	8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005b44:	4b85      	ldr	r3, [pc, #532]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	08db      	lsrs	r3, r3, #3
 8005b4a:	f003 0303 	and.w	r3, r3, #3
 8005b4e:	4a84      	ldr	r2, [pc, #528]	; (8005d60 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005b50:	fa22 f303 	lsr.w	r3, r2, r3
 8005b54:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	ee07 3a90 	vmov	s15, r3
 8005b5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	ee07 3a90 	vmov	s15, r3
 8005b66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b6e:	4b7b      	ldr	r3, [pc, #492]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b76:	ee07 3a90 	vmov	s15, r3
 8005b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b82:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b9a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005b9e:	e087      	b.n	8005cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	ee07 3a90 	vmov	s15, r3
 8005ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005baa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005d68 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bb2:	4b6a      	ldr	r3, [pc, #424]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bba:	ee07 3a90 	vmov	s15, r3
 8005bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005bc6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005be2:	e065      	b.n	8005cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	ee07 3a90 	vmov	s15, r3
 8005bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bee:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bf6:	4b59      	ldr	r3, [pc, #356]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bfe:	ee07 3a90 	vmov	s15, r3
 8005c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c0a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c22:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c26:	e043      	b.n	8005cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	ee07 3a90 	vmov	s15, r3
 8005c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c32:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005d70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c3a:	4b48      	ldr	r3, [pc, #288]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c42:	ee07 3a90 	vmov	s15, r3
 8005c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c4e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005c6a:	e021      	b.n	8005cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	ee07 3a90 	vmov	s15, r3
 8005c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005d6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c7e:	4b37      	ldr	r3, [pc, #220]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c86:	ee07 3a90 	vmov	s15, r3
 8005c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c92:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005d64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005caa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005cae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8005cb0:	4b2a      	ldr	r3, [pc, #168]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb4:	0a5b      	lsrs	r3, r3, #9
 8005cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cba:	ee07 3a90 	vmov	s15, r3
 8005cbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cca:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cd6:	ee17 2a90 	vmov	r2, s15
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8005cde:	4b1f      	ldr	r3, [pc, #124]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce2:	0c1b      	lsrs	r3, r3, #16
 8005ce4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce8:	ee07 3a90 	vmov	s15, r3
 8005cec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cf0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cf4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005cf8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d04:	ee17 2a90 	vmov	r2, s15
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005d0c:	4b13      	ldr	r3, [pc, #76]	; (8005d5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d10:	0e1b      	lsrs	r3, r3, #24
 8005d12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005d26:	edd7 6a07 	vldr	s13, [r7, #28]
 8005d2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005d32:	ee17 2a90 	vmov	r2, s15
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005d3a:	e008      	b.n	8005d4e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	609a      	str	r2, [r3, #8]
}
 8005d4e:	bf00      	nop
 8005d50:	3724      	adds	r7, #36	; 0x24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	58024400 	.word	0x58024400
 8005d60:	03d09000 	.word	0x03d09000
 8005d64:	46000000 	.word	0x46000000
 8005d68:	4c742400 	.word	0x4c742400
 8005d6c:	4a742400 	.word	0x4a742400
 8005d70:	4af42400 	.word	0x4af42400

08005d74 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b089      	sub	sp, #36	; 0x24
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d7c:	4ba1      	ldr	r3, [pc, #644]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d80:	f003 0303 	and.w	r3, r3, #3
 8005d84:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8005d86:	4b9f      	ldr	r3, [pc, #636]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8a:	0d1b      	lsrs	r3, r3, #20
 8005d8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d90:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005d92:	4b9c      	ldr	r3, [pc, #624]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d96:	0a1b      	lsrs	r3, r3, #8
 8005d98:	f003 0301 	and.w	r3, r3, #1
 8005d9c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8005d9e:	4b99      	ldr	r3, [pc, #612]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da2:	08db      	lsrs	r3, r3, #3
 8005da4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	fb02 f303 	mul.w	r3, r2, r3
 8005dae:	ee07 3a90 	vmov	s15, r3
 8005db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005db6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 8111 	beq.w	8005fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	f000 8083 	beq.w	8005ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	f200 80a1 	bhi.w	8005f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d003      	beq.n	8005de0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005dd8:	69bb      	ldr	r3, [r7, #24]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d056      	beq.n	8005e8c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005dde:	e099      	b.n	8005f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005de0:	4b88      	ldr	r3, [pc, #544]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0320 	and.w	r3, r3, #32
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d02d      	beq.n	8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005dec:	4b85      	ldr	r3, [pc, #532]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	08db      	lsrs	r3, r3, #3
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	4a84      	ldr	r2, [pc, #528]	; (8006008 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005df8:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	ee07 3a90 	vmov	s15, r3
 8005e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e16:	4b7b      	ldr	r3, [pc, #492]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e1e:	ee07 3a90 	vmov	s15, r3
 8005e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e2a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800600c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e42:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005e46:	e087      	b.n	8005f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	ee07 3a90 	vmov	s15, r3
 8005e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e52:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006010 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e5a:	4b6a      	ldr	r3, [pc, #424]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e62:	ee07 3a90 	vmov	s15, r3
 8005e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e6e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800600c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e86:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005e8a:	e065      	b.n	8005f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	ee07 3a90 	vmov	s15, r3
 8005e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e96:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e9e:	4b59      	ldr	r3, [pc, #356]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ea6:	ee07 3a90 	vmov	s15, r3
 8005eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eb2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800600c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005ece:	e043      	b.n	8005f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	ee07 3a90 	vmov	s15, r3
 8005ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eda:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006018 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ee2:	4b48      	ldr	r3, [pc, #288]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ef6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800600c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f12:	e021      	b.n	8005f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	ee07 3a90 	vmov	s15, r3
 8005f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f1e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006014 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f26:	4b37      	ldr	r3, [pc, #220]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f2e:	ee07 3a90 	vmov	s15, r3
 8005f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f3a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800600c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f56:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005f58:	4b2a      	ldr	r3, [pc, #168]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	0a5b      	lsrs	r3, r3, #9
 8005f5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f62:	ee07 3a90 	vmov	s15, r3
 8005f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f72:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f7e:	ee17 2a90 	vmov	r2, s15
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005f86:	4b1f      	ldr	r3, [pc, #124]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8a:	0c1b      	lsrs	r3, r3, #16
 8005f8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f90:	ee07 3a90 	vmov	s15, r3
 8005f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fac:	ee17 2a90 	vmov	r2, s15
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005fb4:	4b13      	ldr	r3, [pc, #76]	; (8006004 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb8:	0e1b      	lsrs	r3, r3, #24
 8005fba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fbe:	ee07 3a90 	vmov	s15, r3
 8005fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fc6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fce:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fda:	ee17 2a90 	vmov	r2, s15
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	609a      	str	r2, [r3, #8]
}
 8005ff6:	bf00      	nop
 8005ff8:	3724      	adds	r7, #36	; 0x24
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	58024400 	.word	0x58024400
 8006008:	03d09000 	.word	0x03d09000
 800600c:	46000000 	.word	0x46000000
 8006010:	4c742400 	.word	0x4c742400
 8006014:	4a742400 	.word	0x4a742400
 8006018:	4af42400 	.word	0x4af42400

0800601c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800602a:	4b53      	ldr	r3, [pc, #332]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800602c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602e:	f003 0303 	and.w	r3, r3, #3
 8006032:	2b03      	cmp	r3, #3
 8006034:	d101      	bne.n	800603a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e099      	b.n	800616e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800603a:	4b4f      	ldr	r3, [pc, #316]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a4e      	ldr	r2, [pc, #312]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006040:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006044:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006046:	f7fc fb07 	bl	8002658 <HAL_GetTick>
 800604a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800604c:	e008      	b.n	8006060 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800604e:	f7fc fb03 	bl	8002658 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b02      	cmp	r3, #2
 800605a:	d901      	bls.n	8006060 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e086      	b.n	800616e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006060:	4b45      	ldr	r3, [pc, #276]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1f0      	bne.n	800604e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800606c:	4b42      	ldr	r3, [pc, #264]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800606e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006070:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	031b      	lsls	r3, r3, #12
 800607a:	493f      	ldr	r1, [pc, #252]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800607c:	4313      	orrs	r3, r2
 800607e:	628b      	str	r3, [r1, #40]	; 0x28
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	3b01      	subs	r3, #1
 8006086:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	3b01      	subs	r3, #1
 8006090:	025b      	lsls	r3, r3, #9
 8006092:	b29b      	uxth	r3, r3
 8006094:	431a      	orrs	r2, r3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	3b01      	subs	r3, #1
 800609c:	041b      	lsls	r3, r3, #16
 800609e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80060a2:	431a      	orrs	r2, r3
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	3b01      	subs	r3, #1
 80060aa:	061b      	lsls	r3, r3, #24
 80060ac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80060b0:	4931      	ldr	r1, [pc, #196]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060b2:	4313      	orrs	r3, r2
 80060b4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80060b6:	4b30      	ldr	r3, [pc, #192]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	492d      	ldr	r1, [pc, #180]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060c4:	4313      	orrs	r3, r2
 80060c6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80060c8:	4b2b      	ldr	r3, [pc, #172]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060cc:	f023 0220 	bic.w	r2, r3, #32
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	699b      	ldr	r3, [r3, #24]
 80060d4:	4928      	ldr	r1, [pc, #160]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80060da:	4b27      	ldr	r3, [pc, #156]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	4a26      	ldr	r2, [pc, #152]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060e0:	f023 0310 	bic.w	r3, r3, #16
 80060e4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80060e6:	4b24      	ldr	r3, [pc, #144]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060ea:	4b24      	ldr	r3, [pc, #144]	; (800617c <RCCEx_PLL2_Config+0x160>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	69d2      	ldr	r2, [r2, #28]
 80060f2:	00d2      	lsls	r2, r2, #3
 80060f4:	4920      	ldr	r1, [pc, #128]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80060fa:	4b1f      	ldr	r3, [pc, #124]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 80060fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fe:	4a1e      	ldr	r2, [pc, #120]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006100:	f043 0310 	orr.w	r3, r3, #16
 8006104:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d106      	bne.n	800611a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800610c:	4b1a      	ldr	r3, [pc, #104]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800610e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006110:	4a19      	ldr	r2, [pc, #100]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006112:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006116:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006118:	e00f      	b.n	800613a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d106      	bne.n	800612e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006120:	4b15      	ldr	r3, [pc, #84]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006124:	4a14      	ldr	r2, [pc, #80]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800612a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800612c:	e005      	b.n	800613a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800612e:	4b12      	ldr	r3, [pc, #72]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006132:	4a11      	ldr	r2, [pc, #68]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006134:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006138:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800613a:	4b0f      	ldr	r3, [pc, #60]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a0e      	ldr	r2, [pc, #56]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006140:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006144:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006146:	f7fc fa87 	bl	8002658 <HAL_GetTick>
 800614a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800614c:	e008      	b.n	8006160 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800614e:	f7fc fa83 	bl	8002658 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	2b02      	cmp	r3, #2
 800615a:	d901      	bls.n	8006160 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800615c:	2303      	movs	r3, #3
 800615e:	e006      	b.n	800616e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006160:	4b05      	ldr	r3, [pc, #20]	; (8006178 <RCCEx_PLL2_Config+0x15c>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0f0      	beq.n	800614e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800616c:	7bfb      	ldrb	r3, [r7, #15]
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	58024400 	.word	0x58024400
 800617c:	ffff0007 	.word	0xffff0007

08006180 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800618e:	4b53      	ldr	r3, [pc, #332]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006192:	f003 0303 	and.w	r3, r3, #3
 8006196:	2b03      	cmp	r3, #3
 8006198:	d101      	bne.n	800619e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	e099      	b.n	80062d2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800619e:	4b4f      	ldr	r3, [pc, #316]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a4e      	ldr	r2, [pc, #312]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80061a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061aa:	f7fc fa55 	bl	8002658 <HAL_GetTick>
 80061ae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061b0:	e008      	b.n	80061c4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80061b2:	f7fc fa51 	bl	8002658 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e086      	b.n	80062d2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80061c4:	4b45      	ldr	r3, [pc, #276]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f0      	bne.n	80061b2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80061d0:	4b42      	ldr	r3, [pc, #264]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80061d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061d4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	051b      	lsls	r3, r3, #20
 80061de:	493f      	ldr	r1, [pc, #252]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	628b      	str	r3, [r1, #40]	; 0x28
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	3b01      	subs	r3, #1
 80061f4:	025b      	lsls	r3, r3, #9
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	431a      	orrs	r2, r3
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	3b01      	subs	r3, #1
 8006200:	041b      	lsls	r3, r3, #16
 8006202:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006206:	431a      	orrs	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	3b01      	subs	r3, #1
 800620e:	061b      	lsls	r3, r3, #24
 8006210:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006214:	4931      	ldr	r1, [pc, #196]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006216:	4313      	orrs	r3, r2
 8006218:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800621a:	4b30      	ldr	r3, [pc, #192]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800621c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	695b      	ldr	r3, [r3, #20]
 8006226:	492d      	ldr	r1, [pc, #180]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006228:	4313      	orrs	r3, r2
 800622a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800622c:	4b2b      	ldr	r3, [pc, #172]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800622e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006230:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	699b      	ldr	r3, [r3, #24]
 8006238:	4928      	ldr	r1, [pc, #160]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800623a:	4313      	orrs	r3, r2
 800623c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800623e:	4b27      	ldr	r3, [pc, #156]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006242:	4a26      	ldr	r2, [pc, #152]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006244:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006248:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800624a:	4b24      	ldr	r3, [pc, #144]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800624c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800624e:	4b24      	ldr	r3, [pc, #144]	; (80062e0 <RCCEx_PLL3_Config+0x160>)
 8006250:	4013      	ands	r3, r2
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	69d2      	ldr	r2, [r2, #28]
 8006256:	00d2      	lsls	r2, r2, #3
 8006258:	4920      	ldr	r1, [pc, #128]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800625a:	4313      	orrs	r3, r2
 800625c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800625e:	4b1f      	ldr	r3, [pc, #124]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006262:	4a1e      	ldr	r2, [pc, #120]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006268:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d106      	bne.n	800627e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006270:	4b1a      	ldr	r3, [pc, #104]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006274:	4a19      	ldr	r2, [pc, #100]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006276:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800627a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800627c:	e00f      	b.n	800629e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d106      	bne.n	8006292 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006284:	4b15      	ldr	r3, [pc, #84]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	4a14      	ldr	r2, [pc, #80]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 800628a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800628e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006290:	e005      	b.n	800629e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006292:	4b12      	ldr	r3, [pc, #72]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006296:	4a11      	ldr	r2, [pc, #68]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 8006298:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800629c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800629e:	4b0f      	ldr	r3, [pc, #60]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a0e      	ldr	r2, [pc, #56]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80062a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062aa:	f7fc f9d5 	bl	8002658 <HAL_GetTick>
 80062ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062b0:	e008      	b.n	80062c4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80062b2:	f7fc f9d1 	bl	8002658 <HAL_GetTick>
 80062b6:	4602      	mov	r2, r0
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	2b02      	cmp	r3, #2
 80062be:	d901      	bls.n	80062c4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80062c0:	2303      	movs	r3, #3
 80062c2:	e006      	b.n	80062d2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80062c4:	4b05      	ldr	r3, [pc, #20]	; (80062dc <RCCEx_PLL3_Config+0x15c>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d0f0      	beq.n	80062b2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	58024400 	.word	0x58024400
 80062e0:	ffff0007 	.word	0xffff0007

080062e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d101      	bne.n	80062f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e049      	b.n	800638a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d106      	bne.n	8006310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f7fb feba 	bl	8002084 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	3304      	adds	r3, #4
 8006320:	4619      	mov	r1, r3
 8006322:	4610      	mov	r0, r2
 8006324:	f000 fcd6 	bl	8006cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2201      	movs	r2, #1
 8006374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b082      	sub	sp, #8
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d101      	bne.n	80063a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e049      	b.n	8006438 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d106      	bne.n	80063be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 f841 	bl	8006440 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2202      	movs	r2, #2
 80063c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	3304      	adds	r3, #4
 80063ce:	4619      	mov	r1, r3
 80063d0:	4610      	mov	r0, r2
 80063d2:	f000 fc7f 	bl	8006cd4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2201      	movs	r2, #1
 80063f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2201      	movs	r2, #1
 8006402:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006440:	b480      	push	{r7}
 8006442:	b083      	sub	sp, #12
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006448:	bf00      	nop
 800644a:	370c      	adds	r7, #12
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d109      	bne.n	8006478 <HAL_TIM_PWM_Start+0x24>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b01      	cmp	r3, #1
 800646e:	bf14      	ite	ne
 8006470:	2301      	movne	r3, #1
 8006472:	2300      	moveq	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	e03c      	b.n	80064f2 <HAL_TIM_PWM_Start+0x9e>
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	2b04      	cmp	r3, #4
 800647c:	d109      	bne.n	8006492 <HAL_TIM_PWM_Start+0x3e>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b01      	cmp	r3, #1
 8006488:	bf14      	ite	ne
 800648a:	2301      	movne	r3, #1
 800648c:	2300      	moveq	r3, #0
 800648e:	b2db      	uxtb	r3, r3
 8006490:	e02f      	b.n	80064f2 <HAL_TIM_PWM_Start+0x9e>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b08      	cmp	r3, #8
 8006496:	d109      	bne.n	80064ac <HAL_TIM_PWM_Start+0x58>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	bf14      	ite	ne
 80064a4:	2301      	movne	r3, #1
 80064a6:	2300      	moveq	r3, #0
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	e022      	b.n	80064f2 <HAL_TIM_PWM_Start+0x9e>
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	2b0c      	cmp	r3, #12
 80064b0:	d109      	bne.n	80064c6 <HAL_TIM_PWM_Start+0x72>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	bf14      	ite	ne
 80064be:	2301      	movne	r3, #1
 80064c0:	2300      	moveq	r3, #0
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	e015      	b.n	80064f2 <HAL_TIM_PWM_Start+0x9e>
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	2b10      	cmp	r3, #16
 80064ca:	d109      	bne.n	80064e0 <HAL_TIM_PWM_Start+0x8c>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	bf14      	ite	ne
 80064d8:	2301      	movne	r3, #1
 80064da:	2300      	moveq	r3, #0
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	e008      	b.n	80064f2 <HAL_TIM_PWM_Start+0x9e>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	bf14      	ite	ne
 80064ec:	2301      	movne	r3, #1
 80064ee:	2300      	moveq	r3, #0
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d001      	beq.n	80064fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	e09c      	b.n	8006634 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d104      	bne.n	800650a <HAL_TIM_PWM_Start+0xb6>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2202      	movs	r2, #2
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006508:	e023      	b.n	8006552 <HAL_TIM_PWM_Start+0xfe>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b04      	cmp	r3, #4
 800650e:	d104      	bne.n	800651a <HAL_TIM_PWM_Start+0xc6>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2202      	movs	r2, #2
 8006514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006518:	e01b      	b.n	8006552 <HAL_TIM_PWM_Start+0xfe>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b08      	cmp	r3, #8
 800651e:	d104      	bne.n	800652a <HAL_TIM_PWM_Start+0xd6>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2202      	movs	r2, #2
 8006524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006528:	e013      	b.n	8006552 <HAL_TIM_PWM_Start+0xfe>
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	2b0c      	cmp	r3, #12
 800652e:	d104      	bne.n	800653a <HAL_TIM_PWM_Start+0xe6>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006538:	e00b      	b.n	8006552 <HAL_TIM_PWM_Start+0xfe>
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	2b10      	cmp	r3, #16
 800653e:	d104      	bne.n	800654a <HAL_TIM_PWM_Start+0xf6>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006548:	e003      	b.n	8006552 <HAL_TIM_PWM_Start+0xfe>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2202      	movs	r2, #2
 800654e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	2201      	movs	r2, #1
 8006558:	6839      	ldr	r1, [r7, #0]
 800655a:	4618      	mov	r0, r3
 800655c:	f000 ffc0 	bl	80074e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a35      	ldr	r2, [pc, #212]	; (800663c <HAL_TIM_PWM_Start+0x1e8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d013      	beq.n	8006592 <HAL_TIM_PWM_Start+0x13e>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a34      	ldr	r2, [pc, #208]	; (8006640 <HAL_TIM_PWM_Start+0x1ec>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d00e      	beq.n	8006592 <HAL_TIM_PWM_Start+0x13e>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a32      	ldr	r2, [pc, #200]	; (8006644 <HAL_TIM_PWM_Start+0x1f0>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d009      	beq.n	8006592 <HAL_TIM_PWM_Start+0x13e>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a31      	ldr	r2, [pc, #196]	; (8006648 <HAL_TIM_PWM_Start+0x1f4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d004      	beq.n	8006592 <HAL_TIM_PWM_Start+0x13e>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2f      	ldr	r2, [pc, #188]	; (800664c <HAL_TIM_PWM_Start+0x1f8>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d101      	bne.n	8006596 <HAL_TIM_PWM_Start+0x142>
 8006592:	2301      	movs	r3, #1
 8006594:	e000      	b.n	8006598 <HAL_TIM_PWM_Start+0x144>
 8006596:	2300      	movs	r3, #0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d007      	beq.n	80065ac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80065aa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a22      	ldr	r2, [pc, #136]	; (800663c <HAL_TIM_PWM_Start+0x1e8>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d01d      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065be:	d018      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a22      	ldr	r2, [pc, #136]	; (8006650 <HAL_TIM_PWM_Start+0x1fc>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d013      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a21      	ldr	r2, [pc, #132]	; (8006654 <HAL_TIM_PWM_Start+0x200>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d00e      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a1f      	ldr	r2, [pc, #124]	; (8006658 <HAL_TIM_PWM_Start+0x204>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d009      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a17      	ldr	r2, [pc, #92]	; (8006640 <HAL_TIM_PWM_Start+0x1ec>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d004      	beq.n	80065f2 <HAL_TIM_PWM_Start+0x19e>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a1b      	ldr	r2, [pc, #108]	; (800665c <HAL_TIM_PWM_Start+0x208>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d115      	bne.n	800661e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689a      	ldr	r2, [r3, #8]
 80065f8:	4b19      	ldr	r3, [pc, #100]	; (8006660 <HAL_TIM_PWM_Start+0x20c>)
 80065fa:	4013      	ands	r3, r2
 80065fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2b06      	cmp	r3, #6
 8006602:	d015      	beq.n	8006630 <HAL_TIM_PWM_Start+0x1dc>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660a:	d011      	beq.n	8006630 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0201 	orr.w	r2, r2, #1
 800661a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661c:	e008      	b.n	8006630 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f042 0201 	orr.w	r2, r2, #1
 800662c:	601a      	str	r2, [r3, #0]
 800662e:	e000      	b.n	8006632 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006630:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	40010000 	.word	0x40010000
 8006640:	40010400 	.word	0x40010400
 8006644:	40014000 	.word	0x40014000
 8006648:	40014400 	.word	0x40014400
 800664c:	40014800 	.word	0x40014800
 8006650:	40000400 	.word	0x40000400
 8006654:	40000800 	.word	0x40000800
 8006658:	40000c00 	.word	0x40000c00
 800665c:	40001800 	.word	0x40001800
 8006660:	00010007 	.word	0x00010007

08006664 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b086      	sub	sp, #24
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d101      	bne.n	8006678 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	e08f      	b.n	8006798 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800667e:	b2db      	uxtb	r3, r3
 8006680:	2b00      	cmp	r3, #0
 8006682:	d106      	bne.n	8006692 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7fb fcaf 	bl	8001ff0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2202      	movs	r2, #2
 8006696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6899      	ldr	r1, [r3, #8]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	4b3e      	ldr	r3, [pc, #248]	; (80067a0 <HAL_TIM_Encoder_Init+0x13c>)
 80066a6:	400b      	ands	r3, r1
 80066a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	3304      	adds	r3, #4
 80066b2:	4619      	mov	r1, r3
 80066b4:	4610      	mov	r0, r2
 80066b6:	f000 fb0d 	bl	8006cd4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	699b      	ldr	r3, [r3, #24]
 80066c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6a1b      	ldr	r3, [r3, #32]
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	4313      	orrs	r3, r2
 80066da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80066dc:	693a      	ldr	r2, [r7, #16]
 80066de:	4b31      	ldr	r3, [pc, #196]	; (80067a4 <HAL_TIM_Encoder_Init+0x140>)
 80066e0:	4013      	ands	r3, r2
 80066e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	689a      	ldr	r2, [r3, #8]
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	4313      	orrs	r3, r2
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4b2b      	ldr	r3, [pc, #172]	; (80067a8 <HAL_TIM_Encoder_Init+0x144>)
 80066fa:	4013      	ands	r3, r2
 80066fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	4b2a      	ldr	r3, [pc, #168]	; (80067ac <HAL_TIM_Encoder_Init+0x148>)
 8006702:	4013      	ands	r3, r2
 8006704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	021b      	lsls	r3, r3, #8
 8006710:	4313      	orrs	r3, r2
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	011a      	lsls	r2, r3, #4
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	031b      	lsls	r3, r3, #12
 8006724:	4313      	orrs	r3, r2
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4313      	orrs	r3, r2
 800672a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006732:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800673a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685a      	ldr	r2, [r3, #4]
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	695b      	ldr	r3, [r3, #20]
 8006744:	011b      	lsls	r3, r3, #4
 8006746:	4313      	orrs	r3, r2
 8006748:	68fa      	ldr	r2, [r7, #12]
 800674a:	4313      	orrs	r3, r2
 800674c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68fa      	ldr	r2, [r7, #12]
 8006764:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2201      	movs	r2, #1
 8006772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2201      	movs	r2, #1
 8006782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2201      	movs	r2, #1
 800678a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3718      	adds	r7, #24
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	fffebff8 	.word	0xfffebff8
 80067a4:	fffffcfc 	.word	0xfffffcfc
 80067a8:	fffff3f3 	.word	0xfffff3f3
 80067ac:	ffff0f0f 	.word	0xffff0f0f

080067b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b084      	sub	sp, #16
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d110      	bne.n	8006802 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80067e0:	7bfb      	ldrb	r3, [r7, #15]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d102      	bne.n	80067ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80067e6:	7b7b      	ldrb	r3, [r7, #13]
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d001      	beq.n	80067f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e069      	b.n	80068c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006800:	e031      	b.n	8006866 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	2b04      	cmp	r3, #4
 8006806:	d110      	bne.n	800682a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006808:	7bbb      	ldrb	r3, [r7, #14]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d102      	bne.n	8006814 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800680e:	7b3b      	ldrb	r3, [r7, #12]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d001      	beq.n	8006818 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e055      	b.n	80068c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006828:	e01d      	b.n	8006866 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800682a:	7bfb      	ldrb	r3, [r7, #15]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d108      	bne.n	8006842 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006830:	7bbb      	ldrb	r3, [r7, #14]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d105      	bne.n	8006842 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006836:	7b7b      	ldrb	r3, [r7, #13]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d102      	bne.n	8006842 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800683c:	7b3b      	ldrb	r3, [r7, #12]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d001      	beq.n	8006846 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e03e      	b.n	80068c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2202      	movs	r2, #2
 800684a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2202      	movs	r2, #2
 8006852:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2202      	movs	r2, #2
 800685a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2202      	movs	r2, #2
 8006862:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d003      	beq.n	8006874 <HAL_TIM_Encoder_Start+0xc4>
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2b04      	cmp	r3, #4
 8006870:	d008      	beq.n	8006884 <HAL_TIM_Encoder_Start+0xd4>
 8006872:	e00f      	b.n	8006894 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2201      	movs	r2, #1
 800687a:	2100      	movs	r1, #0
 800687c:	4618      	mov	r0, r3
 800687e:	f000 fe2f 	bl	80074e0 <TIM_CCxChannelCmd>
      break;
 8006882:	e016      	b.n	80068b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2201      	movs	r2, #1
 800688a:	2104      	movs	r1, #4
 800688c:	4618      	mov	r0, r3
 800688e:	f000 fe27 	bl	80074e0 <TIM_CCxChannelCmd>
      break;
 8006892:	e00e      	b.n	80068b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2201      	movs	r2, #1
 800689a:	2100      	movs	r1, #0
 800689c:	4618      	mov	r0, r3
 800689e:	f000 fe1f 	bl	80074e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2201      	movs	r2, #1
 80068a8:	2104      	movs	r1, #4
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 fe18 	bl	80074e0 <TIM_CCxChannelCmd>
      break;
 80068b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0201 	orr.w	r2, r2, #1
 80068c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d101      	bne.n	80068e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80068e2:	2302      	movs	r3, #2
 80068e4:	e0fd      	b.n	8006ae2 <HAL_TIM_PWM_ConfigChannel+0x216>
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2b14      	cmp	r3, #20
 80068f2:	f200 80f0 	bhi.w	8006ad6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80068f6:	a201      	add	r2, pc, #4	; (adr r2, 80068fc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80068f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fc:	08006951 	.word	0x08006951
 8006900:	08006ad7 	.word	0x08006ad7
 8006904:	08006ad7 	.word	0x08006ad7
 8006908:	08006ad7 	.word	0x08006ad7
 800690c:	08006991 	.word	0x08006991
 8006910:	08006ad7 	.word	0x08006ad7
 8006914:	08006ad7 	.word	0x08006ad7
 8006918:	08006ad7 	.word	0x08006ad7
 800691c:	080069d3 	.word	0x080069d3
 8006920:	08006ad7 	.word	0x08006ad7
 8006924:	08006ad7 	.word	0x08006ad7
 8006928:	08006ad7 	.word	0x08006ad7
 800692c:	08006a13 	.word	0x08006a13
 8006930:	08006ad7 	.word	0x08006ad7
 8006934:	08006ad7 	.word	0x08006ad7
 8006938:	08006ad7 	.word	0x08006ad7
 800693c:	08006a55 	.word	0x08006a55
 8006940:	08006ad7 	.word	0x08006ad7
 8006944:	08006ad7 	.word	0x08006ad7
 8006948:	08006ad7 	.word	0x08006ad7
 800694c:	08006a95 	.word	0x08006a95
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68b9      	ldr	r1, [r7, #8]
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fa56 	bl	8006e08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699a      	ldr	r2, [r3, #24]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0208 	orr.w	r2, r2, #8
 800696a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	699a      	ldr	r2, [r3, #24]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f022 0204 	bic.w	r2, r2, #4
 800697a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6999      	ldr	r1, [r3, #24]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	691a      	ldr	r2, [r3, #16]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	619a      	str	r2, [r3, #24]
      break;
 800698e:	e0a3      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68b9      	ldr	r1, [r7, #8]
 8006996:	4618      	mov	r0, r3
 8006998:	f000 fac6 	bl	8006f28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	699a      	ldr	r2, [r3, #24]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	699a      	ldr	r2, [r3, #24]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6999      	ldr	r1, [r3, #24]
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	021a      	lsls	r2, r3, #8
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	430a      	orrs	r2, r1
 80069ce:	619a      	str	r2, [r3, #24]
      break;
 80069d0:	e082      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68b9      	ldr	r1, [r7, #8]
 80069d8:	4618      	mov	r0, r3
 80069da:	f000 fb2f 	bl	800703c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	69da      	ldr	r2, [r3, #28]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f042 0208 	orr.w	r2, r2, #8
 80069ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	69da      	ldr	r2, [r3, #28]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f022 0204 	bic.w	r2, r2, #4
 80069fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	69d9      	ldr	r1, [r3, #28]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	691a      	ldr	r2, [r3, #16]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	61da      	str	r2, [r3, #28]
      break;
 8006a10:	e062      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68b9      	ldr	r1, [r7, #8]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 fb95 	bl	8007148 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	69da      	ldr	r2, [r3, #28]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	69da      	ldr	r2, [r3, #28]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69d9      	ldr	r1, [r3, #28]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	021a      	lsls	r2, r3, #8
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	61da      	str	r2, [r3, #28]
      break;
 8006a52:	e041      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 fbdc 	bl	8007218 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f042 0208 	orr.w	r2, r2, #8
 8006a6e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 0204 	bic.w	r2, r2, #4
 8006a7e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	691a      	ldr	r2, [r3, #16]
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006a92:	e021      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	68b9      	ldr	r1, [r7, #8]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 fc1e 	bl	80072dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006abe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	021a      	lsls	r2, r3, #8
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006ad4:	e000      	b.n	8006ad8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006ad6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006ae0:	2300      	movs	r3, #0
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	3710      	adds	r7, #16
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}
 8006aea:	bf00      	nop

08006aec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_TIM_ConfigClockSource+0x18>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e0db      	b.n	8006cbc <HAL_TIM_ConfigClockSource+0x1d0>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2202      	movs	r2, #2
 8006b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	4b69      	ldr	r3, [pc, #420]	; (8006cc4 <HAL_TIM_ConfigClockSource+0x1d8>)
 8006b20:	4013      	ands	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006b2a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a63      	ldr	r2, [pc, #396]	; (8006cc8 <HAL_TIM_ConfigClockSource+0x1dc>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	f000 80a9 	beq.w	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006b40:	4a61      	ldr	r2, [pc, #388]	; (8006cc8 <HAL_TIM_ConfigClockSource+0x1dc>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	f200 80ae 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b48:	4a60      	ldr	r2, [pc, #384]	; (8006ccc <HAL_TIM_ConfigClockSource+0x1e0>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	f000 80a1 	beq.w	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006b50:	4a5e      	ldr	r2, [pc, #376]	; (8006ccc <HAL_TIM_ConfigClockSource+0x1e0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	f200 80a6 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b58:	4a5d      	ldr	r2, [pc, #372]	; (8006cd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	f000 8099 	beq.w	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006b60:	4a5b      	ldr	r2, [pc, #364]	; (8006cd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	f200 809e 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b68:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006b6c:	f000 8091 	beq.w	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006b70:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006b74:	f200 8096 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b7c:	f000 8089 	beq.w	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006b80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b84:	f200 808e 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b8c:	d03e      	beq.n	8006c0c <HAL_TIM_ConfigClockSource+0x120>
 8006b8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b92:	f200 8087 	bhi.w	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b9a:	f000 8085 	beq.w	8006ca8 <HAL_TIM_ConfigClockSource+0x1bc>
 8006b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ba2:	d87f      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006ba4:	2b70      	cmp	r3, #112	; 0x70
 8006ba6:	d01a      	beq.n	8006bde <HAL_TIM_ConfigClockSource+0xf2>
 8006ba8:	2b70      	cmp	r3, #112	; 0x70
 8006baa:	d87b      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bac:	2b60      	cmp	r3, #96	; 0x60
 8006bae:	d050      	beq.n	8006c52 <HAL_TIM_ConfigClockSource+0x166>
 8006bb0:	2b60      	cmp	r3, #96	; 0x60
 8006bb2:	d877      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bb4:	2b50      	cmp	r3, #80	; 0x50
 8006bb6:	d03c      	beq.n	8006c32 <HAL_TIM_ConfigClockSource+0x146>
 8006bb8:	2b50      	cmp	r3, #80	; 0x50
 8006bba:	d873      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bbc:	2b40      	cmp	r3, #64	; 0x40
 8006bbe:	d058      	beq.n	8006c72 <HAL_TIM_ConfigClockSource+0x186>
 8006bc0:	2b40      	cmp	r3, #64	; 0x40
 8006bc2:	d86f      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bc4:	2b30      	cmp	r3, #48	; 0x30
 8006bc6:	d064      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006bc8:	2b30      	cmp	r3, #48	; 0x30
 8006bca:	d86b      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bcc:	2b20      	cmp	r3, #32
 8006bce:	d060      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006bd0:	2b20      	cmp	r3, #32
 8006bd2:	d867      	bhi.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d05c      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
 8006bd8:	2b10      	cmp	r3, #16
 8006bda:	d05a      	beq.n	8006c92 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006bdc:	e062      	b.n	8006ca4 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6818      	ldr	r0, [r3, #0]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	6899      	ldr	r1, [r3, #8]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	685a      	ldr	r2, [r3, #4]
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	f000 fc57 	bl	80074a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c00:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	609a      	str	r2, [r3, #8]
      break;
 8006c0a:	e04e      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6818      	ldr	r0, [r3, #0]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	6899      	ldr	r1, [r3, #8]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	685a      	ldr	r2, [r3, #4]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	f000 fc40 	bl	80074a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c2e:	609a      	str	r2, [r3, #8]
      break;
 8006c30:	e03b      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6818      	ldr	r0, [r3, #0]
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	6859      	ldr	r1, [r3, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	461a      	mov	r2, r3
 8006c40:	f000 fbb0 	bl	80073a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2150      	movs	r1, #80	; 0x50
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fc0a 	bl	8007464 <TIM_ITRx_SetConfig>
      break;
 8006c50:	e02b      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6818      	ldr	r0, [r3, #0]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	6859      	ldr	r1, [r3, #4]
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	f000 fbcf 	bl	8007402 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2160      	movs	r1, #96	; 0x60
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f000 fbfa 	bl	8007464 <TIM_ITRx_SetConfig>
      break;
 8006c70:	e01b      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6818      	ldr	r0, [r3, #0]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	6859      	ldr	r1, [r3, #4]
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	461a      	mov	r2, r3
 8006c80:	f000 fb90 	bl	80073a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	2140      	movs	r1, #64	; 0x40
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 fbea 	bl	8007464 <TIM_ITRx_SetConfig>
      break;
 8006c90:	e00b      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4619      	mov	r1, r3
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	f000 fbe1 	bl	8007464 <TIM_ITRx_SetConfig>
        break;
 8006ca2:	e002      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8006ca4:	bf00      	nop
 8006ca6:	e000      	b.n	8006caa <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8006ca8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cba:	2300      	movs	r3, #0
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	ffceff88 	.word	0xffceff88
 8006cc8:	00100040 	.word	0x00100040
 8006ccc:	00100030 	.word	0x00100030
 8006cd0:	00100020 	.word	0x00100020

08006cd4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b085      	sub	sp, #20
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a40      	ldr	r2, [pc, #256]	; (8006de8 <TIM_Base_SetConfig+0x114>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d013      	beq.n	8006d14 <TIM_Base_SetConfig+0x40>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cf2:	d00f      	beq.n	8006d14 <TIM_Base_SetConfig+0x40>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a3d      	ldr	r2, [pc, #244]	; (8006dec <TIM_Base_SetConfig+0x118>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d00b      	beq.n	8006d14 <TIM_Base_SetConfig+0x40>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a3c      	ldr	r2, [pc, #240]	; (8006df0 <TIM_Base_SetConfig+0x11c>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d007      	beq.n	8006d14 <TIM_Base_SetConfig+0x40>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a3b      	ldr	r2, [pc, #236]	; (8006df4 <TIM_Base_SetConfig+0x120>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d003      	beq.n	8006d14 <TIM_Base_SetConfig+0x40>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a3a      	ldr	r2, [pc, #232]	; (8006df8 <TIM_Base_SetConfig+0x124>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d108      	bne.n	8006d26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a2f      	ldr	r2, [pc, #188]	; (8006de8 <TIM_Base_SetConfig+0x114>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d01f      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d34:	d01b      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a2c      	ldr	r2, [pc, #176]	; (8006dec <TIM_Base_SetConfig+0x118>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d017      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a2b      	ldr	r2, [pc, #172]	; (8006df0 <TIM_Base_SetConfig+0x11c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d013      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a2a      	ldr	r2, [pc, #168]	; (8006df4 <TIM_Base_SetConfig+0x120>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00f      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a29      	ldr	r2, [pc, #164]	; (8006df8 <TIM_Base_SetConfig+0x124>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00b      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a28      	ldr	r2, [pc, #160]	; (8006dfc <TIM_Base_SetConfig+0x128>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d007      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a27      	ldr	r2, [pc, #156]	; (8006e00 <TIM_Base_SetConfig+0x12c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d003      	beq.n	8006d6e <TIM_Base_SetConfig+0x9a>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a26      	ldr	r2, [pc, #152]	; (8006e04 <TIM_Base_SetConfig+0x130>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d108      	bne.n	8006d80 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	695b      	ldr	r3, [r3, #20]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	68fa      	ldr	r2, [r7, #12]
 8006d92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a10      	ldr	r2, [pc, #64]	; (8006de8 <TIM_Base_SetConfig+0x114>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d00f      	beq.n	8006dcc <TIM_Base_SetConfig+0xf8>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a12      	ldr	r2, [pc, #72]	; (8006df8 <TIM_Base_SetConfig+0x124>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d00b      	beq.n	8006dcc <TIM_Base_SetConfig+0xf8>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a11      	ldr	r2, [pc, #68]	; (8006dfc <TIM_Base_SetConfig+0x128>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d007      	beq.n	8006dcc <TIM_Base_SetConfig+0xf8>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4a10      	ldr	r2, [pc, #64]	; (8006e00 <TIM_Base_SetConfig+0x12c>)
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d003      	beq.n	8006dcc <TIM_Base_SetConfig+0xf8>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a0f      	ldr	r2, [pc, #60]	; (8006e04 <TIM_Base_SetConfig+0x130>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d103      	bne.n	8006dd4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	691a      	ldr	r2, [r3, #16]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	615a      	str	r2, [r3, #20]
}
 8006dda:	bf00      	nop
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40010000 	.word	0x40010000
 8006dec:	40000400 	.word	0x40000400
 8006df0:	40000800 	.word	0x40000800
 8006df4:	40000c00 	.word	0x40000c00
 8006df8:	40010400 	.word	0x40010400
 8006dfc:	40014000 	.word	0x40014000
 8006e00:	40014400 	.word	0x40014400
 8006e04:	40014800 	.word	0x40014800

08006e08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b087      	sub	sp, #28
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	f023 0201 	bic.w	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	4b37      	ldr	r3, [pc, #220]	; (8006f10 <TIM_OC1_SetConfig+0x108>)
 8006e34:	4013      	ands	r3, r2
 8006e36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f023 0303 	bic.w	r3, r3, #3
 8006e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f023 0302 	bic.w	r3, r3, #2
 8006e50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	697a      	ldr	r2, [r7, #20]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a2d      	ldr	r2, [pc, #180]	; (8006f14 <TIM_OC1_SetConfig+0x10c>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00f      	beq.n	8006e84 <TIM_OC1_SetConfig+0x7c>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a2c      	ldr	r2, [pc, #176]	; (8006f18 <TIM_OC1_SetConfig+0x110>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00b      	beq.n	8006e84 <TIM_OC1_SetConfig+0x7c>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a2b      	ldr	r2, [pc, #172]	; (8006f1c <TIM_OC1_SetConfig+0x114>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d007      	beq.n	8006e84 <TIM_OC1_SetConfig+0x7c>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a2a      	ldr	r2, [pc, #168]	; (8006f20 <TIM_OC1_SetConfig+0x118>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d003      	beq.n	8006e84 <TIM_OC1_SetConfig+0x7c>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a29      	ldr	r2, [pc, #164]	; (8006f24 <TIM_OC1_SetConfig+0x11c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d10c      	bne.n	8006e9e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0308 	bic.w	r3, r3, #8
 8006e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	68db      	ldr	r3, [r3, #12]
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	f023 0304 	bic.w	r3, r3, #4
 8006e9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a1c      	ldr	r2, [pc, #112]	; (8006f14 <TIM_OC1_SetConfig+0x10c>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d00f      	beq.n	8006ec6 <TIM_OC1_SetConfig+0xbe>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	; (8006f18 <TIM_OC1_SetConfig+0x110>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d00b      	beq.n	8006ec6 <TIM_OC1_SetConfig+0xbe>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a1a      	ldr	r2, [pc, #104]	; (8006f1c <TIM_OC1_SetConfig+0x114>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d007      	beq.n	8006ec6 <TIM_OC1_SetConfig+0xbe>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a19      	ldr	r2, [pc, #100]	; (8006f20 <TIM_OC1_SetConfig+0x118>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d003      	beq.n	8006ec6 <TIM_OC1_SetConfig+0xbe>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a18      	ldr	r2, [pc, #96]	; (8006f24 <TIM_OC1_SetConfig+0x11c>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d111      	bne.n	8006eea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ecc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ed4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	699b      	ldr	r3, [r3, #24]
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	621a      	str	r2, [r3, #32]
}
 8006f04:	bf00      	nop
 8006f06:	371c      	adds	r7, #28
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	fffeff8f 	.word	0xfffeff8f
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40010400 	.word	0x40010400
 8006f1c:	40014000 	.word	0x40014000
 8006f20:	40014400 	.word	0x40014400
 8006f24:	40014800 	.word	0x40014800

08006f28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b087      	sub	sp, #28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	f023 0210 	bic.w	r2, r3, #16
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f50:	68fa      	ldr	r2, [r7, #12]
 8006f52:	4b34      	ldr	r3, [pc, #208]	; (8007024 <TIM_OC2_SetConfig+0xfc>)
 8006f54:	4013      	ands	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	021b      	lsls	r3, r3, #8
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f023 0320 	bic.w	r3, r3, #32
 8006f72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	011b      	lsls	r3, r3, #4
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a29      	ldr	r2, [pc, #164]	; (8007028 <TIM_OC2_SetConfig+0x100>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d003      	beq.n	8006f90 <TIM_OC2_SetConfig+0x68>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a28      	ldr	r2, [pc, #160]	; (800702c <TIM_OC2_SetConfig+0x104>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d10d      	bne.n	8006fac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	011b      	lsls	r3, r3, #4
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fa4:	697b      	ldr	r3, [r7, #20]
 8006fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006faa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a1e      	ldr	r2, [pc, #120]	; (8007028 <TIM_OC2_SetConfig+0x100>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d00f      	beq.n	8006fd4 <TIM_OC2_SetConfig+0xac>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a1d      	ldr	r2, [pc, #116]	; (800702c <TIM_OC2_SetConfig+0x104>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00b      	beq.n	8006fd4 <TIM_OC2_SetConfig+0xac>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a1c      	ldr	r2, [pc, #112]	; (8007030 <TIM_OC2_SetConfig+0x108>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d007      	beq.n	8006fd4 <TIM_OC2_SetConfig+0xac>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a1b      	ldr	r2, [pc, #108]	; (8007034 <TIM_OC2_SetConfig+0x10c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d003      	beq.n	8006fd4 <TIM_OC2_SetConfig+0xac>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a1a      	ldr	r2, [pc, #104]	; (8007038 <TIM_OC2_SetConfig+0x110>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d113      	bne.n	8006ffc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	695b      	ldr	r3, [r3, #20]
 8006fe8:	009b      	lsls	r3, r3, #2
 8006fea:	693a      	ldr	r2, [r7, #16]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	699b      	ldr	r3, [r3, #24]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	685a      	ldr	r2, [r3, #4]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	697a      	ldr	r2, [r7, #20]
 8007014:	621a      	str	r2, [r3, #32]
}
 8007016:	bf00      	nop
 8007018:	371c      	adds	r7, #28
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	feff8fff 	.word	0xfeff8fff
 8007028:	40010000 	.word	0x40010000
 800702c:	40010400 	.word	0x40010400
 8007030:	40014000 	.word	0x40014000
 8007034:	40014400 	.word	0x40014400
 8007038:	40014800 	.word	0x40014800

0800703c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800703c:	b480      	push	{r7}
 800703e:	b087      	sub	sp, #28
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6a1b      	ldr	r3, [r3, #32]
 8007056:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800706a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f023 0303 	bic.w	r3, r3, #3
 8007072:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	4313      	orrs	r3, r2
 800707c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007084:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	689b      	ldr	r3, [r3, #8]
 800708a:	021b      	lsls	r3, r3, #8
 800708c:	697a      	ldr	r2, [r7, #20]
 800708e:	4313      	orrs	r3, r2
 8007090:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a27      	ldr	r2, [pc, #156]	; (8007134 <TIM_OC3_SetConfig+0xf8>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d003      	beq.n	80070a2 <TIM_OC3_SetConfig+0x66>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a26      	ldr	r2, [pc, #152]	; (8007138 <TIM_OC3_SetConfig+0xfc>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d10d      	bne.n	80070be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	021b      	lsls	r3, r3, #8
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	4a1c      	ldr	r2, [pc, #112]	; (8007134 <TIM_OC3_SetConfig+0xf8>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d00f      	beq.n	80070e6 <TIM_OC3_SetConfig+0xaa>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	4a1b      	ldr	r2, [pc, #108]	; (8007138 <TIM_OC3_SetConfig+0xfc>)
 80070ca:	4293      	cmp	r3, r2
 80070cc:	d00b      	beq.n	80070e6 <TIM_OC3_SetConfig+0xaa>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	4a1a      	ldr	r2, [pc, #104]	; (800713c <TIM_OC3_SetConfig+0x100>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d007      	beq.n	80070e6 <TIM_OC3_SetConfig+0xaa>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	4a19      	ldr	r2, [pc, #100]	; (8007140 <TIM_OC3_SetConfig+0x104>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d003      	beq.n	80070e6 <TIM_OC3_SetConfig+0xaa>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a18      	ldr	r2, [pc, #96]	; (8007144 <TIM_OC3_SetConfig+0x108>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d113      	bne.n	800710e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	011b      	lsls	r3, r3, #4
 80070fc:	693a      	ldr	r2, [r7, #16]
 80070fe:	4313      	orrs	r3, r2
 8007100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	011b      	lsls	r3, r3, #4
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	68fa      	ldr	r2, [r7, #12]
 8007118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	685a      	ldr	r2, [r3, #4]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	697a      	ldr	r2, [r7, #20]
 8007126:	621a      	str	r2, [r3, #32]
}
 8007128:	bf00      	nop
 800712a:	371c      	adds	r7, #28
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr
 8007134:	40010000 	.word	0x40010000
 8007138:	40010400 	.word	0x40010400
 800713c:	40014000 	.word	0x40014000
 8007140:	40014400 	.word	0x40014400
 8007144:	40014800 	.word	0x40014800

08007148 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007148:	b480      	push	{r7}
 800714a:	b087      	sub	sp, #28
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a1b      	ldr	r3, [r3, #32]
 8007156:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	69db      	ldr	r3, [r3, #28]
 800716e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800717e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	021b      	lsls	r3, r3, #8
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	4313      	orrs	r3, r2
 800718a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007192:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	031b      	lsls	r3, r3, #12
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4313      	orrs	r3, r2
 800719e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	4a18      	ldr	r2, [pc, #96]	; (8007204 <TIM_OC4_SetConfig+0xbc>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d00f      	beq.n	80071c8 <TIM_OC4_SetConfig+0x80>
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a17      	ldr	r2, [pc, #92]	; (8007208 <TIM_OC4_SetConfig+0xc0>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d00b      	beq.n	80071c8 <TIM_OC4_SetConfig+0x80>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a16      	ldr	r2, [pc, #88]	; (800720c <TIM_OC4_SetConfig+0xc4>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d007      	beq.n	80071c8 <TIM_OC4_SetConfig+0x80>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a15      	ldr	r2, [pc, #84]	; (8007210 <TIM_OC4_SetConfig+0xc8>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d003      	beq.n	80071c8 <TIM_OC4_SetConfig+0x80>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a14      	ldr	r2, [pc, #80]	; (8007214 <TIM_OC4_SetConfig+0xcc>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d109      	bne.n	80071dc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	695b      	ldr	r3, [r3, #20]
 80071d4:	019b      	lsls	r3, r3, #6
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	4313      	orrs	r3, r2
 80071da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	685a      	ldr	r2, [r3, #4]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	621a      	str	r2, [r3, #32]
}
 80071f6:	bf00      	nop
 80071f8:	371c      	adds	r7, #28
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	40010000 	.word	0x40010000
 8007208:	40010400 	.word	0x40010400
 800720c:	40014000 	.word	0x40014000
 8007210:	40014400 	.word	0x40014400
 8007214:	40014800 	.word	0x40014800

08007218 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007218:	b480      	push	{r7}
 800721a:	b087      	sub	sp, #28
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800723e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007258:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	041b      	lsls	r3, r3, #16
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	4313      	orrs	r3, r2
 8007264:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a17      	ldr	r2, [pc, #92]	; (80072c8 <TIM_OC5_SetConfig+0xb0>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d00f      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a16      	ldr	r2, [pc, #88]	; (80072cc <TIM_OC5_SetConfig+0xb4>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d00b      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a15      	ldr	r2, [pc, #84]	; (80072d0 <TIM_OC5_SetConfig+0xb8>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d007      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a14      	ldr	r2, [pc, #80]	; (80072d4 <TIM_OC5_SetConfig+0xbc>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d003      	beq.n	800728e <TIM_OC5_SetConfig+0x76>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a13      	ldr	r2, [pc, #76]	; (80072d8 <TIM_OC5_SetConfig+0xc0>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d109      	bne.n	80072a2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007294:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	021b      	lsls	r3, r3, #8
 800729c:	697a      	ldr	r2, [r7, #20]
 800729e:	4313      	orrs	r3, r2
 80072a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	68fa      	ldr	r2, [r7, #12]
 80072ac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	685a      	ldr	r2, [r3, #4]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	621a      	str	r2, [r3, #32]
}
 80072bc:	bf00      	nop
 80072be:	371c      	adds	r7, #28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	40010000 	.word	0x40010000
 80072cc:	40010400 	.word	0x40010400
 80072d0:	40014000 	.word	0x40014000
 80072d4:	40014400 	.word	0x40014400
 80072d8:	40014800 	.word	0x40014800

080072dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
 80072ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a1b      	ldr	r3, [r3, #32]
 80072f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800730a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	021b      	lsls	r3, r3, #8
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	4313      	orrs	r3, r2
 8007316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800731e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	051b      	lsls	r3, r3, #20
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	4313      	orrs	r3, r2
 800732a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	4a18      	ldr	r2, [pc, #96]	; (8007390 <TIM_OC6_SetConfig+0xb4>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d00f      	beq.n	8007354 <TIM_OC6_SetConfig+0x78>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a17      	ldr	r2, [pc, #92]	; (8007394 <TIM_OC6_SetConfig+0xb8>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d00b      	beq.n	8007354 <TIM_OC6_SetConfig+0x78>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	4a16      	ldr	r2, [pc, #88]	; (8007398 <TIM_OC6_SetConfig+0xbc>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d007      	beq.n	8007354 <TIM_OC6_SetConfig+0x78>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a15      	ldr	r2, [pc, #84]	; (800739c <TIM_OC6_SetConfig+0xc0>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d003      	beq.n	8007354 <TIM_OC6_SetConfig+0x78>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a14      	ldr	r2, [pc, #80]	; (80073a0 <TIM_OC6_SetConfig+0xc4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d109      	bne.n	8007368 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800735a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	695b      	ldr	r3, [r3, #20]
 8007360:	029b      	lsls	r3, r3, #10
 8007362:	697a      	ldr	r2, [r7, #20]
 8007364:	4313      	orrs	r3, r2
 8007366:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	697a      	ldr	r2, [r7, #20]
 800736c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	693a      	ldr	r2, [r7, #16]
 8007380:	621a      	str	r2, [r3, #32]
}
 8007382:	bf00      	nop
 8007384:	371c      	adds	r7, #28
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	40010000 	.word	0x40010000
 8007394:	40010400 	.word	0x40010400
 8007398:	40014000 	.word	0x40014000
 800739c:	40014400 	.word	0x40014400
 80073a0:	40014800 	.word	0x40014800

080073a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b087      	sub	sp, #28
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	60f8      	str	r0, [r7, #12]
 80073ac:	60b9      	str	r1, [r7, #8]
 80073ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6a1b      	ldr	r3, [r3, #32]
 80073b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	f023 0201 	bic.w	r2, r3, #1
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	011b      	lsls	r3, r3, #4
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	f023 030a 	bic.w	r3, r3, #10
 80073e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	4313      	orrs	r3, r2
 80073e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	693a      	ldr	r2, [r7, #16]
 80073ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	621a      	str	r2, [r3, #32]
}
 80073f6:	bf00      	nop
 80073f8:	371c      	adds	r7, #28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007400:	4770      	bx	lr

08007402 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007402:	b480      	push	{r7}
 8007404:	b087      	sub	sp, #28
 8007406:	af00      	add	r7, sp, #0
 8007408:	60f8      	str	r0, [r7, #12]
 800740a:	60b9      	str	r1, [r7, #8]
 800740c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6a1b      	ldr	r3, [r3, #32]
 8007412:	f023 0210 	bic.w	r2, r3, #16
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	699b      	ldr	r3, [r3, #24]
 800741e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6a1b      	ldr	r3, [r3, #32]
 8007424:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800742c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	031b      	lsls	r3, r3, #12
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	4313      	orrs	r3, r2
 8007436:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800743e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	011b      	lsls	r3, r3, #4
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	697a      	ldr	r2, [r7, #20]
 800744e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	621a      	str	r2, [r3, #32]
}
 8007456:	bf00      	nop
 8007458:	371c      	adds	r7, #28
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr
	...

08007464 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007474:	68fa      	ldr	r2, [r7, #12]
 8007476:	4b09      	ldr	r3, [pc, #36]	; (800749c <TIM_ITRx_SetConfig+0x38>)
 8007478:	4013      	ands	r3, r2
 800747a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800747c:	683a      	ldr	r2, [r7, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4313      	orrs	r3, r2
 8007482:	f043 0307 	orr.w	r3, r3, #7
 8007486:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	609a      	str	r2, [r3, #8]
}
 800748e:	bf00      	nop
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop
 800749c:	ffcfff8f 	.word	0xffcfff8f

080074a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	607a      	str	r2, [r7, #4]
 80074ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	021a      	lsls	r2, r3, #8
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	609a      	str	r2, [r3, #8]
}
 80074d4:	bf00      	nop
 80074d6:	371c      	adds	r7, #28
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b087      	sub	sp, #28
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f003 031f 	and.w	r3, r3, #31
 80074f2:	2201      	movs	r2, #1
 80074f4:	fa02 f303 	lsl.w	r3, r2, r3
 80074f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6a1a      	ldr	r2, [r3, #32]
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	43db      	mvns	r3, r3
 8007502:	401a      	ands	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6a1a      	ldr	r2, [r3, #32]
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	f003 031f 	and.w	r3, r3, #31
 8007512:	6879      	ldr	r1, [r7, #4]
 8007514:	fa01 f303 	lsl.w	r3, r1, r3
 8007518:	431a      	orrs	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	621a      	str	r2, [r3, #32]
}
 800751e:	bf00      	nop
 8007520:	371c      	adds	r7, #28
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
	...

0800752c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800753c:	2b01      	cmp	r3, #1
 800753e:	d101      	bne.n	8007544 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007540:	2302      	movs	r3, #2
 8007542:	e068      	b.n	8007616 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2201      	movs	r2, #1
 8007548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2202      	movs	r2, #2
 8007550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a2e      	ldr	r2, [pc, #184]	; (8007624 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d004      	beq.n	8007578 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4a2d      	ldr	r2, [pc, #180]	; (8007628 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d108      	bne.n	800758a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800757e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	4313      	orrs	r3, r2
 8007588:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007590:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	4313      	orrs	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a1e      	ldr	r2, [pc, #120]	; (8007624 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d01d      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075b6:	d018      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a1b      	ldr	r2, [pc, #108]	; (800762c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d013      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a1a      	ldr	r2, [pc, #104]	; (8007630 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d00e      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a18      	ldr	r2, [pc, #96]	; (8007634 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d009      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a13      	ldr	r2, [pc, #76]	; (8007628 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d004      	beq.n	80075ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a14      	ldr	r2, [pc, #80]	; (8007638 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d10c      	bne.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	40010000 	.word	0x40010000
 8007628:	40010400 	.word	0x40010400
 800762c:	40000400 	.word	0x40000400
 8007630:	40000800 	.word	0x40000800
 8007634:	40000c00 	.word	0x40000c00
 8007638:	40001800 	.word	0x40001800

0800763c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e042      	b.n	80076d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007654:	2b00      	cmp	r3, #0
 8007656:	d106      	bne.n	8007666 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2200      	movs	r2, #0
 800765c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7fa fd6b 	bl	800213c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2224      	movs	r2, #36	; 0x24
 800766a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f022 0201 	bic.w	r2, r2, #1
 800767c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f8c2 	bl	8007808 <UART_SetConfig>
 8007684:	4603      	mov	r3, r0
 8007686:	2b01      	cmp	r3, #1
 8007688:	d101      	bne.n	800768e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e022      	b.n	80076d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007692:	2b00      	cmp	r3, #0
 8007694:	d002      	beq.n	800769c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 fe16 	bl	80082c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	685a      	ldr	r2, [r3, #4]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80076aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	689a      	ldr	r2, [r3, #8]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80076ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f042 0201 	orr.w	r2, r2, #1
 80076ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 fe9d 	bl	800840c <UART_CheckIdleState>
 80076d2:	4603      	mov	r3, r0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3708      	adds	r7, #8
 80076d8:	46bd      	mov	sp, r7
 80076da:	bd80      	pop	{r7, pc}

080076dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	; 0x28
 80076e0:	af02      	add	r7, sp, #8
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	603b      	str	r3, [r7, #0]
 80076e8:	4613      	mov	r3, r2
 80076ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076f2:	2b20      	cmp	r3, #32
 80076f4:	f040 8083 	bne.w	80077fe <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <HAL_UART_Transmit+0x28>
 80076fe:	88fb      	ldrh	r3, [r7, #6]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	e07b      	b.n	8007800 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800770e:	2b01      	cmp	r3, #1
 8007710:	d101      	bne.n	8007716 <HAL_UART_Transmit+0x3a>
 8007712:	2302      	movs	r3, #2
 8007714:	e074      	b.n	8007800 <HAL_UART_Transmit+0x124>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2201      	movs	r2, #1
 800771a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2221      	movs	r2, #33	; 0x21
 800772a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800772e:	f7fa ff93 	bl	8002658 <HAL_GetTick>
 8007732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	88fa      	ldrh	r2, [r7, #6]
 8007738:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	88fa      	ldrh	r2, [r7, #6]
 8007740:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800774c:	d108      	bne.n	8007760 <HAL_UART_Transmit+0x84>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d104      	bne.n	8007760 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007756:	2300      	movs	r3, #0
 8007758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	61bb      	str	r3, [r7, #24]
 800775e:	e003      	b.n	8007768 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007764:	2300      	movs	r3, #0
 8007766:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007770:	e02c      	b.n	80077cc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	2200      	movs	r2, #0
 800777a:	2180      	movs	r1, #128	; 0x80
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f000 fe90 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 8007782:	4603      	mov	r3, r0
 8007784:	2b00      	cmp	r3, #0
 8007786:	d001      	beq.n	800778c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007788:	2303      	movs	r3, #3
 800778a:	e039      	b.n	8007800 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d10b      	bne.n	80077aa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	881b      	ldrh	r3, [r3, #0]
 8007796:	461a      	mov	r2, r3
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077a0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	3302      	adds	r3, #2
 80077a6:	61bb      	str	r3, [r7, #24]
 80077a8:	e007      	b.n	80077ba <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	781a      	ldrb	r2, [r3, #0]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	3301      	adds	r3, #1
 80077b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1cc      	bne.n	8007772 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	9300      	str	r3, [sp, #0]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	2200      	movs	r2, #0
 80077e0:	2140      	movs	r1, #64	; 0x40
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f000 fe5d 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 80077e8:	4603      	mov	r3, r0
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d001      	beq.n	80077f2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e006      	b.n	8007800 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2220      	movs	r2, #32
 80077f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	e000      	b.n	8007800 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80077fe:	2302      	movs	r3, #2
  }
}
 8007800:	4618      	mov	r0, r3
 8007802:	3720      	adds	r7, #32
 8007804:	46bd      	mov	sp, r7
 8007806:	bd80      	pop	{r7, pc}

08007808 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007808:	b5b0      	push	{r4, r5, r7, lr}
 800780a:	b08e      	sub	sp, #56	; 0x38
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689a      	ldr	r2, [r3, #8]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	695b      	ldr	r3, [r3, #20]
 8007824:	431a      	orrs	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	4313      	orrs	r3, r2
 800782c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	4bbf      	ldr	r3, [pc, #764]	; (8007b34 <UART_SetConfig+0x32c>)
 8007836:	4013      	ands	r3, r2
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	6812      	ldr	r2, [r2, #0]
 800783c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800783e:	430b      	orrs	r3, r1
 8007840:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68da      	ldr	r2, [r3, #12]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	430a      	orrs	r2, r1
 8007856:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	699b      	ldr	r3, [r3, #24]
 800785c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4ab5      	ldr	r2, [pc, #724]	; (8007b38 <UART_SetConfig+0x330>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d004      	beq.n	8007872 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800786e:	4313      	orrs	r3, r2
 8007870:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	689a      	ldr	r2, [r3, #8]
 8007878:	4bb0      	ldr	r3, [pc, #704]	; (8007b3c <UART_SetConfig+0x334>)
 800787a:	4013      	ands	r3, r2
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	6812      	ldr	r2, [r2, #0]
 8007880:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007882:	430b      	orrs	r3, r1
 8007884:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800788c:	f023 010f 	bic.w	r1, r3, #15
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	430a      	orrs	r2, r1
 800789a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4aa7      	ldr	r2, [pc, #668]	; (8007b40 <UART_SetConfig+0x338>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d176      	bne.n	8007994 <UART_SetConfig+0x18c>
 80078a6:	4ba7      	ldr	r3, [pc, #668]	; (8007b44 <UART_SetConfig+0x33c>)
 80078a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078ae:	2b28      	cmp	r3, #40	; 0x28
 80078b0:	d86c      	bhi.n	800798c <UART_SetConfig+0x184>
 80078b2:	a201      	add	r2, pc, #4	; (adr r2, 80078b8 <UART_SetConfig+0xb0>)
 80078b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b8:	0800795d 	.word	0x0800795d
 80078bc:	0800798d 	.word	0x0800798d
 80078c0:	0800798d 	.word	0x0800798d
 80078c4:	0800798d 	.word	0x0800798d
 80078c8:	0800798d 	.word	0x0800798d
 80078cc:	0800798d 	.word	0x0800798d
 80078d0:	0800798d 	.word	0x0800798d
 80078d4:	0800798d 	.word	0x0800798d
 80078d8:	08007965 	.word	0x08007965
 80078dc:	0800798d 	.word	0x0800798d
 80078e0:	0800798d 	.word	0x0800798d
 80078e4:	0800798d 	.word	0x0800798d
 80078e8:	0800798d 	.word	0x0800798d
 80078ec:	0800798d 	.word	0x0800798d
 80078f0:	0800798d 	.word	0x0800798d
 80078f4:	0800798d 	.word	0x0800798d
 80078f8:	0800796d 	.word	0x0800796d
 80078fc:	0800798d 	.word	0x0800798d
 8007900:	0800798d 	.word	0x0800798d
 8007904:	0800798d 	.word	0x0800798d
 8007908:	0800798d 	.word	0x0800798d
 800790c:	0800798d 	.word	0x0800798d
 8007910:	0800798d 	.word	0x0800798d
 8007914:	0800798d 	.word	0x0800798d
 8007918:	08007975 	.word	0x08007975
 800791c:	0800798d 	.word	0x0800798d
 8007920:	0800798d 	.word	0x0800798d
 8007924:	0800798d 	.word	0x0800798d
 8007928:	0800798d 	.word	0x0800798d
 800792c:	0800798d 	.word	0x0800798d
 8007930:	0800798d 	.word	0x0800798d
 8007934:	0800798d 	.word	0x0800798d
 8007938:	0800797d 	.word	0x0800797d
 800793c:	0800798d 	.word	0x0800798d
 8007940:	0800798d 	.word	0x0800798d
 8007944:	0800798d 	.word	0x0800798d
 8007948:	0800798d 	.word	0x0800798d
 800794c:	0800798d 	.word	0x0800798d
 8007950:	0800798d 	.word	0x0800798d
 8007954:	0800798d 	.word	0x0800798d
 8007958:	08007985 	.word	0x08007985
 800795c:	2301      	movs	r3, #1
 800795e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007962:	e222      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007964:	2304      	movs	r3, #4
 8007966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800796a:	e21e      	b.n	8007daa <UART_SetConfig+0x5a2>
 800796c:	2308      	movs	r3, #8
 800796e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007972:	e21a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007974:	2310      	movs	r3, #16
 8007976:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800797a:	e216      	b.n	8007daa <UART_SetConfig+0x5a2>
 800797c:	2320      	movs	r3, #32
 800797e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007982:	e212      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007984:	2340      	movs	r3, #64	; 0x40
 8007986:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800798a:	e20e      	b.n	8007daa <UART_SetConfig+0x5a2>
 800798c:	2380      	movs	r3, #128	; 0x80
 800798e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007992:	e20a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a6b      	ldr	r2, [pc, #428]	; (8007b48 <UART_SetConfig+0x340>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d130      	bne.n	8007a00 <UART_SetConfig+0x1f8>
 800799e:	4b69      	ldr	r3, [pc, #420]	; (8007b44 <UART_SetConfig+0x33c>)
 80079a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079a2:	f003 0307 	and.w	r3, r3, #7
 80079a6:	2b05      	cmp	r3, #5
 80079a8:	d826      	bhi.n	80079f8 <UART_SetConfig+0x1f0>
 80079aa:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <UART_SetConfig+0x1a8>)
 80079ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b0:	080079c9 	.word	0x080079c9
 80079b4:	080079d1 	.word	0x080079d1
 80079b8:	080079d9 	.word	0x080079d9
 80079bc:	080079e1 	.word	0x080079e1
 80079c0:	080079e9 	.word	0x080079e9
 80079c4:	080079f1 	.word	0x080079f1
 80079c8:	2300      	movs	r3, #0
 80079ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079ce:	e1ec      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079d0:	2304      	movs	r3, #4
 80079d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079d6:	e1e8      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079d8:	2308      	movs	r3, #8
 80079da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079de:	e1e4      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079e0:	2310      	movs	r3, #16
 80079e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079e6:	e1e0      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079e8:	2320      	movs	r3, #32
 80079ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079ee:	e1dc      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079f0:	2340      	movs	r3, #64	; 0x40
 80079f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079f6:	e1d8      	b.n	8007daa <UART_SetConfig+0x5a2>
 80079f8:	2380      	movs	r3, #128	; 0x80
 80079fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80079fe:	e1d4      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a51      	ldr	r2, [pc, #324]	; (8007b4c <UART_SetConfig+0x344>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d130      	bne.n	8007a6c <UART_SetConfig+0x264>
 8007a0a:	4b4e      	ldr	r3, [pc, #312]	; (8007b44 <UART_SetConfig+0x33c>)
 8007a0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a0e:	f003 0307 	and.w	r3, r3, #7
 8007a12:	2b05      	cmp	r3, #5
 8007a14:	d826      	bhi.n	8007a64 <UART_SetConfig+0x25c>
 8007a16:	a201      	add	r2, pc, #4	; (adr r2, 8007a1c <UART_SetConfig+0x214>)
 8007a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a1c:	08007a35 	.word	0x08007a35
 8007a20:	08007a3d 	.word	0x08007a3d
 8007a24:	08007a45 	.word	0x08007a45
 8007a28:	08007a4d 	.word	0x08007a4d
 8007a2c:	08007a55 	.word	0x08007a55
 8007a30:	08007a5d 	.word	0x08007a5d
 8007a34:	2300      	movs	r3, #0
 8007a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a3a:	e1b6      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a3c:	2304      	movs	r3, #4
 8007a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a42:	e1b2      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a44:	2308      	movs	r3, #8
 8007a46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a4a:	e1ae      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a4c:	2310      	movs	r3, #16
 8007a4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a52:	e1aa      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a54:	2320      	movs	r3, #32
 8007a56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a5a:	e1a6      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a5c:	2340      	movs	r3, #64	; 0x40
 8007a5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a62:	e1a2      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a64:	2380      	movs	r3, #128	; 0x80
 8007a66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007a6a:	e19e      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a37      	ldr	r2, [pc, #220]	; (8007b50 <UART_SetConfig+0x348>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d130      	bne.n	8007ad8 <UART_SetConfig+0x2d0>
 8007a76:	4b33      	ldr	r3, [pc, #204]	; (8007b44 <UART_SetConfig+0x33c>)
 8007a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a7a:	f003 0307 	and.w	r3, r3, #7
 8007a7e:	2b05      	cmp	r3, #5
 8007a80:	d826      	bhi.n	8007ad0 <UART_SetConfig+0x2c8>
 8007a82:	a201      	add	r2, pc, #4	; (adr r2, 8007a88 <UART_SetConfig+0x280>)
 8007a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a88:	08007aa1 	.word	0x08007aa1
 8007a8c:	08007aa9 	.word	0x08007aa9
 8007a90:	08007ab1 	.word	0x08007ab1
 8007a94:	08007ab9 	.word	0x08007ab9
 8007a98:	08007ac1 	.word	0x08007ac1
 8007a9c:	08007ac9 	.word	0x08007ac9
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007aa6:	e180      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007aa8:	2304      	movs	r3, #4
 8007aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007aae:	e17c      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ab0:	2308      	movs	r3, #8
 8007ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ab6:	e178      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ab8:	2310      	movs	r3, #16
 8007aba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007abe:	e174      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ac0:	2320      	movs	r3, #32
 8007ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ac6:	e170      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ac8:	2340      	movs	r3, #64	; 0x40
 8007aca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ace:	e16c      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ad0:	2380      	movs	r3, #128	; 0x80
 8007ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ad6:	e168      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	4a1d      	ldr	r2, [pc, #116]	; (8007b54 <UART_SetConfig+0x34c>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d142      	bne.n	8007b68 <UART_SetConfig+0x360>
 8007ae2:	4b18      	ldr	r3, [pc, #96]	; (8007b44 <UART_SetConfig+0x33c>)
 8007ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ae6:	f003 0307 	and.w	r3, r3, #7
 8007aea:	2b05      	cmp	r3, #5
 8007aec:	d838      	bhi.n	8007b60 <UART_SetConfig+0x358>
 8007aee:	a201      	add	r2, pc, #4	; (adr r2, 8007af4 <UART_SetConfig+0x2ec>)
 8007af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af4:	08007b0d 	.word	0x08007b0d
 8007af8:	08007b15 	.word	0x08007b15
 8007afc:	08007b1d 	.word	0x08007b1d
 8007b00:	08007b25 	.word	0x08007b25
 8007b04:	08007b2d 	.word	0x08007b2d
 8007b08:	08007b59 	.word	0x08007b59
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b12:	e14a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b14:	2304      	movs	r3, #4
 8007b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b1a:	e146      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b1c:	2308      	movs	r3, #8
 8007b1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b22:	e142      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b24:	2310      	movs	r3, #16
 8007b26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b2a:	e13e      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b2c:	2320      	movs	r3, #32
 8007b2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b32:	e13a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b34:	cfff69f3 	.word	0xcfff69f3
 8007b38:	58000c00 	.word	0x58000c00
 8007b3c:	11fff4ff 	.word	0x11fff4ff
 8007b40:	40011000 	.word	0x40011000
 8007b44:	58024400 	.word	0x58024400
 8007b48:	40004400 	.word	0x40004400
 8007b4c:	40004800 	.word	0x40004800
 8007b50:	40004c00 	.word	0x40004c00
 8007b54:	40005000 	.word	0x40005000
 8007b58:	2340      	movs	r3, #64	; 0x40
 8007b5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b5e:	e124      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b60:	2380      	movs	r3, #128	; 0x80
 8007b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007b66:	e120      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4acc      	ldr	r2, [pc, #816]	; (8007ea0 <UART_SetConfig+0x698>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d176      	bne.n	8007c60 <UART_SetConfig+0x458>
 8007b72:	4bcc      	ldr	r3, [pc, #816]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b7a:	2b28      	cmp	r3, #40	; 0x28
 8007b7c:	d86c      	bhi.n	8007c58 <UART_SetConfig+0x450>
 8007b7e:	a201      	add	r2, pc, #4	; (adr r2, 8007b84 <UART_SetConfig+0x37c>)
 8007b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b84:	08007c29 	.word	0x08007c29
 8007b88:	08007c59 	.word	0x08007c59
 8007b8c:	08007c59 	.word	0x08007c59
 8007b90:	08007c59 	.word	0x08007c59
 8007b94:	08007c59 	.word	0x08007c59
 8007b98:	08007c59 	.word	0x08007c59
 8007b9c:	08007c59 	.word	0x08007c59
 8007ba0:	08007c59 	.word	0x08007c59
 8007ba4:	08007c31 	.word	0x08007c31
 8007ba8:	08007c59 	.word	0x08007c59
 8007bac:	08007c59 	.word	0x08007c59
 8007bb0:	08007c59 	.word	0x08007c59
 8007bb4:	08007c59 	.word	0x08007c59
 8007bb8:	08007c59 	.word	0x08007c59
 8007bbc:	08007c59 	.word	0x08007c59
 8007bc0:	08007c59 	.word	0x08007c59
 8007bc4:	08007c39 	.word	0x08007c39
 8007bc8:	08007c59 	.word	0x08007c59
 8007bcc:	08007c59 	.word	0x08007c59
 8007bd0:	08007c59 	.word	0x08007c59
 8007bd4:	08007c59 	.word	0x08007c59
 8007bd8:	08007c59 	.word	0x08007c59
 8007bdc:	08007c59 	.word	0x08007c59
 8007be0:	08007c59 	.word	0x08007c59
 8007be4:	08007c41 	.word	0x08007c41
 8007be8:	08007c59 	.word	0x08007c59
 8007bec:	08007c59 	.word	0x08007c59
 8007bf0:	08007c59 	.word	0x08007c59
 8007bf4:	08007c59 	.word	0x08007c59
 8007bf8:	08007c59 	.word	0x08007c59
 8007bfc:	08007c59 	.word	0x08007c59
 8007c00:	08007c59 	.word	0x08007c59
 8007c04:	08007c49 	.word	0x08007c49
 8007c08:	08007c59 	.word	0x08007c59
 8007c0c:	08007c59 	.word	0x08007c59
 8007c10:	08007c59 	.word	0x08007c59
 8007c14:	08007c59 	.word	0x08007c59
 8007c18:	08007c59 	.word	0x08007c59
 8007c1c:	08007c59 	.word	0x08007c59
 8007c20:	08007c59 	.word	0x08007c59
 8007c24:	08007c51 	.word	0x08007c51
 8007c28:	2301      	movs	r3, #1
 8007c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c2e:	e0bc      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c30:	2304      	movs	r3, #4
 8007c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c36:	e0b8      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c38:	2308      	movs	r3, #8
 8007c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c3e:	e0b4      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c40:	2310      	movs	r3, #16
 8007c42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c46:	e0b0      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c48:	2320      	movs	r3, #32
 8007c4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c4e:	e0ac      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c50:	2340      	movs	r3, #64	; 0x40
 8007c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c56:	e0a8      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c58:	2380      	movs	r3, #128	; 0x80
 8007c5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c5e:	e0a4      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a90      	ldr	r2, [pc, #576]	; (8007ea8 <UART_SetConfig+0x6a0>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d130      	bne.n	8007ccc <UART_SetConfig+0x4c4>
 8007c6a:	4b8e      	ldr	r3, [pc, #568]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c6e:	f003 0307 	and.w	r3, r3, #7
 8007c72:	2b05      	cmp	r3, #5
 8007c74:	d826      	bhi.n	8007cc4 <UART_SetConfig+0x4bc>
 8007c76:	a201      	add	r2, pc, #4	; (adr r2, 8007c7c <UART_SetConfig+0x474>)
 8007c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7c:	08007c95 	.word	0x08007c95
 8007c80:	08007c9d 	.word	0x08007c9d
 8007c84:	08007ca5 	.word	0x08007ca5
 8007c88:	08007cad 	.word	0x08007cad
 8007c8c:	08007cb5 	.word	0x08007cb5
 8007c90:	08007cbd 	.word	0x08007cbd
 8007c94:	2300      	movs	r3, #0
 8007c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007c9a:	e086      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007c9c:	2304      	movs	r3, #4
 8007c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007ca2:	e082      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ca4:	2308      	movs	r3, #8
 8007ca6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007caa:	e07e      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007cac:	2310      	movs	r3, #16
 8007cae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cb2:	e07a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007cb4:	2320      	movs	r3, #32
 8007cb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cba:	e076      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007cbc:	2340      	movs	r3, #64	; 0x40
 8007cbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cc2:	e072      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007cc4:	2380      	movs	r3, #128	; 0x80
 8007cc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007cca:	e06e      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a76      	ldr	r2, [pc, #472]	; (8007eac <UART_SetConfig+0x6a4>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d130      	bne.n	8007d38 <UART_SetConfig+0x530>
 8007cd6:	4b73      	ldr	r3, [pc, #460]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cda:	f003 0307 	and.w	r3, r3, #7
 8007cde:	2b05      	cmp	r3, #5
 8007ce0:	d826      	bhi.n	8007d30 <UART_SetConfig+0x528>
 8007ce2:	a201      	add	r2, pc, #4	; (adr r2, 8007ce8 <UART_SetConfig+0x4e0>)
 8007ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce8:	08007d01 	.word	0x08007d01
 8007cec:	08007d09 	.word	0x08007d09
 8007cf0:	08007d11 	.word	0x08007d11
 8007cf4:	08007d19 	.word	0x08007d19
 8007cf8:	08007d21 	.word	0x08007d21
 8007cfc:	08007d29 	.word	0x08007d29
 8007d00:	2300      	movs	r3, #0
 8007d02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d06:	e050      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d08:	2304      	movs	r3, #4
 8007d0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d0e:	e04c      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d10:	2308      	movs	r3, #8
 8007d12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d16:	e048      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d18:	2310      	movs	r3, #16
 8007d1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d1e:	e044      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d20:	2320      	movs	r3, #32
 8007d22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d26:	e040      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d28:	2340      	movs	r3, #64	; 0x40
 8007d2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d2e:	e03c      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d30:	2380      	movs	r3, #128	; 0x80
 8007d32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d36:	e038      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a5c      	ldr	r2, [pc, #368]	; (8007eb0 <UART_SetConfig+0x6a8>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d130      	bne.n	8007da4 <UART_SetConfig+0x59c>
 8007d42:	4b58      	ldr	r3, [pc, #352]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	2b05      	cmp	r3, #5
 8007d4c:	d826      	bhi.n	8007d9c <UART_SetConfig+0x594>
 8007d4e:	a201      	add	r2, pc, #4	; (adr r2, 8007d54 <UART_SetConfig+0x54c>)
 8007d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d54:	08007d6d 	.word	0x08007d6d
 8007d58:	08007d75 	.word	0x08007d75
 8007d5c:	08007d7d 	.word	0x08007d7d
 8007d60:	08007d85 	.word	0x08007d85
 8007d64:	08007d8d 	.word	0x08007d8d
 8007d68:	08007d95 	.word	0x08007d95
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d72:	e01a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d74:	2304      	movs	r3, #4
 8007d76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d7a:	e016      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d7c:	2308      	movs	r3, #8
 8007d7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d82:	e012      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d84:	2310      	movs	r3, #16
 8007d86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d8a:	e00e      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d8c:	2320      	movs	r3, #32
 8007d8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d92:	e00a      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d94:	2340      	movs	r3, #64	; 0x40
 8007d96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d9a:	e006      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007d9c:	2380      	movs	r3, #128	; 0x80
 8007d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007da2:	e002      	b.n	8007daa <UART_SetConfig+0x5a2>
 8007da4:	2380      	movs	r3, #128	; 0x80
 8007da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a40      	ldr	r2, [pc, #256]	; (8007eb0 <UART_SetConfig+0x6a8>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	f040 80ef 	bne.w	8007f94 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007db6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007dba:	2b20      	cmp	r3, #32
 8007dbc:	dc46      	bgt.n	8007e4c <UART_SetConfig+0x644>
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	f2c0 8081 	blt.w	8007ec6 <UART_SetConfig+0x6be>
 8007dc4:	3b02      	subs	r3, #2
 8007dc6:	2b1e      	cmp	r3, #30
 8007dc8:	d87d      	bhi.n	8007ec6 <UART_SetConfig+0x6be>
 8007dca:	a201      	add	r2, pc, #4	; (adr r2, 8007dd0 <UART_SetConfig+0x5c8>)
 8007dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd0:	08007e53 	.word	0x08007e53
 8007dd4:	08007ec7 	.word	0x08007ec7
 8007dd8:	08007e5b 	.word	0x08007e5b
 8007ddc:	08007ec7 	.word	0x08007ec7
 8007de0:	08007ec7 	.word	0x08007ec7
 8007de4:	08007ec7 	.word	0x08007ec7
 8007de8:	08007e6b 	.word	0x08007e6b
 8007dec:	08007ec7 	.word	0x08007ec7
 8007df0:	08007ec7 	.word	0x08007ec7
 8007df4:	08007ec7 	.word	0x08007ec7
 8007df8:	08007ec7 	.word	0x08007ec7
 8007dfc:	08007ec7 	.word	0x08007ec7
 8007e00:	08007ec7 	.word	0x08007ec7
 8007e04:	08007ec7 	.word	0x08007ec7
 8007e08:	08007e7b 	.word	0x08007e7b
 8007e0c:	08007ec7 	.word	0x08007ec7
 8007e10:	08007ec7 	.word	0x08007ec7
 8007e14:	08007ec7 	.word	0x08007ec7
 8007e18:	08007ec7 	.word	0x08007ec7
 8007e1c:	08007ec7 	.word	0x08007ec7
 8007e20:	08007ec7 	.word	0x08007ec7
 8007e24:	08007ec7 	.word	0x08007ec7
 8007e28:	08007ec7 	.word	0x08007ec7
 8007e2c:	08007ec7 	.word	0x08007ec7
 8007e30:	08007ec7 	.word	0x08007ec7
 8007e34:	08007ec7 	.word	0x08007ec7
 8007e38:	08007ec7 	.word	0x08007ec7
 8007e3c:	08007ec7 	.word	0x08007ec7
 8007e40:	08007ec7 	.word	0x08007ec7
 8007e44:	08007ec7 	.word	0x08007ec7
 8007e48:	08007eb9 	.word	0x08007eb9
 8007e4c:	2b40      	cmp	r3, #64	; 0x40
 8007e4e:	d036      	beq.n	8007ebe <UART_SetConfig+0x6b6>
 8007e50:	e039      	b.n	8007ec6 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e52:	f7fd fe25 	bl	8005aa0 <HAL_RCCEx_GetD3PCLK1Freq>
 8007e56:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8007e58:	e03b      	b.n	8007ed2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e5a:	f107 0314 	add.w	r3, r7, #20
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7fd fe34 	bl	8005acc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e68:	e033      	b.n	8007ed2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e6a:	f107 0308 	add.w	r3, r7, #8
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7fd ff80 	bl	8005d74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e78:	e02b      	b.n	8007ed2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e7a:	4b0a      	ldr	r3, [pc, #40]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 0320 	and.w	r3, r3, #32
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d009      	beq.n	8007e9a <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e86:	4b07      	ldr	r3, [pc, #28]	; (8007ea4 <UART_SetConfig+0x69c>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	08db      	lsrs	r3, r3, #3
 8007e8c:	f003 0303 	and.w	r3, r3, #3
 8007e90:	4a08      	ldr	r2, [pc, #32]	; (8007eb4 <UART_SetConfig+0x6ac>)
 8007e92:	fa22 f303 	lsr.w	r3, r2, r3
 8007e96:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e98:	e01b      	b.n	8007ed2 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8007e9a:	4b06      	ldr	r3, [pc, #24]	; (8007eb4 <UART_SetConfig+0x6ac>)
 8007e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007e9e:	e018      	b.n	8007ed2 <UART_SetConfig+0x6ca>
 8007ea0:	40011400 	.word	0x40011400
 8007ea4:	58024400 	.word	0x58024400
 8007ea8:	40007800 	.word	0x40007800
 8007eac:	40007c00 	.word	0x40007c00
 8007eb0:	58000c00 	.word	0x58000c00
 8007eb4:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007eb8:	4bc4      	ldr	r3, [pc, #784]	; (80081cc <UART_SetConfig+0x9c4>)
 8007eba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007ebc:	e009      	b.n	8007ed2 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007ec2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8007ec4:	e005      	b.n	8007ed2 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8007ed0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	f000 81da 	beq.w	800828e <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ede:	4abc      	ldr	r2, [pc, #752]	; (80081d0 <UART_SetConfig+0x9c8>)
 8007ee0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ee4:	461a      	mov	r2, r3
 8007ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eec:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	685a      	ldr	r2, [r3, #4]
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	005b      	lsls	r3, r3, #1
 8007ef6:	4413      	add	r3, r2
 8007ef8:	6a3a      	ldr	r2, [r7, #32]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d305      	bcc.n	8007f0a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007f04:	6a3a      	ldr	r2, [r7, #32]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d903      	bls.n	8007f12 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007f10:	e1bd      	b.n	800828e <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f14:	4618      	mov	r0, r3
 8007f16:	f04f 0100 	mov.w	r1, #0
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	4aac      	ldr	r2, [pc, #688]	; (80081d0 <UART_SetConfig+0x9c8>)
 8007f20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	f7f8 fbed 	bl	8000708 <__aeabi_uldivmod>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	460b      	mov	r3, r1
 8007f32:	4610      	mov	r0, r2
 8007f34:	4619      	mov	r1, r3
 8007f36:	f04f 0200 	mov.w	r2, #0
 8007f3a:	f04f 0300 	mov.w	r3, #0
 8007f3e:	020b      	lsls	r3, r1, #8
 8007f40:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f44:	0202      	lsls	r2, r0, #8
 8007f46:	6879      	ldr	r1, [r7, #4]
 8007f48:	6849      	ldr	r1, [r1, #4]
 8007f4a:	0849      	lsrs	r1, r1, #1
 8007f4c:	4608      	mov	r0, r1
 8007f4e:	f04f 0100 	mov.w	r1, #0
 8007f52:	1814      	adds	r4, r2, r0
 8007f54:	eb43 0501 	adc.w	r5, r3, r1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	461a      	mov	r2, r3
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	4620      	mov	r0, r4
 8007f64:	4629      	mov	r1, r5
 8007f66:	f7f8 fbcf 	bl	8000708 <__aeabi_uldivmod>
 8007f6a:	4602      	mov	r2, r0
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	4613      	mov	r3, r2
 8007f70:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f78:	d308      	bcc.n	8007f8c <UART_SetConfig+0x784>
 8007f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f80:	d204      	bcs.n	8007f8c <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f88:	60da      	str	r2, [r3, #12]
 8007f8a:	e180      	b.n	800828e <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8007f92:	e17c      	b.n	800828e <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	69db      	ldr	r3, [r3, #28]
 8007f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f9c:	f040 80bf 	bne.w	800811e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8007fa0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007fa4:	2b20      	cmp	r3, #32
 8007fa6:	dc49      	bgt.n	800803c <UART_SetConfig+0x834>
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	db7c      	blt.n	80080a6 <UART_SetConfig+0x89e>
 8007fac:	2b20      	cmp	r3, #32
 8007fae:	d87a      	bhi.n	80080a6 <UART_SetConfig+0x89e>
 8007fb0:	a201      	add	r2, pc, #4	; (adr r2, 8007fb8 <UART_SetConfig+0x7b0>)
 8007fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb6:	bf00      	nop
 8007fb8:	08008043 	.word	0x08008043
 8007fbc:	0800804b 	.word	0x0800804b
 8007fc0:	080080a7 	.word	0x080080a7
 8007fc4:	080080a7 	.word	0x080080a7
 8007fc8:	08008053 	.word	0x08008053
 8007fcc:	080080a7 	.word	0x080080a7
 8007fd0:	080080a7 	.word	0x080080a7
 8007fd4:	080080a7 	.word	0x080080a7
 8007fd8:	08008063 	.word	0x08008063
 8007fdc:	080080a7 	.word	0x080080a7
 8007fe0:	080080a7 	.word	0x080080a7
 8007fe4:	080080a7 	.word	0x080080a7
 8007fe8:	080080a7 	.word	0x080080a7
 8007fec:	080080a7 	.word	0x080080a7
 8007ff0:	080080a7 	.word	0x080080a7
 8007ff4:	080080a7 	.word	0x080080a7
 8007ff8:	08008073 	.word	0x08008073
 8007ffc:	080080a7 	.word	0x080080a7
 8008000:	080080a7 	.word	0x080080a7
 8008004:	080080a7 	.word	0x080080a7
 8008008:	080080a7 	.word	0x080080a7
 800800c:	080080a7 	.word	0x080080a7
 8008010:	080080a7 	.word	0x080080a7
 8008014:	080080a7 	.word	0x080080a7
 8008018:	080080a7 	.word	0x080080a7
 800801c:	080080a7 	.word	0x080080a7
 8008020:	080080a7 	.word	0x080080a7
 8008024:	080080a7 	.word	0x080080a7
 8008028:	080080a7 	.word	0x080080a7
 800802c:	080080a7 	.word	0x080080a7
 8008030:	080080a7 	.word	0x080080a7
 8008034:	080080a7 	.word	0x080080a7
 8008038:	08008099 	.word	0x08008099
 800803c:	2b40      	cmp	r3, #64	; 0x40
 800803e:	d02e      	beq.n	800809e <UART_SetConfig+0x896>
 8008040:	e031      	b.n	80080a6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008042:	f7fc fdc1 	bl	8004bc8 <HAL_RCC_GetPCLK1Freq>
 8008046:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008048:	e033      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800804a:	f7fc fdd3 	bl	8004bf4 <HAL_RCC_GetPCLK2Freq>
 800804e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008050:	e02f      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008052:	f107 0314 	add.w	r3, r7, #20
 8008056:	4618      	mov	r0, r3
 8008058:	f7fd fd38 	bl	8005acc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008060:	e027      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008062:	f107 0308 	add.w	r3, r7, #8
 8008066:	4618      	mov	r0, r3
 8008068:	f7fd fe84 	bl	8005d74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008070:	e01f      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008072:	4b58      	ldr	r3, [pc, #352]	; (80081d4 <UART_SetConfig+0x9cc>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 0320 	and.w	r3, r3, #32
 800807a:	2b00      	cmp	r3, #0
 800807c:	d009      	beq.n	8008092 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800807e:	4b55      	ldr	r3, [pc, #340]	; (80081d4 <UART_SetConfig+0x9cc>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	08db      	lsrs	r3, r3, #3
 8008084:	f003 0303 	and.w	r3, r3, #3
 8008088:	4a53      	ldr	r2, [pc, #332]	; (80081d8 <UART_SetConfig+0x9d0>)
 800808a:	fa22 f303 	lsr.w	r3, r2, r3
 800808e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008090:	e00f      	b.n	80080b2 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8008092:	4b51      	ldr	r3, [pc, #324]	; (80081d8 <UART_SetConfig+0x9d0>)
 8008094:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008096:	e00c      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008098:	4b4c      	ldr	r3, [pc, #304]	; (80081cc <UART_SetConfig+0x9c4>)
 800809a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800809c:	e009      	b.n	80080b2 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800809e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80080a4:	e005      	b.n	80080b2 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 80080a6:	2300      	movs	r3, #0
 80080a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80080b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 80ea 	beq.w	800828e <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080be:	4a44      	ldr	r2, [pc, #272]	; (80081d0 <UART_SetConfig+0x9c8>)
 80080c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080c4:	461a      	mov	r2, r3
 80080c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80080cc:	005a      	lsls	r2, r3, #1
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	085b      	lsrs	r3, r3, #1
 80080d4:	441a      	add	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	685b      	ldr	r3, [r3, #4]
 80080da:	fbb2 f3f3 	udiv	r3, r2, r3
 80080de:	b29b      	uxth	r3, r3
 80080e0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e4:	2b0f      	cmp	r3, #15
 80080e6:	d916      	bls.n	8008116 <UART_SetConfig+0x90e>
 80080e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080ee:	d212      	bcs.n	8008116 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	f023 030f 	bic.w	r3, r3, #15
 80080f8:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fc:	085b      	lsrs	r3, r3, #1
 80080fe:	b29b      	uxth	r3, r3
 8008100:	f003 0307 	and.w	r3, r3, #7
 8008104:	b29a      	uxth	r2, r3
 8008106:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008108:	4313      	orrs	r3, r2
 800810a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008112:	60da      	str	r2, [r3, #12]
 8008114:	e0bb      	b.n	800828e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800811c:	e0b7      	b.n	800828e <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800811e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008122:	2b20      	cmp	r3, #32
 8008124:	dc4a      	bgt.n	80081bc <UART_SetConfig+0x9b4>
 8008126:	2b00      	cmp	r3, #0
 8008128:	f2c0 8086 	blt.w	8008238 <UART_SetConfig+0xa30>
 800812c:	2b20      	cmp	r3, #32
 800812e:	f200 8083 	bhi.w	8008238 <UART_SetConfig+0xa30>
 8008132:	a201      	add	r2, pc, #4	; (adr r2, 8008138 <UART_SetConfig+0x930>)
 8008134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008138:	080081c3 	.word	0x080081c3
 800813c:	080081dd 	.word	0x080081dd
 8008140:	08008239 	.word	0x08008239
 8008144:	08008239 	.word	0x08008239
 8008148:	080081e5 	.word	0x080081e5
 800814c:	08008239 	.word	0x08008239
 8008150:	08008239 	.word	0x08008239
 8008154:	08008239 	.word	0x08008239
 8008158:	080081f5 	.word	0x080081f5
 800815c:	08008239 	.word	0x08008239
 8008160:	08008239 	.word	0x08008239
 8008164:	08008239 	.word	0x08008239
 8008168:	08008239 	.word	0x08008239
 800816c:	08008239 	.word	0x08008239
 8008170:	08008239 	.word	0x08008239
 8008174:	08008239 	.word	0x08008239
 8008178:	08008205 	.word	0x08008205
 800817c:	08008239 	.word	0x08008239
 8008180:	08008239 	.word	0x08008239
 8008184:	08008239 	.word	0x08008239
 8008188:	08008239 	.word	0x08008239
 800818c:	08008239 	.word	0x08008239
 8008190:	08008239 	.word	0x08008239
 8008194:	08008239 	.word	0x08008239
 8008198:	08008239 	.word	0x08008239
 800819c:	08008239 	.word	0x08008239
 80081a0:	08008239 	.word	0x08008239
 80081a4:	08008239 	.word	0x08008239
 80081a8:	08008239 	.word	0x08008239
 80081ac:	08008239 	.word	0x08008239
 80081b0:	08008239 	.word	0x08008239
 80081b4:	08008239 	.word	0x08008239
 80081b8:	0800822b 	.word	0x0800822b
 80081bc:	2b40      	cmp	r3, #64	; 0x40
 80081be:	d037      	beq.n	8008230 <UART_SetConfig+0xa28>
 80081c0:	e03a      	b.n	8008238 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081c2:	f7fc fd01 	bl	8004bc8 <HAL_RCC_GetPCLK1Freq>
 80081c6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80081c8:	e03c      	b.n	8008244 <UART_SetConfig+0xa3c>
 80081ca:	bf00      	nop
 80081cc:	003d0900 	.word	0x003d0900
 80081d0:	0800d520 	.word	0x0800d520
 80081d4:	58024400 	.word	0x58024400
 80081d8:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081dc:	f7fc fd0a 	bl	8004bf4 <HAL_RCC_GetPCLK2Freq>
 80081e0:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80081e2:	e02f      	b.n	8008244 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081e4:	f107 0314 	add.w	r3, r7, #20
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7fd fc6f 	bl	8005acc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80081f2:	e027      	b.n	8008244 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081f4:	f107 0308 	add.w	r3, r7, #8
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7fd fdbb 	bl	8005d74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008202:	e01f      	b.n	8008244 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008204:	4b2c      	ldr	r3, [pc, #176]	; (80082b8 <UART_SetConfig+0xab0>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f003 0320 	and.w	r3, r3, #32
 800820c:	2b00      	cmp	r3, #0
 800820e:	d009      	beq.n	8008224 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008210:	4b29      	ldr	r3, [pc, #164]	; (80082b8 <UART_SetConfig+0xab0>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	08db      	lsrs	r3, r3, #3
 8008216:	f003 0303 	and.w	r3, r3, #3
 800821a:	4a28      	ldr	r2, [pc, #160]	; (80082bc <UART_SetConfig+0xab4>)
 800821c:	fa22 f303 	lsr.w	r3, r2, r3
 8008220:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008222:	e00f      	b.n	8008244 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8008224:	4b25      	ldr	r3, [pc, #148]	; (80082bc <UART_SetConfig+0xab4>)
 8008226:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008228:	e00c      	b.n	8008244 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800822a:	4b25      	ldr	r3, [pc, #148]	; (80082c0 <UART_SetConfig+0xab8>)
 800822c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800822e:	e009      	b.n	8008244 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008234:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008236:	e005      	b.n	8008244 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8008238:	2300      	movs	r3, #0
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800823c:	2301      	movs	r3, #1
 800823e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008242:	bf00      	nop
    }

    if (pclk != 0U)
 8008244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008246:	2b00      	cmp	r3, #0
 8008248:	d021      	beq.n	800828e <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800824e:	4a1d      	ldr	r2, [pc, #116]	; (80082c4 <UART_SetConfig+0xabc>)
 8008250:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008254:	461a      	mov	r2, r3
 8008256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008258:	fbb3 f2f2 	udiv	r2, r3, r2
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	085b      	lsrs	r3, r3, #1
 8008262:	441a      	add	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	fbb2 f3f3 	udiv	r3, r2, r3
 800826c:	b29b      	uxth	r3, r3
 800826e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008272:	2b0f      	cmp	r3, #15
 8008274:	d908      	bls.n	8008288 <UART_SetConfig+0xa80>
 8008276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800827c:	d204      	bcs.n	8008288 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008284:	60da      	str	r2, [r3, #12]
 8008286:	e002      	b.n	800828e <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8008288:	2301      	movs	r3, #1
 800828a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2201      	movs	r2, #1
 8008292:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2201      	movs	r2, #1
 800829a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2200      	movs	r2, #0
 80082a8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80082aa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3738      	adds	r7, #56	; 0x38
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bdb0      	pop	{r4, r5, r7, pc}
 80082b6:	bf00      	nop
 80082b8:	58024400 	.word	0x58024400
 80082bc:	03d09000 	.word	0x03d09000
 80082c0:	003d0900 	.word	0x003d0900
 80082c4:	0800d520 	.word	0x0800d520

080082c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00a      	beq.n	80082f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f6:	f003 0302 	and.w	r3, r3, #2
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008318:	f003 0304 	and.w	r3, r3, #4
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800833a:	f003 0308 	and.w	r3, r3, #8
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00a      	beq.n	8008358 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00a      	beq.n	800837a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800837e:	f003 0320 	and.w	r3, r3, #32
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00a      	beq.n	800839c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	430a      	orrs	r2, r1
 800839a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d01a      	beq.n	80083de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	430a      	orrs	r2, r1
 80083bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083c6:	d10a      	bne.n	80083de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	605a      	str	r2, [r3, #4]
  }
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b086      	sub	sp, #24
 8008410:	af02      	add	r7, sp, #8
 8008412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800841c:	f7fa f91c 	bl	8002658 <HAL_GetTick>
 8008420:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0308 	and.w	r3, r3, #8
 800842c:	2b08      	cmp	r3, #8
 800842e:	d10e      	bne.n	800844e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008430:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f82f 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d001      	beq.n	800844e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800844a:	2303      	movs	r3, #3
 800844c:	e025      	b.n	800849a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f003 0304 	and.w	r3, r3, #4
 8008458:	2b04      	cmp	r3, #4
 800845a:	d10e      	bne.n	800847a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800845c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f819 	bl	80084a2 <UART_WaitOnFlagUntilTimeout>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e00f      	b.n	800849a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2220      	movs	r2, #32
 800847e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2220      	movs	r2, #32
 8008486:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	4618      	mov	r0, r3
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	603b      	str	r3, [r7, #0]
 80084ae:	4613      	mov	r3, r2
 80084b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084b2:	e062      	b.n	800857a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ba:	d05e      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084bc:	f7fa f8cc 	bl	8002658 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	69ba      	ldr	r2, [r7, #24]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d302      	bcc.n	80084d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d11d      	bne.n	800850e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80084e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	689a      	ldr	r2, [r3, #8]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0201 	bic.w	r2, r2, #1
 80084f0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2220      	movs	r2, #32
 80084fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e045      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f003 0304 	and.w	r3, r3, #4
 8008518:	2b00      	cmp	r3, #0
 800851a:	d02e      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008526:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800852a:	d126      	bne.n	800857a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008534:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008544:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	689a      	ldr	r2, [r3, #8]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f022 0201 	bic.w	r2, r2, #1
 8008554:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2220      	movs	r2, #32
 800855a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2220      	movs	r2, #32
 8008562:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2220      	movs	r2, #32
 800856a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e00f      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	69da      	ldr	r2, [r3, #28]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4013      	ands	r3, r2
 8008584:	68ba      	ldr	r2, [r7, #8]
 8008586:	429a      	cmp	r2, r3
 8008588:	bf0c      	ite	eq
 800858a:	2301      	moveq	r3, #1
 800858c:	2300      	movne	r3, #0
 800858e:	b2db      	uxtb	r3, r3
 8008590:	461a      	mov	r2, r3
 8008592:	79fb      	ldrb	r3, [r7, #7]
 8008594:	429a      	cmp	r2, r3
 8008596:	d08d      	beq.n	80084b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80085a2:	b480      	push	{r7}
 80085a4:	b085      	sub	sp, #20
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_UARTEx_DisableFifoMode+0x16>
 80085b4:	2302      	movs	r3, #2
 80085b6:	e027      	b.n	8008608 <HAL_UARTEx_DisableFifoMode+0x66>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2224      	movs	r2, #36	; 0x24
 80085c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f022 0201 	bic.w	r2, r2, #1
 80085de:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80085e6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68fa      	ldr	r2, [r7, #12]
 80085f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2220      	movs	r2, #32
 80085fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008606:	2300      	movs	r3, #0
}
 8008608:	4618      	mov	r0, r3
 800860a:	3714      	adds	r7, #20
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008624:	2b01      	cmp	r3, #1
 8008626:	d101      	bne.n	800862c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008628:	2302      	movs	r3, #2
 800862a:	e02d      	b.n	8008688 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2224      	movs	r2, #36	; 0x24
 8008638:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f022 0201 	bic.w	r2, r2, #1
 8008652:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	683a      	ldr	r2, [r7, #0]
 8008664:	430a      	orrs	r2, r1
 8008666:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 f84f 	bl	800870c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	68fa      	ldr	r2, [r7, #12]
 8008674:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2220      	movs	r2, #32
 800867a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3710      	adds	r7, #16
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d101      	bne.n	80086a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80086a4:	2302      	movs	r3, #2
 80086a6:	e02d      	b.n	8008704 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2224      	movs	r2, #36	; 0x24
 80086b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f022 0201 	bic.w	r2, r2, #1
 80086ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	683a      	ldr	r2, [r7, #0]
 80086e0:	430a      	orrs	r2, r1
 80086e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f811 	bl	800870c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	68fa      	ldr	r2, [r7, #12]
 80086f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2220      	movs	r2, #32
 80086f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800870c:	b480      	push	{r7}
 800870e:	b085      	sub	sp, #20
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008718:	2b00      	cmp	r3, #0
 800871a:	d108      	bne.n	800872e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2201      	movs	r2, #1
 8008720:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800872c:	e031      	b.n	8008792 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800872e:	2310      	movs	r3, #16
 8008730:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008732:	2310      	movs	r3, #16
 8008734:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	0e5b      	lsrs	r3, r3, #25
 800873e:	b2db      	uxtb	r3, r3
 8008740:	f003 0307 	and.w	r3, r3, #7
 8008744:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	0f5b      	lsrs	r3, r3, #29
 800874e:	b2db      	uxtb	r3, r3
 8008750:	f003 0307 	and.w	r3, r3, #7
 8008754:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008756:	7bbb      	ldrb	r3, [r7, #14]
 8008758:	7b3a      	ldrb	r2, [r7, #12]
 800875a:	4911      	ldr	r1, [pc, #68]	; (80087a0 <UARTEx_SetNbDataToProcess+0x94>)
 800875c:	5c8a      	ldrb	r2, [r1, r2]
 800875e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008762:	7b3a      	ldrb	r2, [r7, #12]
 8008764:	490f      	ldr	r1, [pc, #60]	; (80087a4 <UARTEx_SetNbDataToProcess+0x98>)
 8008766:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008768:	fb93 f3f2 	sdiv	r3, r3, r2
 800876c:	b29a      	uxth	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008774:	7bfb      	ldrb	r3, [r7, #15]
 8008776:	7b7a      	ldrb	r2, [r7, #13]
 8008778:	4909      	ldr	r1, [pc, #36]	; (80087a0 <UARTEx_SetNbDataToProcess+0x94>)
 800877a:	5c8a      	ldrb	r2, [r1, r2]
 800877c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008780:	7b7a      	ldrb	r2, [r7, #13]
 8008782:	4908      	ldr	r1, [pc, #32]	; (80087a4 <UARTEx_SetNbDataToProcess+0x98>)
 8008784:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008786:	fb93 f3f2 	sdiv	r3, r3, r2
 800878a:	b29a      	uxth	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008792:	bf00      	nop
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	0800d538 	.word	0x0800d538
 80087a4:	0800d540 	.word	0x0800d540

080087a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087a8:	b084      	sub	sp, #16
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b084      	sub	sp, #16
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	f107 001c 	add.w	r0, r7, #28
 80087b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80087ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087bc:	2b01      	cmp	r3, #1
 80087be:	d120      	bne.n	8008802 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	68da      	ldr	r2, [r3, #12]
 80087d0:	4b2a      	ldr	r3, [pc, #168]	; (800887c <USB_CoreInit+0xd4>)
 80087d2:	4013      	ands	r3, r2
 80087d4:	687a      	ldr	r2, [r7, #4]
 80087d6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80087e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d105      	bne.n	80087f6 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68db      	ldr	r3, [r3, #12]
 80087ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 fa60 	bl	8008cbc <USB_CoreReset>
 80087fc:	4603      	mov	r3, r0
 80087fe:	73fb      	strb	r3, [r7, #15]
 8008800:	e01a      	b.n	8008838 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f000 fa54 	bl	8008cbc <USB_CoreReset>
 8008814:	4603      	mov	r3, r0
 8008816:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008818:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800881a:	2b00      	cmp	r3, #0
 800881c:	d106      	bne.n	800882c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008822:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	639a      	str	r2, [r3, #56]	; 0x38
 800882a:	e005      	b.n	8008838 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008830:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883a:	2b01      	cmp	r3, #1
 800883c:	d116      	bne.n	800886c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008842:	b29a      	uxth	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800884c:	4b0c      	ldr	r3, [pc, #48]	; (8008880 <USB_CoreInit+0xd8>)
 800884e:	4313      	orrs	r3, r2
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	f043 0206 	orr.w	r2, r3, #6
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	f043 0220 	orr.w	r2, r3, #32
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008878:	b004      	add	sp, #16
 800887a:	4770      	bx	lr
 800887c:	ffbdffbf 	.word	0xffbdffbf
 8008880:	03ee0000 	.word	0x03ee0000

08008884 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	689b      	ldr	r3, [r3, #8]
 8008890:	f023 0201 	bic.w	r2, r3, #1
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008898:	2300      	movs	r3, #0
}
 800889a:	4618      	mov	r0, r3
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b082      	sub	sp, #8
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	460b      	mov	r3, r1
 80088b0:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d106      	bne.n	80088d2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	60da      	str	r2, [r3, #12]
 80088d0:	e00b      	b.n	80088ea <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80088d2:	78fb      	ldrb	r3, [r7, #3]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d106      	bne.n	80088e6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	60da      	str	r2, [r3, #12]
 80088e4:	e001      	b.n	80088ea <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80088e6:	2301      	movs	r3, #1
 80088e8:	e003      	b.n	80088f2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80088ea:	2032      	movs	r0, #50	; 0x32
 80088ec:	f7f9 fec0 	bl	8002670 <HAL_Delay>

  return HAL_OK;
 80088f0:	2300      	movs	r3, #0
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3708      	adds	r7, #8
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
	...

080088fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088fc:	b084      	sub	sp, #16
 80088fe:	b580      	push	{r7, lr}
 8008900:	b086      	sub	sp, #24
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
 8008906:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800890a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800890e:	2300      	movs	r3, #0
 8008910:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008916:	2300      	movs	r3, #0
 8008918:	613b      	str	r3, [r7, #16]
 800891a:	e009      	b.n	8008930 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	3340      	adds	r3, #64	; 0x40
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	4413      	add	r3, r2
 8008926:	2200      	movs	r2, #0
 8008928:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	3301      	adds	r3, #1
 800892e:	613b      	str	r3, [r7, #16]
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	2b0e      	cmp	r3, #14
 8008934:	d9f2      	bls.n	800891c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008936:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008938:	2b00      	cmp	r3, #0
 800893a:	d11c      	bne.n	8008976 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800894a:	f043 0302 	orr.w	r3, r3, #2
 800894e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008954:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	e005      	b.n	8008982 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008988:	461a      	mov	r2, r3
 800898a:	2300      	movs	r3, #0
 800898c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008994:	4619      	mov	r1, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800899c:	461a      	mov	r2, r3
 800899e:	680b      	ldr	r3, [r1, #0]
 80089a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80089a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d10c      	bne.n	80089c2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80089a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d104      	bne.n	80089b8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80089ae:	2100      	movs	r1, #0
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f000 f949 	bl	8008c48 <USB_SetDevSpeed>
 80089b6:	e008      	b.n	80089ca <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80089b8:	2101      	movs	r1, #1
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 f944 	bl	8008c48 <USB_SetDevSpeed>
 80089c0:	e003      	b.n	80089ca <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80089c2:	2103      	movs	r1, #3
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f000 f93f 	bl	8008c48 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80089ca:	2110      	movs	r1, #16
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 f8f3 	bl	8008bb8 <USB_FlushTxFifo>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d001      	beq.n	80089dc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 f911 	bl	8008c04 <USB_FlushRxFifo>
 80089e2:	4603      	mov	r3, r0
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d001      	beq.n	80089ec <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80089e8:	2301      	movs	r3, #1
 80089ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f2:	461a      	mov	r2, r3
 80089f4:	2300      	movs	r3, #0
 80089f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fe:	461a      	mov	r2, r3
 8008a00:	2300      	movs	r3, #0
 8008a02:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a10:	2300      	movs	r3, #0
 8008a12:	613b      	str	r3, [r7, #16]
 8008a14:	e043      	b.n	8008a9e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a28:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a2c:	d118      	bne.n	8008a60 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d10a      	bne.n	8008a4a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	015a      	lsls	r2, r3, #5
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a40:	461a      	mov	r2, r3
 8008a42:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a46:	6013      	str	r3, [r2, #0]
 8008a48:	e013      	b.n	8008a72 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008a4a:	693b      	ldr	r3, [r7, #16]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a56:	461a      	mov	r2, r3
 8008a58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008a5c:	6013      	str	r3, [r2, #0]
 8008a5e:	e008      	b.n	8008a72 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008a60:	693b      	ldr	r3, [r7, #16]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	2300      	movs	r3, #0
 8008a70:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	015a      	lsls	r2, r3, #5
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a7e:	461a      	mov	r2, r3
 8008a80:	2300      	movs	r3, #0
 8008a82:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	015a      	lsls	r2, r3, #5
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a90:	461a      	mov	r2, r3
 8008a92:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a96:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	3301      	adds	r3, #1
 8008a9c:	613b      	str	r3, [r7, #16]
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa0:	693a      	ldr	r2, [r7, #16]
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d3b7      	bcc.n	8008a16 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	613b      	str	r3, [r7, #16]
 8008aaa:	e043      	b.n	8008b34 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	015a      	lsls	r2, r3, #5
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008abe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ac2:	d118      	bne.n	8008af6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10a      	bne.n	8008ae0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	015a      	lsls	r2, r3, #5
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	4413      	add	r3, r2
 8008ad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008adc:	6013      	str	r3, [r2, #0]
 8008ade:	e013      	b.n	8008b08 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	015a      	lsls	r2, r3, #5
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aec:	461a      	mov	r2, r3
 8008aee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008af2:	6013      	str	r3, [r2, #0]
 8008af4:	e008      	b.n	8008b08 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008af6:	693b      	ldr	r3, [r7, #16]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b02:	461a      	mov	r2, r3
 8008b04:	2300      	movs	r3, #0
 8008b06:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b14:	461a      	mov	r2, r3
 8008b16:	2300      	movs	r3, #0
 8008b18:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	015a      	lsls	r2, r3, #5
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	4413      	add	r3, r2
 8008b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b26:	461a      	mov	r2, r3
 8008b28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008b2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	3301      	adds	r3, #1
 8008b32:	613b      	str	r3, [r7, #16]
 8008b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	429a      	cmp	r2, r3
 8008b3a:	d3b7      	bcc.n	8008aac <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b4e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008b5c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d105      	bne.n	8008b70 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	699b      	ldr	r3, [r3, #24]
 8008b68:	f043 0210 	orr.w	r2, r3, #16
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	699a      	ldr	r2, [r3, #24]
 8008b74:	4b0e      	ldr	r3, [pc, #56]	; (8008bb0 <USB_DevInit+0x2b4>)
 8008b76:	4313      	orrs	r3, r2
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008b7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d005      	beq.n	8008b8e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	699b      	ldr	r3, [r3, #24]
 8008b86:	f043 0208 	orr.w	r2, r3, #8
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b90:	2b01      	cmp	r3, #1
 8008b92:	d105      	bne.n	8008ba0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	699a      	ldr	r2, [r3, #24]
 8008b98:	4b06      	ldr	r3, [pc, #24]	; (8008bb4 <USB_DevInit+0x2b8>)
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	687a      	ldr	r2, [r7, #4]
 8008b9e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3718      	adds	r7, #24
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008bac:	b004      	add	sp, #16
 8008bae:	4770      	bx	lr
 8008bb0:	803c3800 	.word	0x803c3800
 8008bb4:	40000004 	.word	0x40000004

08008bb8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b085      	sub	sp, #20
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	019b      	lsls	r3, r3, #6
 8008bca:	f043 0220 	orr.w	r2, r3, #32
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	3301      	adds	r3, #1
 8008bd6:	60fb      	str	r3, [r7, #12]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	4a09      	ldr	r2, [pc, #36]	; (8008c00 <USB_FlushTxFifo+0x48>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d901      	bls.n	8008be4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008be0:	2303      	movs	r3, #3
 8008be2:	e006      	b.n	8008bf2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	691b      	ldr	r3, [r3, #16]
 8008be8:	f003 0320 	and.w	r3, r3, #32
 8008bec:	2b20      	cmp	r3, #32
 8008bee:	d0f0      	beq.n	8008bd2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008bf0:	2300      	movs	r3, #0
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	3714      	adds	r7, #20
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	00030d40 	.word	0x00030d40

08008c04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b085      	sub	sp, #20
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2210      	movs	r2, #16
 8008c14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	3301      	adds	r3, #1
 8008c1a:	60fb      	str	r3, [r7, #12]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4a09      	ldr	r2, [pc, #36]	; (8008c44 <USB_FlushRxFifo+0x40>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d901      	bls.n	8008c28 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008c24:	2303      	movs	r3, #3
 8008c26:	e006      	b.n	8008c36 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	f003 0310 	and.w	r3, r3, #16
 8008c30:	2b10      	cmp	r3, #16
 8008c32:	d0f0      	beq.n	8008c16 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008c34:	2300      	movs	r3, #0
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3714      	adds	r7, #20
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c40:	4770      	bx	lr
 8008c42:	bf00      	nop
 8008c44:	00030d40 	.word	0x00030d40

08008c48 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	460b      	mov	r3, r1
 8008c52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	78fb      	ldrb	r3, [r7, #3]
 8008c62:	68f9      	ldr	r1, [r7, #12]
 8008c64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008c6c:	2300      	movs	r3, #0
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3714      	adds	r7, #20
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008c7a:	b480      	push	{r7}
 8008c7c:	b085      	sub	sp, #20
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008c94:	f023 0303 	bic.w	r3, r3, #3
 8008c98:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	68fa      	ldr	r2, [r7, #12]
 8008ca4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ca8:	f043 0302 	orr.w	r3, r3, #2
 8008cac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cae:	2300      	movs	r3, #0
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3714      	adds	r7, #20
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	60fb      	str	r3, [r7, #12]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	4a13      	ldr	r2, [pc, #76]	; (8008d20 <USB_CoreReset+0x64>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d901      	bls.n	8008cda <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e01b      	b.n	8008d12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	daf2      	bge.n	8008cc8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	f043 0201 	orr.w	r2, r3, #1
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	60fb      	str	r3, [r7, #12]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	4a09      	ldr	r2, [pc, #36]	; (8008d20 <USB_CoreReset+0x64>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d901      	bls.n	8008d04 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008d00:	2303      	movs	r3, #3
 8008d02:	e006      	b.n	8008d12 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	f003 0301 	and.w	r3, r3, #1
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d0f0      	beq.n	8008cf2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr
 8008d1e:	bf00      	nop
 8008d20:	00030d40 	.word	0x00030d40

08008d24 <atoi>:
 8008d24:	220a      	movs	r2, #10
 8008d26:	2100      	movs	r1, #0
 8008d28:	f001 bd1c 	b.w	800a764 <strtol>

08008d2c <__errno>:
 8008d2c:	4b01      	ldr	r3, [pc, #4]	; (8008d34 <__errno+0x8>)
 8008d2e:	6818      	ldr	r0, [r3, #0]
 8008d30:	4770      	bx	lr
 8008d32:	bf00      	nop
 8008d34:	24000010 	.word	0x24000010

08008d38 <__libc_init_array>:
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	4d0d      	ldr	r5, [pc, #52]	; (8008d70 <__libc_init_array+0x38>)
 8008d3c:	4c0d      	ldr	r4, [pc, #52]	; (8008d74 <__libc_init_array+0x3c>)
 8008d3e:	1b64      	subs	r4, r4, r5
 8008d40:	10a4      	asrs	r4, r4, #2
 8008d42:	2600      	movs	r6, #0
 8008d44:	42a6      	cmp	r6, r4
 8008d46:	d109      	bne.n	8008d5c <__libc_init_array+0x24>
 8008d48:	4d0b      	ldr	r5, [pc, #44]	; (8008d78 <__libc_init_array+0x40>)
 8008d4a:	4c0c      	ldr	r4, [pc, #48]	; (8008d7c <__libc_init_array+0x44>)
 8008d4c:	f004 fb7c 	bl	800d448 <_init>
 8008d50:	1b64      	subs	r4, r4, r5
 8008d52:	10a4      	asrs	r4, r4, #2
 8008d54:	2600      	movs	r6, #0
 8008d56:	42a6      	cmp	r6, r4
 8008d58:	d105      	bne.n	8008d66 <__libc_init_array+0x2e>
 8008d5a:	bd70      	pop	{r4, r5, r6, pc}
 8008d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d60:	4798      	blx	r3
 8008d62:	3601      	adds	r6, #1
 8008d64:	e7ee      	b.n	8008d44 <__libc_init_array+0xc>
 8008d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d6a:	4798      	blx	r3
 8008d6c:	3601      	adds	r6, #1
 8008d6e:	e7f2      	b.n	8008d56 <__libc_init_array+0x1e>
 8008d70:	0800da04 	.word	0x0800da04
 8008d74:	0800da04 	.word	0x0800da04
 8008d78:	0800da04 	.word	0x0800da04
 8008d7c:	0800da08 	.word	0x0800da08

08008d80 <memset>:
 8008d80:	4402      	add	r2, r0
 8008d82:	4603      	mov	r3, r0
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d100      	bne.n	8008d8a <memset+0xa>
 8008d88:	4770      	bx	lr
 8008d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8008d8e:	e7f9      	b.n	8008d84 <memset+0x4>

08008d90 <__cvt>:
 8008d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d92:	ed2d 8b02 	vpush	{d8}
 8008d96:	eeb0 8b40 	vmov.f64	d8, d0
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	4617      	mov	r7, r2
 8008d9e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008da0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008da2:	ee18 2a90 	vmov	r2, s17
 8008da6:	f025 0520 	bic.w	r5, r5, #32
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	bfb6      	itet	lt
 8008dae:	222d      	movlt	r2, #45	; 0x2d
 8008db0:	2200      	movge	r2, #0
 8008db2:	eeb1 8b40 	vneglt.f64	d8, d0
 8008db6:	2d46      	cmp	r5, #70	; 0x46
 8008db8:	460c      	mov	r4, r1
 8008dba:	701a      	strb	r2, [r3, #0]
 8008dbc:	d004      	beq.n	8008dc8 <__cvt+0x38>
 8008dbe:	2d45      	cmp	r5, #69	; 0x45
 8008dc0:	d100      	bne.n	8008dc4 <__cvt+0x34>
 8008dc2:	3401      	adds	r4, #1
 8008dc4:	2102      	movs	r1, #2
 8008dc6:	e000      	b.n	8008dca <__cvt+0x3a>
 8008dc8:	2103      	movs	r1, #3
 8008dca:	ab03      	add	r3, sp, #12
 8008dcc:	9301      	str	r3, [sp, #4]
 8008dce:	ab02      	add	r3, sp, #8
 8008dd0:	9300      	str	r3, [sp, #0]
 8008dd2:	4622      	mov	r2, r4
 8008dd4:	4633      	mov	r3, r6
 8008dd6:	eeb0 0b48 	vmov.f64	d0, d8
 8008dda:	f001 fd59 	bl	800a890 <_dtoa_r>
 8008dde:	2d47      	cmp	r5, #71	; 0x47
 8008de0:	d109      	bne.n	8008df6 <__cvt+0x66>
 8008de2:	07fb      	lsls	r3, r7, #31
 8008de4:	d407      	bmi.n	8008df6 <__cvt+0x66>
 8008de6:	9b03      	ldr	r3, [sp, #12]
 8008de8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008dea:	1a1b      	subs	r3, r3, r0
 8008dec:	6013      	str	r3, [r2, #0]
 8008dee:	b005      	add	sp, #20
 8008df0:	ecbd 8b02 	vpop	{d8}
 8008df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008df6:	2d46      	cmp	r5, #70	; 0x46
 8008df8:	eb00 0204 	add.w	r2, r0, r4
 8008dfc:	d10c      	bne.n	8008e18 <__cvt+0x88>
 8008dfe:	7803      	ldrb	r3, [r0, #0]
 8008e00:	2b30      	cmp	r3, #48	; 0x30
 8008e02:	d107      	bne.n	8008e14 <__cvt+0x84>
 8008e04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e0c:	bf1c      	itt	ne
 8008e0e:	f1c4 0401 	rsbne	r4, r4, #1
 8008e12:	6034      	strne	r4, [r6, #0]
 8008e14:	6833      	ldr	r3, [r6, #0]
 8008e16:	441a      	add	r2, r3
 8008e18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e20:	bf08      	it	eq
 8008e22:	9203      	streq	r2, [sp, #12]
 8008e24:	2130      	movs	r1, #48	; 0x30
 8008e26:	9b03      	ldr	r3, [sp, #12]
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d2dc      	bcs.n	8008de6 <__cvt+0x56>
 8008e2c:	1c5c      	adds	r4, r3, #1
 8008e2e:	9403      	str	r4, [sp, #12]
 8008e30:	7019      	strb	r1, [r3, #0]
 8008e32:	e7f8      	b.n	8008e26 <__cvt+0x96>

08008e34 <__exponent>:
 8008e34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e36:	4603      	mov	r3, r0
 8008e38:	2900      	cmp	r1, #0
 8008e3a:	bfb8      	it	lt
 8008e3c:	4249      	neglt	r1, r1
 8008e3e:	f803 2b02 	strb.w	r2, [r3], #2
 8008e42:	bfb4      	ite	lt
 8008e44:	222d      	movlt	r2, #45	; 0x2d
 8008e46:	222b      	movge	r2, #43	; 0x2b
 8008e48:	2909      	cmp	r1, #9
 8008e4a:	7042      	strb	r2, [r0, #1]
 8008e4c:	dd2a      	ble.n	8008ea4 <__exponent+0x70>
 8008e4e:	f10d 0407 	add.w	r4, sp, #7
 8008e52:	46a4      	mov	ip, r4
 8008e54:	270a      	movs	r7, #10
 8008e56:	46a6      	mov	lr, r4
 8008e58:	460a      	mov	r2, r1
 8008e5a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008e5e:	fb07 1516 	mls	r5, r7, r6, r1
 8008e62:	3530      	adds	r5, #48	; 0x30
 8008e64:	2a63      	cmp	r2, #99	; 0x63
 8008e66:	f104 34ff 	add.w	r4, r4, #4294967295
 8008e6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008e6e:	4631      	mov	r1, r6
 8008e70:	dcf1      	bgt.n	8008e56 <__exponent+0x22>
 8008e72:	3130      	adds	r1, #48	; 0x30
 8008e74:	f1ae 0502 	sub.w	r5, lr, #2
 8008e78:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008e7c:	1c44      	adds	r4, r0, #1
 8008e7e:	4629      	mov	r1, r5
 8008e80:	4561      	cmp	r1, ip
 8008e82:	d30a      	bcc.n	8008e9a <__exponent+0x66>
 8008e84:	f10d 0209 	add.w	r2, sp, #9
 8008e88:	eba2 020e 	sub.w	r2, r2, lr
 8008e8c:	4565      	cmp	r5, ip
 8008e8e:	bf88      	it	hi
 8008e90:	2200      	movhi	r2, #0
 8008e92:	4413      	add	r3, r2
 8008e94:	1a18      	subs	r0, r3, r0
 8008e96:	b003      	add	sp, #12
 8008e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008ea2:	e7ed      	b.n	8008e80 <__exponent+0x4c>
 8008ea4:	2330      	movs	r3, #48	; 0x30
 8008ea6:	3130      	adds	r1, #48	; 0x30
 8008ea8:	7083      	strb	r3, [r0, #2]
 8008eaa:	70c1      	strb	r1, [r0, #3]
 8008eac:	1d03      	adds	r3, r0, #4
 8008eae:	e7f1      	b.n	8008e94 <__exponent+0x60>

08008eb0 <_printf_float>:
 8008eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb4:	b08b      	sub	sp, #44	; 0x2c
 8008eb6:	460c      	mov	r4, r1
 8008eb8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008ebc:	4616      	mov	r6, r2
 8008ebe:	461f      	mov	r7, r3
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	f002 fdd7 	bl	800ba74 <_localeconv_r>
 8008ec6:	f8d0 b000 	ldr.w	fp, [r0]
 8008eca:	4658      	mov	r0, fp
 8008ecc:	f7f7 fa08 	bl	80002e0 <strlen>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	9308      	str	r3, [sp, #32]
 8008ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8008ed8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008edc:	6822      	ldr	r2, [r4, #0]
 8008ede:	3307      	adds	r3, #7
 8008ee0:	f023 0307 	bic.w	r3, r3, #7
 8008ee4:	f103 0108 	add.w	r1, r3, #8
 8008ee8:	f8c8 1000 	str.w	r1, [r8]
 8008eec:	4682      	mov	sl, r0
 8008eee:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008ef2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8008ef6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8009158 <_printf_float+0x2a8>
 8008efa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008efe:	eeb0 6bc0 	vabs.f64	d6, d0
 8008f02:	eeb4 6b47 	vcmp.f64	d6, d7
 8008f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f0a:	dd24      	ble.n	8008f56 <_printf_float+0xa6>
 8008f0c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f14:	d502      	bpl.n	8008f1c <_printf_float+0x6c>
 8008f16:	232d      	movs	r3, #45	; 0x2d
 8008f18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f1c:	4b90      	ldr	r3, [pc, #576]	; (8009160 <_printf_float+0x2b0>)
 8008f1e:	4891      	ldr	r0, [pc, #580]	; (8009164 <_printf_float+0x2b4>)
 8008f20:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008f24:	bf94      	ite	ls
 8008f26:	4698      	movls	r8, r3
 8008f28:	4680      	movhi	r8, r0
 8008f2a:	2303      	movs	r3, #3
 8008f2c:	6123      	str	r3, [r4, #16]
 8008f2e:	f022 0204 	bic.w	r2, r2, #4
 8008f32:	2300      	movs	r3, #0
 8008f34:	6022      	str	r2, [r4, #0]
 8008f36:	9304      	str	r3, [sp, #16]
 8008f38:	9700      	str	r7, [sp, #0]
 8008f3a:	4633      	mov	r3, r6
 8008f3c:	aa09      	add	r2, sp, #36	; 0x24
 8008f3e:	4621      	mov	r1, r4
 8008f40:	4628      	mov	r0, r5
 8008f42:	f000 f9d3 	bl	80092ec <_printf_common>
 8008f46:	3001      	adds	r0, #1
 8008f48:	f040 808a 	bne.w	8009060 <_printf_float+0x1b0>
 8008f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f50:	b00b      	add	sp, #44	; 0x2c
 8008f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f56:	eeb4 0b40 	vcmp.f64	d0, d0
 8008f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f5e:	d709      	bvc.n	8008f74 <_printf_float+0xc4>
 8008f60:	ee10 3a90 	vmov	r3, s1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	bfbc      	itt	lt
 8008f68:	232d      	movlt	r3, #45	; 0x2d
 8008f6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008f6e:	487e      	ldr	r0, [pc, #504]	; (8009168 <_printf_float+0x2b8>)
 8008f70:	4b7e      	ldr	r3, [pc, #504]	; (800916c <_printf_float+0x2bc>)
 8008f72:	e7d5      	b.n	8008f20 <_printf_float+0x70>
 8008f74:	6863      	ldr	r3, [r4, #4]
 8008f76:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008f7a:	9104      	str	r1, [sp, #16]
 8008f7c:	1c59      	adds	r1, r3, #1
 8008f7e:	d13c      	bne.n	8008ffa <_printf_float+0x14a>
 8008f80:	2306      	movs	r3, #6
 8008f82:	6063      	str	r3, [r4, #4]
 8008f84:	2300      	movs	r3, #0
 8008f86:	9303      	str	r3, [sp, #12]
 8008f88:	ab08      	add	r3, sp, #32
 8008f8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008f8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f92:	ab07      	add	r3, sp, #28
 8008f94:	6861      	ldr	r1, [r4, #4]
 8008f96:	9300      	str	r3, [sp, #0]
 8008f98:	6022      	str	r2, [r4, #0]
 8008f9a:	f10d 031b 	add.w	r3, sp, #27
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	f7ff fef6 	bl	8008d90 <__cvt>
 8008fa4:	9b04      	ldr	r3, [sp, #16]
 8008fa6:	9907      	ldr	r1, [sp, #28]
 8008fa8:	2b47      	cmp	r3, #71	; 0x47
 8008faa:	4680      	mov	r8, r0
 8008fac:	d108      	bne.n	8008fc0 <_printf_float+0x110>
 8008fae:	1cc8      	adds	r0, r1, #3
 8008fb0:	db02      	blt.n	8008fb8 <_printf_float+0x108>
 8008fb2:	6863      	ldr	r3, [r4, #4]
 8008fb4:	4299      	cmp	r1, r3
 8008fb6:	dd41      	ble.n	800903c <_printf_float+0x18c>
 8008fb8:	f1a9 0902 	sub.w	r9, r9, #2
 8008fbc:	fa5f f989 	uxtb.w	r9, r9
 8008fc0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008fc4:	d820      	bhi.n	8009008 <_printf_float+0x158>
 8008fc6:	3901      	subs	r1, #1
 8008fc8:	464a      	mov	r2, r9
 8008fca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008fce:	9107      	str	r1, [sp, #28]
 8008fd0:	f7ff ff30 	bl	8008e34 <__exponent>
 8008fd4:	9a08      	ldr	r2, [sp, #32]
 8008fd6:	9004      	str	r0, [sp, #16]
 8008fd8:	1813      	adds	r3, r2, r0
 8008fda:	2a01      	cmp	r2, #1
 8008fdc:	6123      	str	r3, [r4, #16]
 8008fde:	dc02      	bgt.n	8008fe6 <_printf_float+0x136>
 8008fe0:	6822      	ldr	r2, [r4, #0]
 8008fe2:	07d2      	lsls	r2, r2, #31
 8008fe4:	d501      	bpl.n	8008fea <_printf_float+0x13a>
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	6123      	str	r3, [r4, #16]
 8008fea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d0a2      	beq.n	8008f38 <_printf_float+0x88>
 8008ff2:	232d      	movs	r3, #45	; 0x2d
 8008ff4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ff8:	e79e      	b.n	8008f38 <_printf_float+0x88>
 8008ffa:	9904      	ldr	r1, [sp, #16]
 8008ffc:	2947      	cmp	r1, #71	; 0x47
 8008ffe:	d1c1      	bne.n	8008f84 <_printf_float+0xd4>
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1bf      	bne.n	8008f84 <_printf_float+0xd4>
 8009004:	2301      	movs	r3, #1
 8009006:	e7bc      	b.n	8008f82 <_printf_float+0xd2>
 8009008:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800900c:	d118      	bne.n	8009040 <_printf_float+0x190>
 800900e:	2900      	cmp	r1, #0
 8009010:	6863      	ldr	r3, [r4, #4]
 8009012:	dd0b      	ble.n	800902c <_printf_float+0x17c>
 8009014:	6121      	str	r1, [r4, #16]
 8009016:	b913      	cbnz	r3, 800901e <_printf_float+0x16e>
 8009018:	6822      	ldr	r2, [r4, #0]
 800901a:	07d0      	lsls	r0, r2, #31
 800901c:	d502      	bpl.n	8009024 <_printf_float+0x174>
 800901e:	3301      	adds	r3, #1
 8009020:	440b      	add	r3, r1
 8009022:	6123      	str	r3, [r4, #16]
 8009024:	2300      	movs	r3, #0
 8009026:	65a1      	str	r1, [r4, #88]	; 0x58
 8009028:	9304      	str	r3, [sp, #16]
 800902a:	e7de      	b.n	8008fea <_printf_float+0x13a>
 800902c:	b913      	cbnz	r3, 8009034 <_printf_float+0x184>
 800902e:	6822      	ldr	r2, [r4, #0]
 8009030:	07d2      	lsls	r2, r2, #31
 8009032:	d501      	bpl.n	8009038 <_printf_float+0x188>
 8009034:	3302      	adds	r3, #2
 8009036:	e7f4      	b.n	8009022 <_printf_float+0x172>
 8009038:	2301      	movs	r3, #1
 800903a:	e7f2      	b.n	8009022 <_printf_float+0x172>
 800903c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009040:	9b08      	ldr	r3, [sp, #32]
 8009042:	4299      	cmp	r1, r3
 8009044:	db05      	blt.n	8009052 <_printf_float+0x1a2>
 8009046:	6823      	ldr	r3, [r4, #0]
 8009048:	6121      	str	r1, [r4, #16]
 800904a:	07d8      	lsls	r0, r3, #31
 800904c:	d5ea      	bpl.n	8009024 <_printf_float+0x174>
 800904e:	1c4b      	adds	r3, r1, #1
 8009050:	e7e7      	b.n	8009022 <_printf_float+0x172>
 8009052:	2900      	cmp	r1, #0
 8009054:	bfd4      	ite	le
 8009056:	f1c1 0202 	rsble	r2, r1, #2
 800905a:	2201      	movgt	r2, #1
 800905c:	4413      	add	r3, r2
 800905e:	e7e0      	b.n	8009022 <_printf_float+0x172>
 8009060:	6823      	ldr	r3, [r4, #0]
 8009062:	055a      	lsls	r2, r3, #21
 8009064:	d407      	bmi.n	8009076 <_printf_float+0x1c6>
 8009066:	6923      	ldr	r3, [r4, #16]
 8009068:	4642      	mov	r2, r8
 800906a:	4631      	mov	r1, r6
 800906c:	4628      	mov	r0, r5
 800906e:	47b8      	blx	r7
 8009070:	3001      	adds	r0, #1
 8009072:	d12a      	bne.n	80090ca <_printf_float+0x21a>
 8009074:	e76a      	b.n	8008f4c <_printf_float+0x9c>
 8009076:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800907a:	f240 80e2 	bls.w	8009242 <_printf_float+0x392>
 800907e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009082:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800908a:	d133      	bne.n	80090f4 <_printf_float+0x244>
 800908c:	4a38      	ldr	r2, [pc, #224]	; (8009170 <_printf_float+0x2c0>)
 800908e:	2301      	movs	r3, #1
 8009090:	4631      	mov	r1, r6
 8009092:	4628      	mov	r0, r5
 8009094:	47b8      	blx	r7
 8009096:	3001      	adds	r0, #1
 8009098:	f43f af58 	beq.w	8008f4c <_printf_float+0x9c>
 800909c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	db02      	blt.n	80090aa <_printf_float+0x1fa>
 80090a4:	6823      	ldr	r3, [r4, #0]
 80090a6:	07d8      	lsls	r0, r3, #31
 80090a8:	d50f      	bpl.n	80090ca <_printf_float+0x21a>
 80090aa:	4653      	mov	r3, sl
 80090ac:	465a      	mov	r2, fp
 80090ae:	4631      	mov	r1, r6
 80090b0:	4628      	mov	r0, r5
 80090b2:	47b8      	blx	r7
 80090b4:	3001      	adds	r0, #1
 80090b6:	f43f af49 	beq.w	8008f4c <_printf_float+0x9c>
 80090ba:	f04f 0800 	mov.w	r8, #0
 80090be:	f104 091a 	add.w	r9, r4, #26
 80090c2:	9b08      	ldr	r3, [sp, #32]
 80090c4:	3b01      	subs	r3, #1
 80090c6:	4543      	cmp	r3, r8
 80090c8:	dc09      	bgt.n	80090de <_printf_float+0x22e>
 80090ca:	6823      	ldr	r3, [r4, #0]
 80090cc:	079b      	lsls	r3, r3, #30
 80090ce:	f100 8108 	bmi.w	80092e2 <_printf_float+0x432>
 80090d2:	68e0      	ldr	r0, [r4, #12]
 80090d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090d6:	4298      	cmp	r0, r3
 80090d8:	bfb8      	it	lt
 80090da:	4618      	movlt	r0, r3
 80090dc:	e738      	b.n	8008f50 <_printf_float+0xa0>
 80090de:	2301      	movs	r3, #1
 80090e0:	464a      	mov	r2, r9
 80090e2:	4631      	mov	r1, r6
 80090e4:	4628      	mov	r0, r5
 80090e6:	47b8      	blx	r7
 80090e8:	3001      	adds	r0, #1
 80090ea:	f43f af2f 	beq.w	8008f4c <_printf_float+0x9c>
 80090ee:	f108 0801 	add.w	r8, r8, #1
 80090f2:	e7e6      	b.n	80090c2 <_printf_float+0x212>
 80090f4:	9b07      	ldr	r3, [sp, #28]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	dc3c      	bgt.n	8009174 <_printf_float+0x2c4>
 80090fa:	4a1d      	ldr	r2, [pc, #116]	; (8009170 <_printf_float+0x2c0>)
 80090fc:	2301      	movs	r3, #1
 80090fe:	4631      	mov	r1, r6
 8009100:	4628      	mov	r0, r5
 8009102:	47b8      	blx	r7
 8009104:	3001      	adds	r0, #1
 8009106:	f43f af21 	beq.w	8008f4c <_printf_float+0x9c>
 800910a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800910e:	4313      	orrs	r3, r2
 8009110:	d102      	bne.n	8009118 <_printf_float+0x268>
 8009112:	6823      	ldr	r3, [r4, #0]
 8009114:	07d9      	lsls	r1, r3, #31
 8009116:	d5d8      	bpl.n	80090ca <_printf_float+0x21a>
 8009118:	4653      	mov	r3, sl
 800911a:	465a      	mov	r2, fp
 800911c:	4631      	mov	r1, r6
 800911e:	4628      	mov	r0, r5
 8009120:	47b8      	blx	r7
 8009122:	3001      	adds	r0, #1
 8009124:	f43f af12 	beq.w	8008f4c <_printf_float+0x9c>
 8009128:	f04f 0900 	mov.w	r9, #0
 800912c:	f104 0a1a 	add.w	sl, r4, #26
 8009130:	9b07      	ldr	r3, [sp, #28]
 8009132:	425b      	negs	r3, r3
 8009134:	454b      	cmp	r3, r9
 8009136:	dc01      	bgt.n	800913c <_printf_float+0x28c>
 8009138:	9b08      	ldr	r3, [sp, #32]
 800913a:	e795      	b.n	8009068 <_printf_float+0x1b8>
 800913c:	2301      	movs	r3, #1
 800913e:	4652      	mov	r2, sl
 8009140:	4631      	mov	r1, r6
 8009142:	4628      	mov	r0, r5
 8009144:	47b8      	blx	r7
 8009146:	3001      	adds	r0, #1
 8009148:	f43f af00 	beq.w	8008f4c <_printf_float+0x9c>
 800914c:	f109 0901 	add.w	r9, r9, #1
 8009150:	e7ee      	b.n	8009130 <_printf_float+0x280>
 8009152:	bf00      	nop
 8009154:	f3af 8000 	nop.w
 8009158:	ffffffff 	.word	0xffffffff
 800915c:	7fefffff 	.word	0x7fefffff
 8009160:	0800d54c 	.word	0x0800d54c
 8009164:	0800d550 	.word	0x0800d550
 8009168:	0800d558 	.word	0x0800d558
 800916c:	0800d554 	.word	0x0800d554
 8009170:	0800d55c 	.word	0x0800d55c
 8009174:	9a08      	ldr	r2, [sp, #32]
 8009176:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009178:	429a      	cmp	r2, r3
 800917a:	bfa8      	it	ge
 800917c:	461a      	movge	r2, r3
 800917e:	2a00      	cmp	r2, #0
 8009180:	4691      	mov	r9, r2
 8009182:	dc38      	bgt.n	80091f6 <_printf_float+0x346>
 8009184:	2300      	movs	r3, #0
 8009186:	9305      	str	r3, [sp, #20]
 8009188:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800918c:	f104 021a 	add.w	r2, r4, #26
 8009190:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009192:	9905      	ldr	r1, [sp, #20]
 8009194:	9304      	str	r3, [sp, #16]
 8009196:	eba3 0309 	sub.w	r3, r3, r9
 800919a:	428b      	cmp	r3, r1
 800919c:	dc33      	bgt.n	8009206 <_printf_float+0x356>
 800919e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	db3c      	blt.n	8009220 <_printf_float+0x370>
 80091a6:	6823      	ldr	r3, [r4, #0]
 80091a8:	07da      	lsls	r2, r3, #31
 80091aa:	d439      	bmi.n	8009220 <_printf_float+0x370>
 80091ac:	9a08      	ldr	r2, [sp, #32]
 80091ae:	9b04      	ldr	r3, [sp, #16]
 80091b0:	9907      	ldr	r1, [sp, #28]
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	eba2 0901 	sub.w	r9, r2, r1
 80091b8:	4599      	cmp	r9, r3
 80091ba:	bfa8      	it	ge
 80091bc:	4699      	movge	r9, r3
 80091be:	f1b9 0f00 	cmp.w	r9, #0
 80091c2:	dc35      	bgt.n	8009230 <_printf_float+0x380>
 80091c4:	f04f 0800 	mov.w	r8, #0
 80091c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80091cc:	f104 0a1a 	add.w	sl, r4, #26
 80091d0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80091d4:	1a9b      	subs	r3, r3, r2
 80091d6:	eba3 0309 	sub.w	r3, r3, r9
 80091da:	4543      	cmp	r3, r8
 80091dc:	f77f af75 	ble.w	80090ca <_printf_float+0x21a>
 80091e0:	2301      	movs	r3, #1
 80091e2:	4652      	mov	r2, sl
 80091e4:	4631      	mov	r1, r6
 80091e6:	4628      	mov	r0, r5
 80091e8:	47b8      	blx	r7
 80091ea:	3001      	adds	r0, #1
 80091ec:	f43f aeae 	beq.w	8008f4c <_printf_float+0x9c>
 80091f0:	f108 0801 	add.w	r8, r8, #1
 80091f4:	e7ec      	b.n	80091d0 <_printf_float+0x320>
 80091f6:	4613      	mov	r3, r2
 80091f8:	4631      	mov	r1, r6
 80091fa:	4642      	mov	r2, r8
 80091fc:	4628      	mov	r0, r5
 80091fe:	47b8      	blx	r7
 8009200:	3001      	adds	r0, #1
 8009202:	d1bf      	bne.n	8009184 <_printf_float+0x2d4>
 8009204:	e6a2      	b.n	8008f4c <_printf_float+0x9c>
 8009206:	2301      	movs	r3, #1
 8009208:	4631      	mov	r1, r6
 800920a:	4628      	mov	r0, r5
 800920c:	9204      	str	r2, [sp, #16]
 800920e:	47b8      	blx	r7
 8009210:	3001      	adds	r0, #1
 8009212:	f43f ae9b 	beq.w	8008f4c <_printf_float+0x9c>
 8009216:	9b05      	ldr	r3, [sp, #20]
 8009218:	9a04      	ldr	r2, [sp, #16]
 800921a:	3301      	adds	r3, #1
 800921c:	9305      	str	r3, [sp, #20]
 800921e:	e7b7      	b.n	8009190 <_printf_float+0x2e0>
 8009220:	4653      	mov	r3, sl
 8009222:	465a      	mov	r2, fp
 8009224:	4631      	mov	r1, r6
 8009226:	4628      	mov	r0, r5
 8009228:	47b8      	blx	r7
 800922a:	3001      	adds	r0, #1
 800922c:	d1be      	bne.n	80091ac <_printf_float+0x2fc>
 800922e:	e68d      	b.n	8008f4c <_printf_float+0x9c>
 8009230:	9a04      	ldr	r2, [sp, #16]
 8009232:	464b      	mov	r3, r9
 8009234:	4442      	add	r2, r8
 8009236:	4631      	mov	r1, r6
 8009238:	4628      	mov	r0, r5
 800923a:	47b8      	blx	r7
 800923c:	3001      	adds	r0, #1
 800923e:	d1c1      	bne.n	80091c4 <_printf_float+0x314>
 8009240:	e684      	b.n	8008f4c <_printf_float+0x9c>
 8009242:	9a08      	ldr	r2, [sp, #32]
 8009244:	2a01      	cmp	r2, #1
 8009246:	dc01      	bgt.n	800924c <_printf_float+0x39c>
 8009248:	07db      	lsls	r3, r3, #31
 800924a:	d537      	bpl.n	80092bc <_printf_float+0x40c>
 800924c:	2301      	movs	r3, #1
 800924e:	4642      	mov	r2, r8
 8009250:	4631      	mov	r1, r6
 8009252:	4628      	mov	r0, r5
 8009254:	47b8      	blx	r7
 8009256:	3001      	adds	r0, #1
 8009258:	f43f ae78 	beq.w	8008f4c <_printf_float+0x9c>
 800925c:	4653      	mov	r3, sl
 800925e:	465a      	mov	r2, fp
 8009260:	4631      	mov	r1, r6
 8009262:	4628      	mov	r0, r5
 8009264:	47b8      	blx	r7
 8009266:	3001      	adds	r0, #1
 8009268:	f43f ae70 	beq.w	8008f4c <_printf_float+0x9c>
 800926c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009270:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009278:	d01b      	beq.n	80092b2 <_printf_float+0x402>
 800927a:	9b08      	ldr	r3, [sp, #32]
 800927c:	f108 0201 	add.w	r2, r8, #1
 8009280:	3b01      	subs	r3, #1
 8009282:	4631      	mov	r1, r6
 8009284:	4628      	mov	r0, r5
 8009286:	47b8      	blx	r7
 8009288:	3001      	adds	r0, #1
 800928a:	d10e      	bne.n	80092aa <_printf_float+0x3fa>
 800928c:	e65e      	b.n	8008f4c <_printf_float+0x9c>
 800928e:	2301      	movs	r3, #1
 8009290:	464a      	mov	r2, r9
 8009292:	4631      	mov	r1, r6
 8009294:	4628      	mov	r0, r5
 8009296:	47b8      	blx	r7
 8009298:	3001      	adds	r0, #1
 800929a:	f43f ae57 	beq.w	8008f4c <_printf_float+0x9c>
 800929e:	f108 0801 	add.w	r8, r8, #1
 80092a2:	9b08      	ldr	r3, [sp, #32]
 80092a4:	3b01      	subs	r3, #1
 80092a6:	4543      	cmp	r3, r8
 80092a8:	dcf1      	bgt.n	800928e <_printf_float+0x3de>
 80092aa:	9b04      	ldr	r3, [sp, #16]
 80092ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80092b0:	e6db      	b.n	800906a <_printf_float+0x1ba>
 80092b2:	f04f 0800 	mov.w	r8, #0
 80092b6:	f104 091a 	add.w	r9, r4, #26
 80092ba:	e7f2      	b.n	80092a2 <_printf_float+0x3f2>
 80092bc:	2301      	movs	r3, #1
 80092be:	4642      	mov	r2, r8
 80092c0:	e7df      	b.n	8009282 <_printf_float+0x3d2>
 80092c2:	2301      	movs	r3, #1
 80092c4:	464a      	mov	r2, r9
 80092c6:	4631      	mov	r1, r6
 80092c8:	4628      	mov	r0, r5
 80092ca:	47b8      	blx	r7
 80092cc:	3001      	adds	r0, #1
 80092ce:	f43f ae3d 	beq.w	8008f4c <_printf_float+0x9c>
 80092d2:	f108 0801 	add.w	r8, r8, #1
 80092d6:	68e3      	ldr	r3, [r4, #12]
 80092d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092da:	1a5b      	subs	r3, r3, r1
 80092dc:	4543      	cmp	r3, r8
 80092de:	dcf0      	bgt.n	80092c2 <_printf_float+0x412>
 80092e0:	e6f7      	b.n	80090d2 <_printf_float+0x222>
 80092e2:	f04f 0800 	mov.w	r8, #0
 80092e6:	f104 0919 	add.w	r9, r4, #25
 80092ea:	e7f4      	b.n	80092d6 <_printf_float+0x426>

080092ec <_printf_common>:
 80092ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092f0:	4616      	mov	r6, r2
 80092f2:	4699      	mov	r9, r3
 80092f4:	688a      	ldr	r2, [r1, #8]
 80092f6:	690b      	ldr	r3, [r1, #16]
 80092f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80092fc:	4293      	cmp	r3, r2
 80092fe:	bfb8      	it	lt
 8009300:	4613      	movlt	r3, r2
 8009302:	6033      	str	r3, [r6, #0]
 8009304:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009308:	4607      	mov	r7, r0
 800930a:	460c      	mov	r4, r1
 800930c:	b10a      	cbz	r2, 8009312 <_printf_common+0x26>
 800930e:	3301      	adds	r3, #1
 8009310:	6033      	str	r3, [r6, #0]
 8009312:	6823      	ldr	r3, [r4, #0]
 8009314:	0699      	lsls	r1, r3, #26
 8009316:	bf42      	ittt	mi
 8009318:	6833      	ldrmi	r3, [r6, #0]
 800931a:	3302      	addmi	r3, #2
 800931c:	6033      	strmi	r3, [r6, #0]
 800931e:	6825      	ldr	r5, [r4, #0]
 8009320:	f015 0506 	ands.w	r5, r5, #6
 8009324:	d106      	bne.n	8009334 <_printf_common+0x48>
 8009326:	f104 0a19 	add.w	sl, r4, #25
 800932a:	68e3      	ldr	r3, [r4, #12]
 800932c:	6832      	ldr	r2, [r6, #0]
 800932e:	1a9b      	subs	r3, r3, r2
 8009330:	42ab      	cmp	r3, r5
 8009332:	dc26      	bgt.n	8009382 <_printf_common+0x96>
 8009334:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009338:	1e13      	subs	r3, r2, #0
 800933a:	6822      	ldr	r2, [r4, #0]
 800933c:	bf18      	it	ne
 800933e:	2301      	movne	r3, #1
 8009340:	0692      	lsls	r2, r2, #26
 8009342:	d42b      	bmi.n	800939c <_printf_common+0xb0>
 8009344:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009348:	4649      	mov	r1, r9
 800934a:	4638      	mov	r0, r7
 800934c:	47c0      	blx	r8
 800934e:	3001      	adds	r0, #1
 8009350:	d01e      	beq.n	8009390 <_printf_common+0xa4>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	68e5      	ldr	r5, [r4, #12]
 8009356:	6832      	ldr	r2, [r6, #0]
 8009358:	f003 0306 	and.w	r3, r3, #6
 800935c:	2b04      	cmp	r3, #4
 800935e:	bf08      	it	eq
 8009360:	1aad      	subeq	r5, r5, r2
 8009362:	68a3      	ldr	r3, [r4, #8]
 8009364:	6922      	ldr	r2, [r4, #16]
 8009366:	bf0c      	ite	eq
 8009368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800936c:	2500      	movne	r5, #0
 800936e:	4293      	cmp	r3, r2
 8009370:	bfc4      	itt	gt
 8009372:	1a9b      	subgt	r3, r3, r2
 8009374:	18ed      	addgt	r5, r5, r3
 8009376:	2600      	movs	r6, #0
 8009378:	341a      	adds	r4, #26
 800937a:	42b5      	cmp	r5, r6
 800937c:	d11a      	bne.n	80093b4 <_printf_common+0xc8>
 800937e:	2000      	movs	r0, #0
 8009380:	e008      	b.n	8009394 <_printf_common+0xa8>
 8009382:	2301      	movs	r3, #1
 8009384:	4652      	mov	r2, sl
 8009386:	4649      	mov	r1, r9
 8009388:	4638      	mov	r0, r7
 800938a:	47c0      	blx	r8
 800938c:	3001      	adds	r0, #1
 800938e:	d103      	bne.n	8009398 <_printf_common+0xac>
 8009390:	f04f 30ff 	mov.w	r0, #4294967295
 8009394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009398:	3501      	adds	r5, #1
 800939a:	e7c6      	b.n	800932a <_printf_common+0x3e>
 800939c:	18e1      	adds	r1, r4, r3
 800939e:	1c5a      	adds	r2, r3, #1
 80093a0:	2030      	movs	r0, #48	; 0x30
 80093a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80093a6:	4422      	add	r2, r4
 80093a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80093ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80093b0:	3302      	adds	r3, #2
 80093b2:	e7c7      	b.n	8009344 <_printf_common+0x58>
 80093b4:	2301      	movs	r3, #1
 80093b6:	4622      	mov	r2, r4
 80093b8:	4649      	mov	r1, r9
 80093ba:	4638      	mov	r0, r7
 80093bc:	47c0      	blx	r8
 80093be:	3001      	adds	r0, #1
 80093c0:	d0e6      	beq.n	8009390 <_printf_common+0xa4>
 80093c2:	3601      	adds	r6, #1
 80093c4:	e7d9      	b.n	800937a <_printf_common+0x8e>
	...

080093c8 <_printf_i>:
 80093c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093cc:	460c      	mov	r4, r1
 80093ce:	4691      	mov	r9, r2
 80093d0:	7e27      	ldrb	r7, [r4, #24]
 80093d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80093d4:	2f78      	cmp	r7, #120	; 0x78
 80093d6:	4680      	mov	r8, r0
 80093d8:	469a      	mov	sl, r3
 80093da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093de:	d807      	bhi.n	80093f0 <_printf_i+0x28>
 80093e0:	2f62      	cmp	r7, #98	; 0x62
 80093e2:	d80a      	bhi.n	80093fa <_printf_i+0x32>
 80093e4:	2f00      	cmp	r7, #0
 80093e6:	f000 80d8 	beq.w	800959a <_printf_i+0x1d2>
 80093ea:	2f58      	cmp	r7, #88	; 0x58
 80093ec:	f000 80a3 	beq.w	8009536 <_printf_i+0x16e>
 80093f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80093f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80093f8:	e03a      	b.n	8009470 <_printf_i+0xa8>
 80093fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80093fe:	2b15      	cmp	r3, #21
 8009400:	d8f6      	bhi.n	80093f0 <_printf_i+0x28>
 8009402:	a001      	add	r0, pc, #4	; (adr r0, 8009408 <_printf_i+0x40>)
 8009404:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009408:	08009461 	.word	0x08009461
 800940c:	08009475 	.word	0x08009475
 8009410:	080093f1 	.word	0x080093f1
 8009414:	080093f1 	.word	0x080093f1
 8009418:	080093f1 	.word	0x080093f1
 800941c:	080093f1 	.word	0x080093f1
 8009420:	08009475 	.word	0x08009475
 8009424:	080093f1 	.word	0x080093f1
 8009428:	080093f1 	.word	0x080093f1
 800942c:	080093f1 	.word	0x080093f1
 8009430:	080093f1 	.word	0x080093f1
 8009434:	08009581 	.word	0x08009581
 8009438:	080094a5 	.word	0x080094a5
 800943c:	08009563 	.word	0x08009563
 8009440:	080093f1 	.word	0x080093f1
 8009444:	080093f1 	.word	0x080093f1
 8009448:	080095a3 	.word	0x080095a3
 800944c:	080093f1 	.word	0x080093f1
 8009450:	080094a5 	.word	0x080094a5
 8009454:	080093f1 	.word	0x080093f1
 8009458:	080093f1 	.word	0x080093f1
 800945c:	0800956b 	.word	0x0800956b
 8009460:	680b      	ldr	r3, [r1, #0]
 8009462:	1d1a      	adds	r2, r3, #4
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	600a      	str	r2, [r1, #0]
 8009468:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800946c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009470:	2301      	movs	r3, #1
 8009472:	e0a3      	b.n	80095bc <_printf_i+0x1f4>
 8009474:	6825      	ldr	r5, [r4, #0]
 8009476:	6808      	ldr	r0, [r1, #0]
 8009478:	062e      	lsls	r6, r5, #24
 800947a:	f100 0304 	add.w	r3, r0, #4
 800947e:	d50a      	bpl.n	8009496 <_printf_i+0xce>
 8009480:	6805      	ldr	r5, [r0, #0]
 8009482:	600b      	str	r3, [r1, #0]
 8009484:	2d00      	cmp	r5, #0
 8009486:	da03      	bge.n	8009490 <_printf_i+0xc8>
 8009488:	232d      	movs	r3, #45	; 0x2d
 800948a:	426d      	negs	r5, r5
 800948c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009490:	485e      	ldr	r0, [pc, #376]	; (800960c <_printf_i+0x244>)
 8009492:	230a      	movs	r3, #10
 8009494:	e019      	b.n	80094ca <_printf_i+0x102>
 8009496:	f015 0f40 	tst.w	r5, #64	; 0x40
 800949a:	6805      	ldr	r5, [r0, #0]
 800949c:	600b      	str	r3, [r1, #0]
 800949e:	bf18      	it	ne
 80094a0:	b22d      	sxthne	r5, r5
 80094a2:	e7ef      	b.n	8009484 <_printf_i+0xbc>
 80094a4:	680b      	ldr	r3, [r1, #0]
 80094a6:	6825      	ldr	r5, [r4, #0]
 80094a8:	1d18      	adds	r0, r3, #4
 80094aa:	6008      	str	r0, [r1, #0]
 80094ac:	0628      	lsls	r0, r5, #24
 80094ae:	d501      	bpl.n	80094b4 <_printf_i+0xec>
 80094b0:	681d      	ldr	r5, [r3, #0]
 80094b2:	e002      	b.n	80094ba <_printf_i+0xf2>
 80094b4:	0669      	lsls	r1, r5, #25
 80094b6:	d5fb      	bpl.n	80094b0 <_printf_i+0xe8>
 80094b8:	881d      	ldrh	r5, [r3, #0]
 80094ba:	4854      	ldr	r0, [pc, #336]	; (800960c <_printf_i+0x244>)
 80094bc:	2f6f      	cmp	r7, #111	; 0x6f
 80094be:	bf0c      	ite	eq
 80094c0:	2308      	moveq	r3, #8
 80094c2:	230a      	movne	r3, #10
 80094c4:	2100      	movs	r1, #0
 80094c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80094ca:	6866      	ldr	r6, [r4, #4]
 80094cc:	60a6      	str	r6, [r4, #8]
 80094ce:	2e00      	cmp	r6, #0
 80094d0:	bfa2      	ittt	ge
 80094d2:	6821      	ldrge	r1, [r4, #0]
 80094d4:	f021 0104 	bicge.w	r1, r1, #4
 80094d8:	6021      	strge	r1, [r4, #0]
 80094da:	b90d      	cbnz	r5, 80094e0 <_printf_i+0x118>
 80094dc:	2e00      	cmp	r6, #0
 80094de:	d04d      	beq.n	800957c <_printf_i+0x1b4>
 80094e0:	4616      	mov	r6, r2
 80094e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80094e6:	fb03 5711 	mls	r7, r3, r1, r5
 80094ea:	5dc7      	ldrb	r7, [r0, r7]
 80094ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80094f0:	462f      	mov	r7, r5
 80094f2:	42bb      	cmp	r3, r7
 80094f4:	460d      	mov	r5, r1
 80094f6:	d9f4      	bls.n	80094e2 <_printf_i+0x11a>
 80094f8:	2b08      	cmp	r3, #8
 80094fa:	d10b      	bne.n	8009514 <_printf_i+0x14c>
 80094fc:	6823      	ldr	r3, [r4, #0]
 80094fe:	07df      	lsls	r7, r3, #31
 8009500:	d508      	bpl.n	8009514 <_printf_i+0x14c>
 8009502:	6923      	ldr	r3, [r4, #16]
 8009504:	6861      	ldr	r1, [r4, #4]
 8009506:	4299      	cmp	r1, r3
 8009508:	bfde      	ittt	le
 800950a:	2330      	movle	r3, #48	; 0x30
 800950c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009510:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009514:	1b92      	subs	r2, r2, r6
 8009516:	6122      	str	r2, [r4, #16]
 8009518:	f8cd a000 	str.w	sl, [sp]
 800951c:	464b      	mov	r3, r9
 800951e:	aa03      	add	r2, sp, #12
 8009520:	4621      	mov	r1, r4
 8009522:	4640      	mov	r0, r8
 8009524:	f7ff fee2 	bl	80092ec <_printf_common>
 8009528:	3001      	adds	r0, #1
 800952a:	d14c      	bne.n	80095c6 <_printf_i+0x1fe>
 800952c:	f04f 30ff 	mov.w	r0, #4294967295
 8009530:	b004      	add	sp, #16
 8009532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009536:	4835      	ldr	r0, [pc, #212]	; (800960c <_printf_i+0x244>)
 8009538:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800953c:	6823      	ldr	r3, [r4, #0]
 800953e:	680e      	ldr	r6, [r1, #0]
 8009540:	061f      	lsls	r7, r3, #24
 8009542:	f856 5b04 	ldr.w	r5, [r6], #4
 8009546:	600e      	str	r6, [r1, #0]
 8009548:	d514      	bpl.n	8009574 <_printf_i+0x1ac>
 800954a:	07d9      	lsls	r1, r3, #31
 800954c:	bf44      	itt	mi
 800954e:	f043 0320 	orrmi.w	r3, r3, #32
 8009552:	6023      	strmi	r3, [r4, #0]
 8009554:	b91d      	cbnz	r5, 800955e <_printf_i+0x196>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	f023 0320 	bic.w	r3, r3, #32
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	2310      	movs	r3, #16
 8009560:	e7b0      	b.n	80094c4 <_printf_i+0xfc>
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	f043 0320 	orr.w	r3, r3, #32
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	2378      	movs	r3, #120	; 0x78
 800956c:	4828      	ldr	r0, [pc, #160]	; (8009610 <_printf_i+0x248>)
 800956e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009572:	e7e3      	b.n	800953c <_printf_i+0x174>
 8009574:	065e      	lsls	r6, r3, #25
 8009576:	bf48      	it	mi
 8009578:	b2ad      	uxthmi	r5, r5
 800957a:	e7e6      	b.n	800954a <_printf_i+0x182>
 800957c:	4616      	mov	r6, r2
 800957e:	e7bb      	b.n	80094f8 <_printf_i+0x130>
 8009580:	680b      	ldr	r3, [r1, #0]
 8009582:	6826      	ldr	r6, [r4, #0]
 8009584:	6960      	ldr	r0, [r4, #20]
 8009586:	1d1d      	adds	r5, r3, #4
 8009588:	600d      	str	r5, [r1, #0]
 800958a:	0635      	lsls	r5, r6, #24
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	d501      	bpl.n	8009594 <_printf_i+0x1cc>
 8009590:	6018      	str	r0, [r3, #0]
 8009592:	e002      	b.n	800959a <_printf_i+0x1d2>
 8009594:	0671      	lsls	r1, r6, #25
 8009596:	d5fb      	bpl.n	8009590 <_printf_i+0x1c8>
 8009598:	8018      	strh	r0, [r3, #0]
 800959a:	2300      	movs	r3, #0
 800959c:	6123      	str	r3, [r4, #16]
 800959e:	4616      	mov	r6, r2
 80095a0:	e7ba      	b.n	8009518 <_printf_i+0x150>
 80095a2:	680b      	ldr	r3, [r1, #0]
 80095a4:	1d1a      	adds	r2, r3, #4
 80095a6:	600a      	str	r2, [r1, #0]
 80095a8:	681e      	ldr	r6, [r3, #0]
 80095aa:	6862      	ldr	r2, [r4, #4]
 80095ac:	2100      	movs	r1, #0
 80095ae:	4630      	mov	r0, r6
 80095b0:	f7f6 fe9e 	bl	80002f0 <memchr>
 80095b4:	b108      	cbz	r0, 80095ba <_printf_i+0x1f2>
 80095b6:	1b80      	subs	r0, r0, r6
 80095b8:	6060      	str	r0, [r4, #4]
 80095ba:	6863      	ldr	r3, [r4, #4]
 80095bc:	6123      	str	r3, [r4, #16]
 80095be:	2300      	movs	r3, #0
 80095c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095c4:	e7a8      	b.n	8009518 <_printf_i+0x150>
 80095c6:	6923      	ldr	r3, [r4, #16]
 80095c8:	4632      	mov	r2, r6
 80095ca:	4649      	mov	r1, r9
 80095cc:	4640      	mov	r0, r8
 80095ce:	47d0      	blx	sl
 80095d0:	3001      	adds	r0, #1
 80095d2:	d0ab      	beq.n	800952c <_printf_i+0x164>
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	079b      	lsls	r3, r3, #30
 80095d8:	d413      	bmi.n	8009602 <_printf_i+0x23a>
 80095da:	68e0      	ldr	r0, [r4, #12]
 80095dc:	9b03      	ldr	r3, [sp, #12]
 80095de:	4298      	cmp	r0, r3
 80095e0:	bfb8      	it	lt
 80095e2:	4618      	movlt	r0, r3
 80095e4:	e7a4      	b.n	8009530 <_printf_i+0x168>
 80095e6:	2301      	movs	r3, #1
 80095e8:	4632      	mov	r2, r6
 80095ea:	4649      	mov	r1, r9
 80095ec:	4640      	mov	r0, r8
 80095ee:	47d0      	blx	sl
 80095f0:	3001      	adds	r0, #1
 80095f2:	d09b      	beq.n	800952c <_printf_i+0x164>
 80095f4:	3501      	adds	r5, #1
 80095f6:	68e3      	ldr	r3, [r4, #12]
 80095f8:	9903      	ldr	r1, [sp, #12]
 80095fa:	1a5b      	subs	r3, r3, r1
 80095fc:	42ab      	cmp	r3, r5
 80095fe:	dcf2      	bgt.n	80095e6 <_printf_i+0x21e>
 8009600:	e7eb      	b.n	80095da <_printf_i+0x212>
 8009602:	2500      	movs	r5, #0
 8009604:	f104 0619 	add.w	r6, r4, #25
 8009608:	e7f5      	b.n	80095f6 <_printf_i+0x22e>
 800960a:	bf00      	nop
 800960c:	0800d55e 	.word	0x0800d55e
 8009610:	0800d56f 	.word	0x0800d56f

08009614 <_scanf_float>:
 8009614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009618:	b087      	sub	sp, #28
 800961a:	4617      	mov	r7, r2
 800961c:	9303      	str	r3, [sp, #12]
 800961e:	688b      	ldr	r3, [r1, #8]
 8009620:	1e5a      	subs	r2, r3, #1
 8009622:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009626:	bf83      	ittte	hi
 8009628:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800962c:	195b      	addhi	r3, r3, r5
 800962e:	9302      	strhi	r3, [sp, #8]
 8009630:	2300      	movls	r3, #0
 8009632:	bf86      	itte	hi
 8009634:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009638:	608b      	strhi	r3, [r1, #8]
 800963a:	9302      	strls	r3, [sp, #8]
 800963c:	680b      	ldr	r3, [r1, #0]
 800963e:	468b      	mov	fp, r1
 8009640:	2500      	movs	r5, #0
 8009642:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009646:	f84b 3b1c 	str.w	r3, [fp], #28
 800964a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800964e:	4680      	mov	r8, r0
 8009650:	460c      	mov	r4, r1
 8009652:	465e      	mov	r6, fp
 8009654:	46aa      	mov	sl, r5
 8009656:	46a9      	mov	r9, r5
 8009658:	9501      	str	r5, [sp, #4]
 800965a:	68a2      	ldr	r2, [r4, #8]
 800965c:	b152      	cbz	r2, 8009674 <_scanf_float+0x60>
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	781b      	ldrb	r3, [r3, #0]
 8009662:	2b4e      	cmp	r3, #78	; 0x4e
 8009664:	d864      	bhi.n	8009730 <_scanf_float+0x11c>
 8009666:	2b40      	cmp	r3, #64	; 0x40
 8009668:	d83c      	bhi.n	80096e4 <_scanf_float+0xd0>
 800966a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800966e:	b2c8      	uxtb	r0, r1
 8009670:	280e      	cmp	r0, #14
 8009672:	d93a      	bls.n	80096ea <_scanf_float+0xd6>
 8009674:	f1b9 0f00 	cmp.w	r9, #0
 8009678:	d003      	beq.n	8009682 <_scanf_float+0x6e>
 800967a:	6823      	ldr	r3, [r4, #0]
 800967c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009686:	f1ba 0f01 	cmp.w	sl, #1
 800968a:	f200 8113 	bhi.w	80098b4 <_scanf_float+0x2a0>
 800968e:	455e      	cmp	r6, fp
 8009690:	f200 8105 	bhi.w	800989e <_scanf_float+0x28a>
 8009694:	2501      	movs	r5, #1
 8009696:	4628      	mov	r0, r5
 8009698:	b007      	add	sp, #28
 800969a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800969e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80096a2:	2a0d      	cmp	r2, #13
 80096a4:	d8e6      	bhi.n	8009674 <_scanf_float+0x60>
 80096a6:	a101      	add	r1, pc, #4	; (adr r1, 80096ac <_scanf_float+0x98>)
 80096a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80096ac:	080097eb 	.word	0x080097eb
 80096b0:	08009675 	.word	0x08009675
 80096b4:	08009675 	.word	0x08009675
 80096b8:	08009675 	.word	0x08009675
 80096bc:	0800984b 	.word	0x0800984b
 80096c0:	08009823 	.word	0x08009823
 80096c4:	08009675 	.word	0x08009675
 80096c8:	08009675 	.word	0x08009675
 80096cc:	080097f9 	.word	0x080097f9
 80096d0:	08009675 	.word	0x08009675
 80096d4:	08009675 	.word	0x08009675
 80096d8:	08009675 	.word	0x08009675
 80096dc:	08009675 	.word	0x08009675
 80096e0:	080097b1 	.word	0x080097b1
 80096e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80096e8:	e7db      	b.n	80096a2 <_scanf_float+0x8e>
 80096ea:	290e      	cmp	r1, #14
 80096ec:	d8c2      	bhi.n	8009674 <_scanf_float+0x60>
 80096ee:	a001      	add	r0, pc, #4	; (adr r0, 80096f4 <_scanf_float+0xe0>)
 80096f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80096f4:	080097a3 	.word	0x080097a3
 80096f8:	08009675 	.word	0x08009675
 80096fc:	080097a3 	.word	0x080097a3
 8009700:	08009837 	.word	0x08009837
 8009704:	08009675 	.word	0x08009675
 8009708:	08009751 	.word	0x08009751
 800970c:	0800978d 	.word	0x0800978d
 8009710:	0800978d 	.word	0x0800978d
 8009714:	0800978d 	.word	0x0800978d
 8009718:	0800978d 	.word	0x0800978d
 800971c:	0800978d 	.word	0x0800978d
 8009720:	0800978d 	.word	0x0800978d
 8009724:	0800978d 	.word	0x0800978d
 8009728:	0800978d 	.word	0x0800978d
 800972c:	0800978d 	.word	0x0800978d
 8009730:	2b6e      	cmp	r3, #110	; 0x6e
 8009732:	d809      	bhi.n	8009748 <_scanf_float+0x134>
 8009734:	2b60      	cmp	r3, #96	; 0x60
 8009736:	d8b2      	bhi.n	800969e <_scanf_float+0x8a>
 8009738:	2b54      	cmp	r3, #84	; 0x54
 800973a:	d077      	beq.n	800982c <_scanf_float+0x218>
 800973c:	2b59      	cmp	r3, #89	; 0x59
 800973e:	d199      	bne.n	8009674 <_scanf_float+0x60>
 8009740:	2d07      	cmp	r5, #7
 8009742:	d197      	bne.n	8009674 <_scanf_float+0x60>
 8009744:	2508      	movs	r5, #8
 8009746:	e029      	b.n	800979c <_scanf_float+0x188>
 8009748:	2b74      	cmp	r3, #116	; 0x74
 800974a:	d06f      	beq.n	800982c <_scanf_float+0x218>
 800974c:	2b79      	cmp	r3, #121	; 0x79
 800974e:	e7f6      	b.n	800973e <_scanf_float+0x12a>
 8009750:	6821      	ldr	r1, [r4, #0]
 8009752:	05c8      	lsls	r0, r1, #23
 8009754:	d51a      	bpl.n	800978c <_scanf_float+0x178>
 8009756:	9b02      	ldr	r3, [sp, #8]
 8009758:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800975c:	6021      	str	r1, [r4, #0]
 800975e:	f109 0901 	add.w	r9, r9, #1
 8009762:	b11b      	cbz	r3, 800976c <_scanf_float+0x158>
 8009764:	3b01      	subs	r3, #1
 8009766:	3201      	adds	r2, #1
 8009768:	9302      	str	r3, [sp, #8]
 800976a:	60a2      	str	r2, [r4, #8]
 800976c:	68a3      	ldr	r3, [r4, #8]
 800976e:	3b01      	subs	r3, #1
 8009770:	60a3      	str	r3, [r4, #8]
 8009772:	6923      	ldr	r3, [r4, #16]
 8009774:	3301      	adds	r3, #1
 8009776:	6123      	str	r3, [r4, #16]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	3b01      	subs	r3, #1
 800977c:	2b00      	cmp	r3, #0
 800977e:	607b      	str	r3, [r7, #4]
 8009780:	f340 8084 	ble.w	800988c <_scanf_float+0x278>
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	3301      	adds	r3, #1
 8009788:	603b      	str	r3, [r7, #0]
 800978a:	e766      	b.n	800965a <_scanf_float+0x46>
 800978c:	eb1a 0f05 	cmn.w	sl, r5
 8009790:	f47f af70 	bne.w	8009674 <_scanf_float+0x60>
 8009794:	6822      	ldr	r2, [r4, #0]
 8009796:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800979a:	6022      	str	r2, [r4, #0]
 800979c:	f806 3b01 	strb.w	r3, [r6], #1
 80097a0:	e7e4      	b.n	800976c <_scanf_float+0x158>
 80097a2:	6822      	ldr	r2, [r4, #0]
 80097a4:	0610      	lsls	r0, r2, #24
 80097a6:	f57f af65 	bpl.w	8009674 <_scanf_float+0x60>
 80097aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097ae:	e7f4      	b.n	800979a <_scanf_float+0x186>
 80097b0:	f1ba 0f00 	cmp.w	sl, #0
 80097b4:	d10e      	bne.n	80097d4 <_scanf_float+0x1c0>
 80097b6:	f1b9 0f00 	cmp.w	r9, #0
 80097ba:	d10e      	bne.n	80097da <_scanf_float+0x1c6>
 80097bc:	6822      	ldr	r2, [r4, #0]
 80097be:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80097c2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80097c6:	d108      	bne.n	80097da <_scanf_float+0x1c6>
 80097c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097cc:	6022      	str	r2, [r4, #0]
 80097ce:	f04f 0a01 	mov.w	sl, #1
 80097d2:	e7e3      	b.n	800979c <_scanf_float+0x188>
 80097d4:	f1ba 0f02 	cmp.w	sl, #2
 80097d8:	d055      	beq.n	8009886 <_scanf_float+0x272>
 80097da:	2d01      	cmp	r5, #1
 80097dc:	d002      	beq.n	80097e4 <_scanf_float+0x1d0>
 80097de:	2d04      	cmp	r5, #4
 80097e0:	f47f af48 	bne.w	8009674 <_scanf_float+0x60>
 80097e4:	3501      	adds	r5, #1
 80097e6:	b2ed      	uxtb	r5, r5
 80097e8:	e7d8      	b.n	800979c <_scanf_float+0x188>
 80097ea:	f1ba 0f01 	cmp.w	sl, #1
 80097ee:	f47f af41 	bne.w	8009674 <_scanf_float+0x60>
 80097f2:	f04f 0a02 	mov.w	sl, #2
 80097f6:	e7d1      	b.n	800979c <_scanf_float+0x188>
 80097f8:	b97d      	cbnz	r5, 800981a <_scanf_float+0x206>
 80097fa:	f1b9 0f00 	cmp.w	r9, #0
 80097fe:	f47f af3c 	bne.w	800967a <_scanf_float+0x66>
 8009802:	6822      	ldr	r2, [r4, #0]
 8009804:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009808:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800980c:	f47f af39 	bne.w	8009682 <_scanf_float+0x6e>
 8009810:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009814:	6022      	str	r2, [r4, #0]
 8009816:	2501      	movs	r5, #1
 8009818:	e7c0      	b.n	800979c <_scanf_float+0x188>
 800981a:	2d03      	cmp	r5, #3
 800981c:	d0e2      	beq.n	80097e4 <_scanf_float+0x1d0>
 800981e:	2d05      	cmp	r5, #5
 8009820:	e7de      	b.n	80097e0 <_scanf_float+0x1cc>
 8009822:	2d02      	cmp	r5, #2
 8009824:	f47f af26 	bne.w	8009674 <_scanf_float+0x60>
 8009828:	2503      	movs	r5, #3
 800982a:	e7b7      	b.n	800979c <_scanf_float+0x188>
 800982c:	2d06      	cmp	r5, #6
 800982e:	f47f af21 	bne.w	8009674 <_scanf_float+0x60>
 8009832:	2507      	movs	r5, #7
 8009834:	e7b2      	b.n	800979c <_scanf_float+0x188>
 8009836:	6822      	ldr	r2, [r4, #0]
 8009838:	0591      	lsls	r1, r2, #22
 800983a:	f57f af1b 	bpl.w	8009674 <_scanf_float+0x60>
 800983e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009842:	6022      	str	r2, [r4, #0]
 8009844:	f8cd 9004 	str.w	r9, [sp, #4]
 8009848:	e7a8      	b.n	800979c <_scanf_float+0x188>
 800984a:	6822      	ldr	r2, [r4, #0]
 800984c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009850:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009854:	d006      	beq.n	8009864 <_scanf_float+0x250>
 8009856:	0550      	lsls	r0, r2, #21
 8009858:	f57f af0c 	bpl.w	8009674 <_scanf_float+0x60>
 800985c:	f1b9 0f00 	cmp.w	r9, #0
 8009860:	f43f af0f 	beq.w	8009682 <_scanf_float+0x6e>
 8009864:	0591      	lsls	r1, r2, #22
 8009866:	bf58      	it	pl
 8009868:	9901      	ldrpl	r1, [sp, #4]
 800986a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800986e:	bf58      	it	pl
 8009870:	eba9 0101 	subpl.w	r1, r9, r1
 8009874:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009878:	bf58      	it	pl
 800987a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800987e:	6022      	str	r2, [r4, #0]
 8009880:	f04f 0900 	mov.w	r9, #0
 8009884:	e78a      	b.n	800979c <_scanf_float+0x188>
 8009886:	f04f 0a03 	mov.w	sl, #3
 800988a:	e787      	b.n	800979c <_scanf_float+0x188>
 800988c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009890:	4639      	mov	r1, r7
 8009892:	4640      	mov	r0, r8
 8009894:	4798      	blx	r3
 8009896:	2800      	cmp	r0, #0
 8009898:	f43f aedf 	beq.w	800965a <_scanf_float+0x46>
 800989c:	e6ea      	b.n	8009674 <_scanf_float+0x60>
 800989e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80098a6:	463a      	mov	r2, r7
 80098a8:	4640      	mov	r0, r8
 80098aa:	4798      	blx	r3
 80098ac:	6923      	ldr	r3, [r4, #16]
 80098ae:	3b01      	subs	r3, #1
 80098b0:	6123      	str	r3, [r4, #16]
 80098b2:	e6ec      	b.n	800968e <_scanf_float+0x7a>
 80098b4:	1e6b      	subs	r3, r5, #1
 80098b6:	2b06      	cmp	r3, #6
 80098b8:	d825      	bhi.n	8009906 <_scanf_float+0x2f2>
 80098ba:	2d02      	cmp	r5, #2
 80098bc:	d836      	bhi.n	800992c <_scanf_float+0x318>
 80098be:	455e      	cmp	r6, fp
 80098c0:	f67f aee8 	bls.w	8009694 <_scanf_float+0x80>
 80098c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80098cc:	463a      	mov	r2, r7
 80098ce:	4640      	mov	r0, r8
 80098d0:	4798      	blx	r3
 80098d2:	6923      	ldr	r3, [r4, #16]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	6123      	str	r3, [r4, #16]
 80098d8:	e7f1      	b.n	80098be <_scanf_float+0x2aa>
 80098da:	9802      	ldr	r0, [sp, #8]
 80098dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098e0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80098e4:	9002      	str	r0, [sp, #8]
 80098e6:	463a      	mov	r2, r7
 80098e8:	4640      	mov	r0, r8
 80098ea:	4798      	blx	r3
 80098ec:	6923      	ldr	r3, [r4, #16]
 80098ee:	3b01      	subs	r3, #1
 80098f0:	6123      	str	r3, [r4, #16]
 80098f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098f6:	fa5f fa8a 	uxtb.w	sl, sl
 80098fa:	f1ba 0f02 	cmp.w	sl, #2
 80098fe:	d1ec      	bne.n	80098da <_scanf_float+0x2c6>
 8009900:	3d03      	subs	r5, #3
 8009902:	b2ed      	uxtb	r5, r5
 8009904:	1b76      	subs	r6, r6, r5
 8009906:	6823      	ldr	r3, [r4, #0]
 8009908:	05da      	lsls	r2, r3, #23
 800990a:	d52f      	bpl.n	800996c <_scanf_float+0x358>
 800990c:	055b      	lsls	r3, r3, #21
 800990e:	d510      	bpl.n	8009932 <_scanf_float+0x31e>
 8009910:	455e      	cmp	r6, fp
 8009912:	f67f aebf 	bls.w	8009694 <_scanf_float+0x80>
 8009916:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800991a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800991e:	463a      	mov	r2, r7
 8009920:	4640      	mov	r0, r8
 8009922:	4798      	blx	r3
 8009924:	6923      	ldr	r3, [r4, #16]
 8009926:	3b01      	subs	r3, #1
 8009928:	6123      	str	r3, [r4, #16]
 800992a:	e7f1      	b.n	8009910 <_scanf_float+0x2fc>
 800992c:	46aa      	mov	sl, r5
 800992e:	9602      	str	r6, [sp, #8]
 8009930:	e7df      	b.n	80098f2 <_scanf_float+0x2de>
 8009932:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009936:	6923      	ldr	r3, [r4, #16]
 8009938:	2965      	cmp	r1, #101	; 0x65
 800993a:	f103 33ff 	add.w	r3, r3, #4294967295
 800993e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	d00c      	beq.n	8009960 <_scanf_float+0x34c>
 8009946:	2945      	cmp	r1, #69	; 0x45
 8009948:	d00a      	beq.n	8009960 <_scanf_float+0x34c>
 800994a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800994e:	463a      	mov	r2, r7
 8009950:	4640      	mov	r0, r8
 8009952:	4798      	blx	r3
 8009954:	6923      	ldr	r3, [r4, #16]
 8009956:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800995a:	3b01      	subs	r3, #1
 800995c:	1eb5      	subs	r5, r6, #2
 800995e:	6123      	str	r3, [r4, #16]
 8009960:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009964:	463a      	mov	r2, r7
 8009966:	4640      	mov	r0, r8
 8009968:	4798      	blx	r3
 800996a:	462e      	mov	r6, r5
 800996c:	6825      	ldr	r5, [r4, #0]
 800996e:	f015 0510 	ands.w	r5, r5, #16
 8009972:	d14d      	bne.n	8009a10 <_scanf_float+0x3fc>
 8009974:	7035      	strb	r5, [r6, #0]
 8009976:	6823      	ldr	r3, [r4, #0]
 8009978:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800997c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009980:	d11a      	bne.n	80099b8 <_scanf_float+0x3a4>
 8009982:	9b01      	ldr	r3, [sp, #4]
 8009984:	454b      	cmp	r3, r9
 8009986:	eba3 0209 	sub.w	r2, r3, r9
 800998a:	d122      	bne.n	80099d2 <_scanf_float+0x3be>
 800998c:	2200      	movs	r2, #0
 800998e:	4659      	mov	r1, fp
 8009990:	4640      	mov	r0, r8
 8009992:	f000 fe5b 	bl	800a64c <_strtod_r>
 8009996:	9b03      	ldr	r3, [sp, #12]
 8009998:	6821      	ldr	r1, [r4, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f011 0f02 	tst.w	r1, #2
 80099a0:	f103 0204 	add.w	r2, r3, #4
 80099a4:	d020      	beq.n	80099e8 <_scanf_float+0x3d4>
 80099a6:	9903      	ldr	r1, [sp, #12]
 80099a8:	600a      	str	r2, [r1, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	ed83 0b00 	vstr	d0, [r3]
 80099b0:	68e3      	ldr	r3, [r4, #12]
 80099b2:	3301      	adds	r3, #1
 80099b4:	60e3      	str	r3, [r4, #12]
 80099b6:	e66e      	b.n	8009696 <_scanf_float+0x82>
 80099b8:	9b04      	ldr	r3, [sp, #16]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d0e6      	beq.n	800998c <_scanf_float+0x378>
 80099be:	9905      	ldr	r1, [sp, #20]
 80099c0:	230a      	movs	r3, #10
 80099c2:	462a      	mov	r2, r5
 80099c4:	3101      	adds	r1, #1
 80099c6:	4640      	mov	r0, r8
 80099c8:	f000 feca 	bl	800a760 <_strtol_r>
 80099cc:	9b04      	ldr	r3, [sp, #16]
 80099ce:	9e05      	ldr	r6, [sp, #20]
 80099d0:	1ac2      	subs	r2, r0, r3
 80099d2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80099d6:	429e      	cmp	r6, r3
 80099d8:	bf28      	it	cs
 80099da:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80099de:	490d      	ldr	r1, [pc, #52]	; (8009a14 <_scanf_float+0x400>)
 80099e0:	4630      	mov	r0, r6
 80099e2:	f000 f821 	bl	8009a28 <siprintf>
 80099e6:	e7d1      	b.n	800998c <_scanf_float+0x378>
 80099e8:	f011 0f04 	tst.w	r1, #4
 80099ec:	9903      	ldr	r1, [sp, #12]
 80099ee:	600a      	str	r2, [r1, #0]
 80099f0:	d1db      	bne.n	80099aa <_scanf_float+0x396>
 80099f2:	eeb4 0b40 	vcmp.f64	d0, d0
 80099f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099fa:	681e      	ldr	r6, [r3, #0]
 80099fc:	d705      	bvc.n	8009a0a <_scanf_float+0x3f6>
 80099fe:	4806      	ldr	r0, [pc, #24]	; (8009a18 <_scanf_float+0x404>)
 8009a00:	f000 f80c 	bl	8009a1c <nanf>
 8009a04:	ed86 0a00 	vstr	s0, [r6]
 8009a08:	e7d2      	b.n	80099b0 <_scanf_float+0x39c>
 8009a0a:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009a0e:	e7f9      	b.n	8009a04 <_scanf_float+0x3f0>
 8009a10:	2500      	movs	r5, #0
 8009a12:	e640      	b.n	8009696 <_scanf_float+0x82>
 8009a14:	0800d580 	.word	0x0800d580
 8009a18:	0800d998 	.word	0x0800d998

08009a1c <nanf>:
 8009a1c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009a24 <nanf+0x8>
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	7fc00000 	.word	0x7fc00000

08009a28 <siprintf>:
 8009a28:	b40e      	push	{r1, r2, r3}
 8009a2a:	b500      	push	{lr}
 8009a2c:	b09c      	sub	sp, #112	; 0x70
 8009a2e:	ab1d      	add	r3, sp, #116	; 0x74
 8009a30:	9002      	str	r0, [sp, #8]
 8009a32:	9006      	str	r0, [sp, #24]
 8009a34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a38:	4809      	ldr	r0, [pc, #36]	; (8009a60 <siprintf+0x38>)
 8009a3a:	9107      	str	r1, [sp, #28]
 8009a3c:	9104      	str	r1, [sp, #16]
 8009a3e:	4909      	ldr	r1, [pc, #36]	; (8009a64 <siprintf+0x3c>)
 8009a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a44:	9105      	str	r1, [sp, #20]
 8009a46:	6800      	ldr	r0, [r0, #0]
 8009a48:	9301      	str	r3, [sp, #4]
 8009a4a:	a902      	add	r1, sp, #8
 8009a4c:	f002 fe10 	bl	800c670 <_svfiprintf_r>
 8009a50:	9b02      	ldr	r3, [sp, #8]
 8009a52:	2200      	movs	r2, #0
 8009a54:	701a      	strb	r2, [r3, #0]
 8009a56:	b01c      	add	sp, #112	; 0x70
 8009a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a5c:	b003      	add	sp, #12
 8009a5e:	4770      	bx	lr
 8009a60:	24000010 	.word	0x24000010
 8009a64:	ffff0208 	.word	0xffff0208

08009a68 <sulp>:
 8009a68:	b570      	push	{r4, r5, r6, lr}
 8009a6a:	4604      	mov	r4, r0
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	4616      	mov	r6, r2
 8009a70:	ec45 4b10 	vmov	d0, r4, r5
 8009a74:	f002 fb96 	bl	800c1a4 <__ulp>
 8009a78:	b17e      	cbz	r6, 8009a9a <sulp+0x32>
 8009a7a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009a7e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	dd09      	ble.n	8009a9a <sulp+0x32>
 8009a86:	051b      	lsls	r3, r3, #20
 8009a88:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8009a8c:	2000      	movs	r0, #0
 8009a8e:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8009a92:	ec41 0b17 	vmov	d7, r0, r1
 8009a96:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009a9a:	bd70      	pop	{r4, r5, r6, pc}
 8009a9c:	0000      	movs	r0, r0
	...

08009aa0 <_strtod_l>:
 8009aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa4:	ed2d 8b0c 	vpush	{d8-d13}
 8009aa8:	b09d      	sub	sp, #116	; 0x74
 8009aaa:	461f      	mov	r7, r3
 8009aac:	2300      	movs	r3, #0
 8009aae:	9318      	str	r3, [sp, #96]	; 0x60
 8009ab0:	4ba6      	ldr	r3, [pc, #664]	; (8009d4c <_strtod_l+0x2ac>)
 8009ab2:	9213      	str	r2, [sp, #76]	; 0x4c
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	9308      	str	r3, [sp, #32]
 8009ab8:	4604      	mov	r4, r0
 8009aba:	4618      	mov	r0, r3
 8009abc:	468a      	mov	sl, r1
 8009abe:	f7f6 fc0f 	bl	80002e0 <strlen>
 8009ac2:	f04f 0800 	mov.w	r8, #0
 8009ac6:	4605      	mov	r5, r0
 8009ac8:	f04f 0900 	mov.w	r9, #0
 8009acc:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009ad0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ad2:	781a      	ldrb	r2, [r3, #0]
 8009ad4:	2a2b      	cmp	r2, #43	; 0x2b
 8009ad6:	d04d      	beq.n	8009b74 <_strtod_l+0xd4>
 8009ad8:	d83a      	bhi.n	8009b50 <_strtod_l+0xb0>
 8009ada:	2a0d      	cmp	r2, #13
 8009adc:	d833      	bhi.n	8009b46 <_strtod_l+0xa6>
 8009ade:	2a08      	cmp	r2, #8
 8009ae0:	d833      	bhi.n	8009b4a <_strtod_l+0xaa>
 8009ae2:	2a00      	cmp	r2, #0
 8009ae4:	d03d      	beq.n	8009b62 <_strtod_l+0xc2>
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aea:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009aec:	7833      	ldrb	r3, [r6, #0]
 8009aee:	2b30      	cmp	r3, #48	; 0x30
 8009af0:	f040 80b6 	bne.w	8009c60 <_strtod_l+0x1c0>
 8009af4:	7873      	ldrb	r3, [r6, #1]
 8009af6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009afa:	2b58      	cmp	r3, #88	; 0x58
 8009afc:	d16d      	bne.n	8009bda <_strtod_l+0x13a>
 8009afe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b00:	9301      	str	r3, [sp, #4]
 8009b02:	ab18      	add	r3, sp, #96	; 0x60
 8009b04:	9702      	str	r7, [sp, #8]
 8009b06:	9300      	str	r3, [sp, #0]
 8009b08:	4a91      	ldr	r2, [pc, #580]	; (8009d50 <_strtod_l+0x2b0>)
 8009b0a:	ab19      	add	r3, sp, #100	; 0x64
 8009b0c:	a917      	add	r1, sp, #92	; 0x5c
 8009b0e:	4620      	mov	r0, r4
 8009b10:	f001 fca8 	bl	800b464 <__gethex>
 8009b14:	f010 0507 	ands.w	r5, r0, #7
 8009b18:	4607      	mov	r7, r0
 8009b1a:	d005      	beq.n	8009b28 <_strtod_l+0x88>
 8009b1c:	2d06      	cmp	r5, #6
 8009b1e:	d12b      	bne.n	8009b78 <_strtod_l+0xd8>
 8009b20:	3601      	adds	r6, #1
 8009b22:	2300      	movs	r3, #0
 8009b24:	9617      	str	r6, [sp, #92]	; 0x5c
 8009b26:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f040 856e 	bne.w	800a60c <_strtod_l+0xb6c>
 8009b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b32:	b1e3      	cbz	r3, 8009b6e <_strtod_l+0xce>
 8009b34:	ec49 8b17 	vmov	d7, r8, r9
 8009b38:	eeb1 0b47 	vneg.f64	d0, d7
 8009b3c:	b01d      	add	sp, #116	; 0x74
 8009b3e:	ecbd 8b0c 	vpop	{d8-d13}
 8009b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b46:	2a20      	cmp	r2, #32
 8009b48:	d1cd      	bne.n	8009ae6 <_strtod_l+0x46>
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b4e:	e7bf      	b.n	8009ad0 <_strtod_l+0x30>
 8009b50:	2a2d      	cmp	r2, #45	; 0x2d
 8009b52:	d1c8      	bne.n	8009ae6 <_strtod_l+0x46>
 8009b54:	2201      	movs	r2, #1
 8009b56:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b58:	1c5a      	adds	r2, r3, #1
 8009b5a:	9217      	str	r2, [sp, #92]	; 0x5c
 8009b5c:	785b      	ldrb	r3, [r3, #1]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1c3      	bne.n	8009aea <_strtod_l+0x4a>
 8009b62:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b64:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	f040 854d 	bne.w	800a608 <_strtod_l+0xb68>
 8009b6e:	ec49 8b10 	vmov	d0, r8, r9
 8009b72:	e7e3      	b.n	8009b3c <_strtod_l+0x9c>
 8009b74:	2200      	movs	r2, #0
 8009b76:	e7ee      	b.n	8009b56 <_strtod_l+0xb6>
 8009b78:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009b7a:	b13a      	cbz	r2, 8009b8c <_strtod_l+0xec>
 8009b7c:	2135      	movs	r1, #53	; 0x35
 8009b7e:	a81a      	add	r0, sp, #104	; 0x68
 8009b80:	f002 fc1c 	bl	800c3bc <__copybits>
 8009b84:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b86:	4620      	mov	r0, r4
 8009b88:	f001 ffe0 	bl	800bb4c <_Bfree>
 8009b8c:	3d01      	subs	r5, #1
 8009b8e:	2d05      	cmp	r5, #5
 8009b90:	d807      	bhi.n	8009ba2 <_strtod_l+0x102>
 8009b92:	e8df f005 	tbb	[pc, r5]
 8009b96:	0b0e      	.short	0x0b0e
 8009b98:	030e1d18 	.word	0x030e1d18
 8009b9c:	f04f 0900 	mov.w	r9, #0
 8009ba0:	46c8      	mov	r8, r9
 8009ba2:	073b      	lsls	r3, r7, #28
 8009ba4:	d5c0      	bpl.n	8009b28 <_strtod_l+0x88>
 8009ba6:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009baa:	e7bd      	b.n	8009b28 <_strtod_l+0x88>
 8009bac:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8009bb0:	e7f7      	b.n	8009ba2 <_strtod_l+0x102>
 8009bb2:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8009bb6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009bb8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009bbc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009bc0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009bc4:	e7ed      	b.n	8009ba2 <_strtod_l+0x102>
 8009bc6:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8009d54 <_strtod_l+0x2b4>
 8009bca:	f04f 0800 	mov.w	r8, #0
 8009bce:	e7e8      	b.n	8009ba2 <_strtod_l+0x102>
 8009bd0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009bd4:	f04f 38ff 	mov.w	r8, #4294967295
 8009bd8:	e7e3      	b.n	8009ba2 <_strtod_l+0x102>
 8009bda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	9217      	str	r2, [sp, #92]	; 0x5c
 8009be0:	785b      	ldrb	r3, [r3, #1]
 8009be2:	2b30      	cmp	r3, #48	; 0x30
 8009be4:	d0f9      	beq.n	8009bda <_strtod_l+0x13a>
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d09e      	beq.n	8009b28 <_strtod_l+0x88>
 8009bea:	2301      	movs	r3, #1
 8009bec:	9306      	str	r3, [sp, #24]
 8009bee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009bf0:	930c      	str	r3, [sp, #48]	; 0x30
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	9304      	str	r3, [sp, #16]
 8009bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8009bf8:	461e      	mov	r6, r3
 8009bfa:	220a      	movs	r2, #10
 8009bfc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009bfe:	f890 b000 	ldrb.w	fp, [r0]
 8009c02:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 8009c06:	b2d9      	uxtb	r1, r3
 8009c08:	2909      	cmp	r1, #9
 8009c0a:	d92b      	bls.n	8009c64 <_strtod_l+0x1c4>
 8009c0c:	9908      	ldr	r1, [sp, #32]
 8009c0e:	462a      	mov	r2, r5
 8009c10:	f002 fe46 	bl	800c8a0 <strncmp>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d035      	beq.n	8009c84 <_strtod_l+0x1e4>
 8009c18:	2000      	movs	r0, #0
 8009c1a:	465a      	mov	r2, fp
 8009c1c:	4633      	mov	r3, r6
 8009c1e:	4683      	mov	fp, r0
 8009c20:	4601      	mov	r1, r0
 8009c22:	2a65      	cmp	r2, #101	; 0x65
 8009c24:	d001      	beq.n	8009c2a <_strtod_l+0x18a>
 8009c26:	2a45      	cmp	r2, #69	; 0x45
 8009c28:	d118      	bne.n	8009c5c <_strtod_l+0x1bc>
 8009c2a:	b91b      	cbnz	r3, 8009c34 <_strtod_l+0x194>
 8009c2c:	9b06      	ldr	r3, [sp, #24]
 8009c2e:	4303      	orrs	r3, r0
 8009c30:	d097      	beq.n	8009b62 <_strtod_l+0xc2>
 8009c32:	2300      	movs	r3, #0
 8009c34:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009c38:	f10a 0201 	add.w	r2, sl, #1
 8009c3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c3e:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8009c42:	2a2b      	cmp	r2, #43	; 0x2b
 8009c44:	d077      	beq.n	8009d36 <_strtod_l+0x296>
 8009c46:	2a2d      	cmp	r2, #45	; 0x2d
 8009c48:	d07d      	beq.n	8009d46 <_strtod_l+0x2a6>
 8009c4a:	f04f 0e00 	mov.w	lr, #0
 8009c4e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009c52:	2d09      	cmp	r5, #9
 8009c54:	f240 8084 	bls.w	8009d60 <_strtod_l+0x2c0>
 8009c58:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009c5c:	2500      	movs	r5, #0
 8009c5e:	e09f      	b.n	8009da0 <_strtod_l+0x300>
 8009c60:	2300      	movs	r3, #0
 8009c62:	e7c3      	b.n	8009bec <_strtod_l+0x14c>
 8009c64:	2e08      	cmp	r6, #8
 8009c66:	bfd5      	itete	le
 8009c68:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8009c6a:	9904      	ldrgt	r1, [sp, #16]
 8009c6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009c70:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009c74:	f100 0001 	add.w	r0, r0, #1
 8009c78:	bfd4      	ite	le
 8009c7a:	930a      	strle	r3, [sp, #40]	; 0x28
 8009c7c:	9304      	strgt	r3, [sp, #16]
 8009c7e:	3601      	adds	r6, #1
 8009c80:	9017      	str	r0, [sp, #92]	; 0x5c
 8009c82:	e7bb      	b.n	8009bfc <_strtod_l+0x15c>
 8009c84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c86:	195a      	adds	r2, r3, r5
 8009c88:	9217      	str	r2, [sp, #92]	; 0x5c
 8009c8a:	5d5a      	ldrb	r2, [r3, r5]
 8009c8c:	b3ae      	cbz	r6, 8009cfa <_strtod_l+0x25a>
 8009c8e:	4683      	mov	fp, r0
 8009c90:	4633      	mov	r3, r6
 8009c92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009c96:	2909      	cmp	r1, #9
 8009c98:	d912      	bls.n	8009cc0 <_strtod_l+0x220>
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	e7c1      	b.n	8009c22 <_strtod_l+0x182>
 8009c9e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ca0:	1c5a      	adds	r2, r3, #1
 8009ca2:	9217      	str	r2, [sp, #92]	; 0x5c
 8009ca4:	785a      	ldrb	r2, [r3, #1]
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	2a30      	cmp	r2, #48	; 0x30
 8009caa:	d0f8      	beq.n	8009c9e <_strtod_l+0x1fe>
 8009cac:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	f200 84b0 	bhi.w	800a616 <_strtod_l+0xb76>
 8009cb6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cb8:	930c      	str	r3, [sp, #48]	; 0x30
 8009cba:	4683      	mov	fp, r0
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	3a30      	subs	r2, #48	; 0x30
 8009cc2:	f100 0101 	add.w	r1, r0, #1
 8009cc6:	d012      	beq.n	8009cee <_strtod_l+0x24e>
 8009cc8:	448b      	add	fp, r1
 8009cca:	eb00 0c03 	add.w	ip, r0, r3
 8009cce:	4619      	mov	r1, r3
 8009cd0:	250a      	movs	r5, #10
 8009cd2:	4561      	cmp	r1, ip
 8009cd4:	d113      	bne.n	8009cfe <_strtod_l+0x25e>
 8009cd6:	1819      	adds	r1, r3, r0
 8009cd8:	2908      	cmp	r1, #8
 8009cda:	f103 0301 	add.w	r3, r3, #1
 8009cde:	4403      	add	r3, r0
 8009ce0:	dc1d      	bgt.n	8009d1e <_strtod_l+0x27e>
 8009ce2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009ce4:	210a      	movs	r1, #10
 8009ce6:	fb01 2200 	mla	r2, r1, r0, r2
 8009cea:	920a      	str	r2, [sp, #40]	; 0x28
 8009cec:	2100      	movs	r1, #0
 8009cee:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009cf0:	1c50      	adds	r0, r2, #1
 8009cf2:	9017      	str	r0, [sp, #92]	; 0x5c
 8009cf4:	7852      	ldrb	r2, [r2, #1]
 8009cf6:	4608      	mov	r0, r1
 8009cf8:	e7cb      	b.n	8009c92 <_strtod_l+0x1f2>
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	e7d4      	b.n	8009ca8 <_strtod_l+0x208>
 8009cfe:	2908      	cmp	r1, #8
 8009d00:	dc04      	bgt.n	8009d0c <_strtod_l+0x26c>
 8009d02:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009d04:	436f      	muls	r7, r5
 8009d06:	970a      	str	r7, [sp, #40]	; 0x28
 8009d08:	3101      	adds	r1, #1
 8009d0a:	e7e2      	b.n	8009cd2 <_strtod_l+0x232>
 8009d0c:	f101 0e01 	add.w	lr, r1, #1
 8009d10:	f1be 0f10 	cmp.w	lr, #16
 8009d14:	bfde      	ittt	le
 8009d16:	9f04      	ldrle	r7, [sp, #16]
 8009d18:	436f      	mulle	r7, r5
 8009d1a:	9704      	strle	r7, [sp, #16]
 8009d1c:	e7f4      	b.n	8009d08 <_strtod_l+0x268>
 8009d1e:	2b10      	cmp	r3, #16
 8009d20:	bfdf      	itttt	le
 8009d22:	9804      	ldrle	r0, [sp, #16]
 8009d24:	210a      	movle	r1, #10
 8009d26:	fb01 2200 	mlale	r2, r1, r0, r2
 8009d2a:	9204      	strle	r2, [sp, #16]
 8009d2c:	e7de      	b.n	8009cec <_strtod_l+0x24c>
 8009d2e:	f04f 0b00 	mov.w	fp, #0
 8009d32:	2101      	movs	r1, #1
 8009d34:	e77a      	b.n	8009c2c <_strtod_l+0x18c>
 8009d36:	f04f 0e00 	mov.w	lr, #0
 8009d3a:	f10a 0202 	add.w	r2, sl, #2
 8009d3e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009d40:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8009d44:	e783      	b.n	8009c4e <_strtod_l+0x1ae>
 8009d46:	f04f 0e01 	mov.w	lr, #1
 8009d4a:	e7f6      	b.n	8009d3a <_strtod_l+0x29a>
 8009d4c:	0800d7d8 	.word	0x0800d7d8
 8009d50:	0800d588 	.word	0x0800d588
 8009d54:	7ff00000 	.word	0x7ff00000
 8009d58:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009d5a:	1c55      	adds	r5, r2, #1
 8009d5c:	9517      	str	r5, [sp, #92]	; 0x5c
 8009d5e:	7852      	ldrb	r2, [r2, #1]
 8009d60:	2a30      	cmp	r2, #48	; 0x30
 8009d62:	d0f9      	beq.n	8009d58 <_strtod_l+0x2b8>
 8009d64:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009d68:	2d08      	cmp	r5, #8
 8009d6a:	f63f af77 	bhi.w	8009c5c <_strtod_l+0x1bc>
 8009d6e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009d72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009d74:	9208      	str	r2, [sp, #32]
 8009d76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009d78:	1c55      	adds	r5, r2, #1
 8009d7a:	9517      	str	r5, [sp, #92]	; 0x5c
 8009d7c:	7852      	ldrb	r2, [r2, #1]
 8009d7e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8009d82:	2f09      	cmp	r7, #9
 8009d84:	d937      	bls.n	8009df6 <_strtod_l+0x356>
 8009d86:	9f08      	ldr	r7, [sp, #32]
 8009d88:	1bed      	subs	r5, r5, r7
 8009d8a:	2d08      	cmp	r5, #8
 8009d8c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009d90:	dc02      	bgt.n	8009d98 <_strtod_l+0x2f8>
 8009d92:	4565      	cmp	r5, ip
 8009d94:	bfa8      	it	ge
 8009d96:	4665      	movge	r5, ip
 8009d98:	f1be 0f00 	cmp.w	lr, #0
 8009d9c:	d000      	beq.n	8009da0 <_strtod_l+0x300>
 8009d9e:	426d      	negs	r5, r5
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d14f      	bne.n	8009e44 <_strtod_l+0x3a4>
 8009da4:	9b06      	ldr	r3, [sp, #24]
 8009da6:	4303      	orrs	r3, r0
 8009da8:	f47f aebe 	bne.w	8009b28 <_strtod_l+0x88>
 8009dac:	2900      	cmp	r1, #0
 8009dae:	f47f aed8 	bne.w	8009b62 <_strtod_l+0xc2>
 8009db2:	2a69      	cmp	r2, #105	; 0x69
 8009db4:	d027      	beq.n	8009e06 <_strtod_l+0x366>
 8009db6:	dc24      	bgt.n	8009e02 <_strtod_l+0x362>
 8009db8:	2a49      	cmp	r2, #73	; 0x49
 8009dba:	d024      	beq.n	8009e06 <_strtod_l+0x366>
 8009dbc:	2a4e      	cmp	r2, #78	; 0x4e
 8009dbe:	f47f aed0 	bne.w	8009b62 <_strtod_l+0xc2>
 8009dc2:	499b      	ldr	r1, [pc, #620]	; (800a030 <_strtod_l+0x590>)
 8009dc4:	a817      	add	r0, sp, #92	; 0x5c
 8009dc6:	f001 fda5 	bl	800b914 <__match>
 8009dca:	2800      	cmp	r0, #0
 8009dcc:	f43f aec9 	beq.w	8009b62 <_strtod_l+0xc2>
 8009dd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	2b28      	cmp	r3, #40	; 0x28
 8009dd6:	d12d      	bne.n	8009e34 <_strtod_l+0x394>
 8009dd8:	4996      	ldr	r1, [pc, #600]	; (800a034 <_strtod_l+0x594>)
 8009dda:	aa1a      	add	r2, sp, #104	; 0x68
 8009ddc:	a817      	add	r0, sp, #92	; 0x5c
 8009dde:	f001 fdad 	bl	800b93c <__hexnan>
 8009de2:	2805      	cmp	r0, #5
 8009de4:	d126      	bne.n	8009e34 <_strtod_l+0x394>
 8009de6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009de8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009dec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009df0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009df4:	e698      	b.n	8009b28 <_strtod_l+0x88>
 8009df6:	250a      	movs	r5, #10
 8009df8:	fb05 250c 	mla	r5, r5, ip, r2
 8009dfc:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009e00:	e7b9      	b.n	8009d76 <_strtod_l+0x2d6>
 8009e02:	2a6e      	cmp	r2, #110	; 0x6e
 8009e04:	e7db      	b.n	8009dbe <_strtod_l+0x31e>
 8009e06:	498c      	ldr	r1, [pc, #560]	; (800a038 <_strtod_l+0x598>)
 8009e08:	a817      	add	r0, sp, #92	; 0x5c
 8009e0a:	f001 fd83 	bl	800b914 <__match>
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f43f aea7 	beq.w	8009b62 <_strtod_l+0xc2>
 8009e14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e16:	4989      	ldr	r1, [pc, #548]	; (800a03c <_strtod_l+0x59c>)
 8009e18:	3b01      	subs	r3, #1
 8009e1a:	a817      	add	r0, sp, #92	; 0x5c
 8009e1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e1e:	f001 fd79 	bl	800b914 <__match>
 8009e22:	b910      	cbnz	r0, 8009e2a <_strtod_l+0x38a>
 8009e24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e26:	3301      	adds	r3, #1
 8009e28:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e2a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 800a050 <_strtod_l+0x5b0>
 8009e2e:	f04f 0800 	mov.w	r8, #0
 8009e32:	e679      	b.n	8009b28 <_strtod_l+0x88>
 8009e34:	4882      	ldr	r0, [pc, #520]	; (800a040 <_strtod_l+0x5a0>)
 8009e36:	f002 fd1b 	bl	800c870 <nan>
 8009e3a:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009e3e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009e42:	e671      	b.n	8009b28 <_strtod_l+0x88>
 8009e44:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009e48:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009e4c:	eba5 020b 	sub.w	r2, r5, fp
 8009e50:	2e00      	cmp	r6, #0
 8009e52:	bf08      	it	eq
 8009e54:	461e      	moveq	r6, r3
 8009e56:	2b10      	cmp	r3, #16
 8009e58:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009e5c:	9206      	str	r2, [sp, #24]
 8009e5e:	461a      	mov	r2, r3
 8009e60:	bfa8      	it	ge
 8009e62:	2210      	movge	r2, #16
 8009e64:	2b09      	cmp	r3, #9
 8009e66:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 8009e6a:	dd0e      	ble.n	8009e8a <_strtod_l+0x3ea>
 8009e6c:	4975      	ldr	r1, [pc, #468]	; (800a044 <_strtod_l+0x5a4>)
 8009e6e:	eddd 7a04 	vldr	s15, [sp, #16]
 8009e72:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009e76:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 8009e7a:	ed9d 5b08 	vldr	d5, [sp, #32]
 8009e7e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009e82:	eea5 7b06 	vfma.f64	d7, d5, d6
 8009e86:	ec59 8b17 	vmov	r8, r9, d7
 8009e8a:	2b0f      	cmp	r3, #15
 8009e8c:	dc37      	bgt.n	8009efe <_strtod_l+0x45e>
 8009e8e:	9906      	ldr	r1, [sp, #24]
 8009e90:	2900      	cmp	r1, #0
 8009e92:	f43f ae49 	beq.w	8009b28 <_strtod_l+0x88>
 8009e96:	dd23      	ble.n	8009ee0 <_strtod_l+0x440>
 8009e98:	2916      	cmp	r1, #22
 8009e9a:	dc0b      	bgt.n	8009eb4 <_strtod_l+0x414>
 8009e9c:	4b69      	ldr	r3, [pc, #420]	; (800a044 <_strtod_l+0x5a4>)
 8009e9e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009ea2:	ed93 7b00 	vldr	d7, [r3]
 8009ea6:	ec49 8b16 	vmov	d6, r8, r9
 8009eaa:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009eae:	ec59 8b17 	vmov	r8, r9, d7
 8009eb2:	e639      	b.n	8009b28 <_strtod_l+0x88>
 8009eb4:	9806      	ldr	r0, [sp, #24]
 8009eb6:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8009eba:	4281      	cmp	r1, r0
 8009ebc:	db1f      	blt.n	8009efe <_strtod_l+0x45e>
 8009ebe:	4a61      	ldr	r2, [pc, #388]	; (800a044 <_strtod_l+0x5a4>)
 8009ec0:	f1c3 030f 	rsb	r3, r3, #15
 8009ec4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009ec8:	ed91 7b00 	vldr	d7, [r1]
 8009ecc:	ec49 8b16 	vmov	d6, r8, r9
 8009ed0:	1ac3      	subs	r3, r0, r3
 8009ed2:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009ed6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009eda:	ed92 6b00 	vldr	d6, [r2]
 8009ede:	e7e4      	b.n	8009eaa <_strtod_l+0x40a>
 8009ee0:	9906      	ldr	r1, [sp, #24]
 8009ee2:	3116      	adds	r1, #22
 8009ee4:	db0b      	blt.n	8009efe <_strtod_l+0x45e>
 8009ee6:	4b57      	ldr	r3, [pc, #348]	; (800a044 <_strtod_l+0x5a4>)
 8009ee8:	ebab 0505 	sub.w	r5, fp, r5
 8009eec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009ef0:	ed95 7b00 	vldr	d7, [r5]
 8009ef4:	ec49 8b16 	vmov	d6, r8, r9
 8009ef8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009efc:	e7d7      	b.n	8009eae <_strtod_l+0x40e>
 8009efe:	9906      	ldr	r1, [sp, #24]
 8009f00:	1a9a      	subs	r2, r3, r2
 8009f02:	440a      	add	r2, r1
 8009f04:	2a00      	cmp	r2, #0
 8009f06:	dd74      	ble.n	8009ff2 <_strtod_l+0x552>
 8009f08:	f012 000f 	ands.w	r0, r2, #15
 8009f0c:	d00a      	beq.n	8009f24 <_strtod_l+0x484>
 8009f0e:	494d      	ldr	r1, [pc, #308]	; (800a044 <_strtod_l+0x5a4>)
 8009f10:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009f14:	ed91 7b00 	vldr	d7, [r1]
 8009f18:	ec49 8b16 	vmov	d6, r8, r9
 8009f1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009f20:	ec59 8b17 	vmov	r8, r9, d7
 8009f24:	f032 020f 	bics.w	r2, r2, #15
 8009f28:	d04f      	beq.n	8009fca <_strtod_l+0x52a>
 8009f2a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009f2e:	dd22      	ble.n	8009f76 <_strtod_l+0x4d6>
 8009f30:	2500      	movs	r5, #0
 8009f32:	462e      	mov	r6, r5
 8009f34:	950a      	str	r5, [sp, #40]	; 0x28
 8009f36:	462f      	mov	r7, r5
 8009f38:	2322      	movs	r3, #34	; 0x22
 8009f3a:	f8df 9114 	ldr.w	r9, [pc, #276]	; 800a050 <_strtod_l+0x5b0>
 8009f3e:	6023      	str	r3, [r4, #0]
 8009f40:	f04f 0800 	mov.w	r8, #0
 8009f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f43f adee 	beq.w	8009b28 <_strtod_l+0x88>
 8009f4c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f001 fdfc 	bl	800bb4c <_Bfree>
 8009f54:	4639      	mov	r1, r7
 8009f56:	4620      	mov	r0, r4
 8009f58:	f001 fdf8 	bl	800bb4c <_Bfree>
 8009f5c:	4631      	mov	r1, r6
 8009f5e:	4620      	mov	r0, r4
 8009f60:	f001 fdf4 	bl	800bb4c <_Bfree>
 8009f64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009f66:	4620      	mov	r0, r4
 8009f68:	f001 fdf0 	bl	800bb4c <_Bfree>
 8009f6c:	4629      	mov	r1, r5
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f001 fdec 	bl	800bb4c <_Bfree>
 8009f74:	e5d8      	b.n	8009b28 <_strtod_l+0x88>
 8009f76:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	4f32      	ldr	r7, [pc, #200]	; (800a048 <_strtod_l+0x5a8>)
 8009f7e:	1112      	asrs	r2, r2, #4
 8009f80:	4601      	mov	r1, r0
 8009f82:	2a01      	cmp	r2, #1
 8009f84:	dc24      	bgt.n	8009fd0 <_strtod_l+0x530>
 8009f86:	b108      	cbz	r0, 8009f8c <_strtod_l+0x4ec>
 8009f88:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009f8c:	4a2e      	ldr	r2, [pc, #184]	; (800a048 <_strtod_l+0x5a8>)
 8009f8e:	482f      	ldr	r0, [pc, #188]	; (800a04c <_strtod_l+0x5ac>)
 8009f90:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009f94:	ed91 7b00 	vldr	d7, [r1]
 8009f98:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009f9c:	ec49 8b16 	vmov	d6, r8, r9
 8009fa0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009fa4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009fa8:	9905      	ldr	r1, [sp, #20]
 8009faa:	4a29      	ldr	r2, [pc, #164]	; (800a050 <_strtod_l+0x5b0>)
 8009fac:	400a      	ands	r2, r1
 8009fae:	4282      	cmp	r2, r0
 8009fb0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009fb4:	d8bc      	bhi.n	8009f30 <_strtod_l+0x490>
 8009fb6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009fba:	4282      	cmp	r2, r0
 8009fbc:	bf86      	itte	hi
 8009fbe:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a054 <_strtod_l+0x5b4>
 8009fc2:	f04f 38ff 	movhi.w	r8, #4294967295
 8009fc6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009fca:	2200      	movs	r2, #0
 8009fcc:	9204      	str	r2, [sp, #16]
 8009fce:	e07f      	b.n	800a0d0 <_strtod_l+0x630>
 8009fd0:	f012 0f01 	tst.w	r2, #1
 8009fd4:	d00a      	beq.n	8009fec <_strtod_l+0x54c>
 8009fd6:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8009fda:	ed90 7b00 	vldr	d7, [r0]
 8009fde:	ed9d 6b04 	vldr	d6, [sp, #16]
 8009fe2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009fe6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009fea:	2001      	movs	r0, #1
 8009fec:	3101      	adds	r1, #1
 8009fee:	1052      	asrs	r2, r2, #1
 8009ff0:	e7c7      	b.n	8009f82 <_strtod_l+0x4e2>
 8009ff2:	d0ea      	beq.n	8009fca <_strtod_l+0x52a>
 8009ff4:	4252      	negs	r2, r2
 8009ff6:	f012 000f 	ands.w	r0, r2, #15
 8009ffa:	d00a      	beq.n	800a012 <_strtod_l+0x572>
 8009ffc:	4911      	ldr	r1, [pc, #68]	; (800a044 <_strtod_l+0x5a4>)
 8009ffe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a002:	ed91 7b00 	vldr	d7, [r1]
 800a006:	ec49 8b16 	vmov	d6, r8, r9
 800a00a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a00e:	ec59 8b17 	vmov	r8, r9, d7
 800a012:	1112      	asrs	r2, r2, #4
 800a014:	d0d9      	beq.n	8009fca <_strtod_l+0x52a>
 800a016:	2a1f      	cmp	r2, #31
 800a018:	dd1e      	ble.n	800a058 <_strtod_l+0x5b8>
 800a01a:	2500      	movs	r5, #0
 800a01c:	462e      	mov	r6, r5
 800a01e:	950a      	str	r5, [sp, #40]	; 0x28
 800a020:	462f      	mov	r7, r5
 800a022:	2322      	movs	r3, #34	; 0x22
 800a024:	f04f 0800 	mov.w	r8, #0
 800a028:	f04f 0900 	mov.w	r9, #0
 800a02c:	6023      	str	r3, [r4, #0]
 800a02e:	e789      	b.n	8009f44 <_strtod_l+0x4a4>
 800a030:	0800d559 	.word	0x0800d559
 800a034:	0800d59c 	.word	0x0800d59c
 800a038:	0800d551 	.word	0x0800d551
 800a03c:	0800d6dc 	.word	0x0800d6dc
 800a040:	0800d998 	.word	0x0800d998
 800a044:	0800d878 	.word	0x0800d878
 800a048:	0800d850 	.word	0x0800d850
 800a04c:	7ca00000 	.word	0x7ca00000
 800a050:	7ff00000 	.word	0x7ff00000
 800a054:	7fefffff 	.word	0x7fefffff
 800a058:	f012 0110 	ands.w	r1, r2, #16
 800a05c:	bf18      	it	ne
 800a05e:	216a      	movne	r1, #106	; 0x6a
 800a060:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a064:	9104      	str	r1, [sp, #16]
 800a066:	49c0      	ldr	r1, [pc, #768]	; (800a368 <_strtod_l+0x8c8>)
 800a068:	2000      	movs	r0, #0
 800a06a:	07d7      	lsls	r7, r2, #31
 800a06c:	d508      	bpl.n	800a080 <_strtod_l+0x5e0>
 800a06e:	ed9d 6b08 	vldr	d6, [sp, #32]
 800a072:	ed91 7b00 	vldr	d7, [r1]
 800a076:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a07a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a07e:	2001      	movs	r0, #1
 800a080:	1052      	asrs	r2, r2, #1
 800a082:	f101 0108 	add.w	r1, r1, #8
 800a086:	d1f0      	bne.n	800a06a <_strtod_l+0x5ca>
 800a088:	b108      	cbz	r0, 800a08e <_strtod_l+0x5ee>
 800a08a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 800a08e:	9a04      	ldr	r2, [sp, #16]
 800a090:	b1ba      	cbz	r2, 800a0c2 <_strtod_l+0x622>
 800a092:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a096:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 800a09a:	2a00      	cmp	r2, #0
 800a09c:	4649      	mov	r1, r9
 800a09e:	dd10      	ble.n	800a0c2 <_strtod_l+0x622>
 800a0a0:	2a1f      	cmp	r2, #31
 800a0a2:	f340 8132 	ble.w	800a30a <_strtod_l+0x86a>
 800a0a6:	2a34      	cmp	r2, #52	; 0x34
 800a0a8:	bfde      	ittt	le
 800a0aa:	3a20      	suble	r2, #32
 800a0ac:	f04f 30ff 	movle.w	r0, #4294967295
 800a0b0:	fa00 f202 	lslle.w	r2, r0, r2
 800a0b4:	f04f 0800 	mov.w	r8, #0
 800a0b8:	bfcc      	ite	gt
 800a0ba:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a0be:	ea02 0901 	andle.w	r9, r2, r1
 800a0c2:	ec49 8b17 	vmov	d7, r8, r9
 800a0c6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a0ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ce:	d0a4      	beq.n	800a01a <_strtod_l+0x57a>
 800a0d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0d2:	9200      	str	r2, [sp, #0]
 800a0d4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a0d6:	4632      	mov	r2, r6
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f001 fda3 	bl	800bc24 <__s2b>
 800a0de:	900a      	str	r0, [sp, #40]	; 0x28
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	f43f af25 	beq.w	8009f30 <_strtod_l+0x490>
 800a0e6:	9b06      	ldr	r3, [sp, #24]
 800a0e8:	ebab 0505 	sub.w	r5, fp, r5
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	bfb4      	ite	lt
 800a0f0:	462b      	movlt	r3, r5
 800a0f2:	2300      	movge	r3, #0
 800a0f4:	930c      	str	r3, [sp, #48]	; 0x30
 800a0f6:	9b06      	ldr	r3, [sp, #24]
 800a0f8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 800a350 <_strtod_l+0x8b0>
 800a0fc:	ed9f ab96 	vldr	d10, [pc, #600]	; 800a358 <_strtod_l+0x8b8>
 800a100:	ed9f bb97 	vldr	d11, [pc, #604]	; 800a360 <_strtod_l+0x8c0>
 800a104:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a108:	2500      	movs	r5, #0
 800a10a:	9312      	str	r3, [sp, #72]	; 0x48
 800a10c:	462e      	mov	r6, r5
 800a10e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a110:	4620      	mov	r0, r4
 800a112:	6859      	ldr	r1, [r3, #4]
 800a114:	f001 fcda 	bl	800bacc <_Balloc>
 800a118:	4607      	mov	r7, r0
 800a11a:	2800      	cmp	r0, #0
 800a11c:	f43f af0c 	beq.w	8009f38 <_strtod_l+0x498>
 800a120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a122:	691a      	ldr	r2, [r3, #16]
 800a124:	3202      	adds	r2, #2
 800a126:	f103 010c 	add.w	r1, r3, #12
 800a12a:	0092      	lsls	r2, r2, #2
 800a12c:	300c      	adds	r0, #12
 800a12e:	f001 fcbf 	bl	800bab0 <memcpy>
 800a132:	ec49 8b10 	vmov	d0, r8, r9
 800a136:	aa1a      	add	r2, sp, #104	; 0x68
 800a138:	a919      	add	r1, sp, #100	; 0x64
 800a13a:	4620      	mov	r0, r4
 800a13c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800a140:	f002 f8ac 	bl	800c29c <__d2b>
 800a144:	9018      	str	r0, [sp, #96]	; 0x60
 800a146:	2800      	cmp	r0, #0
 800a148:	f43f aef6 	beq.w	8009f38 <_strtod_l+0x498>
 800a14c:	2101      	movs	r1, #1
 800a14e:	4620      	mov	r0, r4
 800a150:	f001 fe02 	bl	800bd58 <__i2b>
 800a154:	4606      	mov	r6, r0
 800a156:	2800      	cmp	r0, #0
 800a158:	f43f aeee 	beq.w	8009f38 <_strtod_l+0x498>
 800a15c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a15e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a160:	2b00      	cmp	r3, #0
 800a162:	bfab      	itete	ge
 800a164:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a166:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a168:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 800a16c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 800a170:	bfac      	ite	ge
 800a172:	eb03 0b02 	addge.w	fp, r3, r2
 800a176:	eba2 0a03 	sublt.w	sl, r2, r3
 800a17a:	9a04      	ldr	r2, [sp, #16]
 800a17c:	1a9b      	subs	r3, r3, r2
 800a17e:	440b      	add	r3, r1
 800a180:	4a7a      	ldr	r2, [pc, #488]	; (800a36c <_strtod_l+0x8cc>)
 800a182:	3b01      	subs	r3, #1
 800a184:	4293      	cmp	r3, r2
 800a186:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800a18a:	f280 80d1 	bge.w	800a330 <_strtod_l+0x890>
 800a18e:	1ad2      	subs	r2, r2, r3
 800a190:	2a1f      	cmp	r2, #31
 800a192:	eba1 0102 	sub.w	r1, r1, r2
 800a196:	f04f 0001 	mov.w	r0, #1
 800a19a:	f300 80bd 	bgt.w	800a318 <_strtod_l+0x878>
 800a19e:	fa00 f302 	lsl.w	r3, r0, r2
 800a1a2:	930e      	str	r3, [sp, #56]	; 0x38
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	930d      	str	r3, [sp, #52]	; 0x34
 800a1a8:	eb0b 0301 	add.w	r3, fp, r1
 800a1ac:	9a04      	ldr	r2, [sp, #16]
 800a1ae:	459b      	cmp	fp, r3
 800a1b0:	448a      	add	sl, r1
 800a1b2:	4492      	add	sl, r2
 800a1b4:	465a      	mov	r2, fp
 800a1b6:	bfa8      	it	ge
 800a1b8:	461a      	movge	r2, r3
 800a1ba:	4552      	cmp	r2, sl
 800a1bc:	bfa8      	it	ge
 800a1be:	4652      	movge	r2, sl
 800a1c0:	2a00      	cmp	r2, #0
 800a1c2:	bfc2      	ittt	gt
 800a1c4:	1a9b      	subgt	r3, r3, r2
 800a1c6:	ebaa 0a02 	subgt.w	sl, sl, r2
 800a1ca:	ebab 0b02 	subgt.w	fp, fp, r2
 800a1ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a1d0:	2a00      	cmp	r2, #0
 800a1d2:	dd18      	ble.n	800a206 <_strtod_l+0x766>
 800a1d4:	4631      	mov	r1, r6
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	9315      	str	r3, [sp, #84]	; 0x54
 800a1da:	f001 fe79 	bl	800bed0 <__pow5mult>
 800a1de:	4606      	mov	r6, r0
 800a1e0:	2800      	cmp	r0, #0
 800a1e2:	f43f aea9 	beq.w	8009f38 <_strtod_l+0x498>
 800a1e6:	4601      	mov	r1, r0
 800a1e8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f001 fdca 	bl	800bd84 <__multiply>
 800a1f0:	9014      	str	r0, [sp, #80]	; 0x50
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	f43f aea0 	beq.w	8009f38 <_strtod_l+0x498>
 800a1f8:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	f001 fca6 	bl	800bb4c <_Bfree>
 800a200:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a202:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a204:	9218      	str	r2, [sp, #96]	; 0x60
 800a206:	2b00      	cmp	r3, #0
 800a208:	f300 8097 	bgt.w	800a33a <_strtod_l+0x89a>
 800a20c:	9b06      	ldr	r3, [sp, #24]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	dd08      	ble.n	800a224 <_strtod_l+0x784>
 800a212:	4639      	mov	r1, r7
 800a214:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a216:	4620      	mov	r0, r4
 800a218:	f001 fe5a 	bl	800bed0 <__pow5mult>
 800a21c:	4607      	mov	r7, r0
 800a21e:	2800      	cmp	r0, #0
 800a220:	f43f ae8a 	beq.w	8009f38 <_strtod_l+0x498>
 800a224:	f1ba 0f00 	cmp.w	sl, #0
 800a228:	dd08      	ble.n	800a23c <_strtod_l+0x79c>
 800a22a:	4639      	mov	r1, r7
 800a22c:	4652      	mov	r2, sl
 800a22e:	4620      	mov	r0, r4
 800a230:	f001 fea8 	bl	800bf84 <__lshift>
 800a234:	4607      	mov	r7, r0
 800a236:	2800      	cmp	r0, #0
 800a238:	f43f ae7e 	beq.w	8009f38 <_strtod_l+0x498>
 800a23c:	f1bb 0f00 	cmp.w	fp, #0
 800a240:	dd08      	ble.n	800a254 <_strtod_l+0x7b4>
 800a242:	4631      	mov	r1, r6
 800a244:	465a      	mov	r2, fp
 800a246:	4620      	mov	r0, r4
 800a248:	f001 fe9c 	bl	800bf84 <__lshift>
 800a24c:	4606      	mov	r6, r0
 800a24e:	2800      	cmp	r0, #0
 800a250:	f43f ae72 	beq.w	8009f38 <_strtod_l+0x498>
 800a254:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a256:	463a      	mov	r2, r7
 800a258:	4620      	mov	r0, r4
 800a25a:	f001 ff1b 	bl	800c094 <__mdiff>
 800a25e:	4605      	mov	r5, r0
 800a260:	2800      	cmp	r0, #0
 800a262:	f43f ae69 	beq.w	8009f38 <_strtod_l+0x498>
 800a266:	2300      	movs	r3, #0
 800a268:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800a26c:	60c3      	str	r3, [r0, #12]
 800a26e:	4631      	mov	r1, r6
 800a270:	f001 fef4 	bl	800c05c <__mcmp>
 800a274:	2800      	cmp	r0, #0
 800a276:	da7f      	bge.n	800a378 <_strtod_l+0x8d8>
 800a278:	ea5a 0308 	orrs.w	r3, sl, r8
 800a27c:	f040 80a5 	bne.w	800a3ca <_strtod_l+0x92a>
 800a280:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a284:	2b00      	cmp	r3, #0
 800a286:	f040 80a0 	bne.w	800a3ca <_strtod_l+0x92a>
 800a28a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a28e:	0d1b      	lsrs	r3, r3, #20
 800a290:	051b      	lsls	r3, r3, #20
 800a292:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a296:	f240 8098 	bls.w	800a3ca <_strtod_l+0x92a>
 800a29a:	696b      	ldr	r3, [r5, #20]
 800a29c:	b91b      	cbnz	r3, 800a2a6 <_strtod_l+0x806>
 800a29e:	692b      	ldr	r3, [r5, #16]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	f340 8092 	ble.w	800a3ca <_strtod_l+0x92a>
 800a2a6:	4629      	mov	r1, r5
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	4620      	mov	r0, r4
 800a2ac:	f001 fe6a 	bl	800bf84 <__lshift>
 800a2b0:	4631      	mov	r1, r6
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	f001 fed2 	bl	800c05c <__mcmp>
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	f340 8086 	ble.w	800a3ca <_strtod_l+0x92a>
 800a2be:	9904      	ldr	r1, [sp, #16]
 800a2c0:	4a2b      	ldr	r2, [pc, #172]	; (800a370 <_strtod_l+0x8d0>)
 800a2c2:	464b      	mov	r3, r9
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	f000 80a1 	beq.w	800a40c <_strtod_l+0x96c>
 800a2ca:	ea02 0109 	and.w	r1, r2, r9
 800a2ce:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a2d2:	f300 809b 	bgt.w	800a40c <_strtod_l+0x96c>
 800a2d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a2da:	f77f aea2 	ble.w	800a022 <_strtod_l+0x582>
 800a2de:	4a25      	ldr	r2, [pc, #148]	; (800a374 <_strtod_l+0x8d4>)
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800a2e6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 800a2ea:	ec49 8b17 	vmov	d7, r8, r9
 800a2ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a2f2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a2f6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a2fa:	4313      	orrs	r3, r2
 800a2fc:	bf08      	it	eq
 800a2fe:	2322      	moveq	r3, #34	; 0x22
 800a300:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a304:	bf08      	it	eq
 800a306:	6023      	streq	r3, [r4, #0]
 800a308:	e620      	b.n	8009f4c <_strtod_l+0x4ac>
 800a30a:	f04f 31ff 	mov.w	r1, #4294967295
 800a30e:	fa01 f202 	lsl.w	r2, r1, r2
 800a312:	ea02 0808 	and.w	r8, r2, r8
 800a316:	e6d4      	b.n	800a0c2 <_strtod_l+0x622>
 800a318:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800a31c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a320:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800a324:	33e2      	adds	r3, #226	; 0xe2
 800a326:	fa00 f303 	lsl.w	r3, r0, r3
 800a32a:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 800a32e:	e73b      	b.n	800a1a8 <_strtod_l+0x708>
 800a330:	2000      	movs	r0, #0
 800a332:	2301      	movs	r3, #1
 800a334:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 800a338:	e736      	b.n	800a1a8 <_strtod_l+0x708>
 800a33a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a33c:	461a      	mov	r2, r3
 800a33e:	4620      	mov	r0, r4
 800a340:	f001 fe20 	bl	800bf84 <__lshift>
 800a344:	9018      	str	r0, [sp, #96]	; 0x60
 800a346:	2800      	cmp	r0, #0
 800a348:	f47f af60 	bne.w	800a20c <_strtod_l+0x76c>
 800a34c:	e5f4      	b.n	8009f38 <_strtod_l+0x498>
 800a34e:	bf00      	nop
 800a350:	94a03595 	.word	0x94a03595
 800a354:	3fcfffff 	.word	0x3fcfffff
 800a358:	94a03595 	.word	0x94a03595
 800a35c:	3fdfffff 	.word	0x3fdfffff
 800a360:	35afe535 	.word	0x35afe535
 800a364:	3fe00000 	.word	0x3fe00000
 800a368:	0800d5b0 	.word	0x0800d5b0
 800a36c:	fffffc02 	.word	0xfffffc02
 800a370:	7ff00000 	.word	0x7ff00000
 800a374:	39500000 	.word	0x39500000
 800a378:	46cb      	mov	fp, r9
 800a37a:	d165      	bne.n	800a448 <_strtod_l+0x9a8>
 800a37c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a380:	f1ba 0f00 	cmp.w	sl, #0
 800a384:	d02a      	beq.n	800a3dc <_strtod_l+0x93c>
 800a386:	4aaa      	ldr	r2, [pc, #680]	; (800a630 <_strtod_l+0xb90>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d12b      	bne.n	800a3e4 <_strtod_l+0x944>
 800a38c:	9b04      	ldr	r3, [sp, #16]
 800a38e:	4641      	mov	r1, r8
 800a390:	b1fb      	cbz	r3, 800a3d2 <_strtod_l+0x932>
 800a392:	4aa8      	ldr	r2, [pc, #672]	; (800a634 <_strtod_l+0xb94>)
 800a394:	ea09 0202 	and.w	r2, r9, r2
 800a398:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a39c:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a0:	d81a      	bhi.n	800a3d8 <_strtod_l+0x938>
 800a3a2:	0d12      	lsrs	r2, r2, #20
 800a3a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a3a8:	fa00 f303 	lsl.w	r3, r0, r3
 800a3ac:	4299      	cmp	r1, r3
 800a3ae:	d119      	bne.n	800a3e4 <_strtod_l+0x944>
 800a3b0:	4ba1      	ldr	r3, [pc, #644]	; (800a638 <_strtod_l+0xb98>)
 800a3b2:	459b      	cmp	fp, r3
 800a3b4:	d102      	bne.n	800a3bc <_strtod_l+0x91c>
 800a3b6:	3101      	adds	r1, #1
 800a3b8:	f43f adbe 	beq.w	8009f38 <_strtod_l+0x498>
 800a3bc:	4b9d      	ldr	r3, [pc, #628]	; (800a634 <_strtod_l+0xb94>)
 800a3be:	ea0b 0303 	and.w	r3, fp, r3
 800a3c2:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a3c6:	f04f 0800 	mov.w	r8, #0
 800a3ca:	9b04      	ldr	r3, [sp, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d186      	bne.n	800a2de <_strtod_l+0x83e>
 800a3d0:	e5bc      	b.n	8009f4c <_strtod_l+0x4ac>
 800a3d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a3d6:	e7e9      	b.n	800a3ac <_strtod_l+0x90c>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	e7e7      	b.n	800a3ac <_strtod_l+0x90c>
 800a3dc:	ea53 0308 	orrs.w	r3, r3, r8
 800a3e0:	f43f af6d 	beq.w	800a2be <_strtod_l+0x81e>
 800a3e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3e6:	b1db      	cbz	r3, 800a420 <_strtod_l+0x980>
 800a3e8:	ea13 0f0b 	tst.w	r3, fp
 800a3ec:	d0ed      	beq.n	800a3ca <_strtod_l+0x92a>
 800a3ee:	9a04      	ldr	r2, [sp, #16]
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	4649      	mov	r1, r9
 800a3f4:	f1ba 0f00 	cmp.w	sl, #0
 800a3f8:	d016      	beq.n	800a428 <_strtod_l+0x988>
 800a3fa:	f7ff fb35 	bl	8009a68 <sulp>
 800a3fe:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a402:	ee37 7b00 	vadd.f64	d7, d7, d0
 800a406:	ec59 8b17 	vmov	r8, r9, d7
 800a40a:	e7de      	b.n	800a3ca <_strtod_l+0x92a>
 800a40c:	4013      	ands	r3, r2
 800a40e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a412:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a416:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a41a:	f04f 38ff 	mov.w	r8, #4294967295
 800a41e:	e7d4      	b.n	800a3ca <_strtod_l+0x92a>
 800a420:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a422:	ea13 0f08 	tst.w	r3, r8
 800a426:	e7e1      	b.n	800a3ec <_strtod_l+0x94c>
 800a428:	f7ff fb1e 	bl	8009a68 <sulp>
 800a42c:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a430:	ee37 7b40 	vsub.f64	d7, d7, d0
 800a434:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a438:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a43c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a440:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800a444:	d1c1      	bne.n	800a3ca <_strtod_l+0x92a>
 800a446:	e5ec      	b.n	800a022 <_strtod_l+0x582>
 800a448:	4631      	mov	r1, r6
 800a44a:	4628      	mov	r0, r5
 800a44c:	f001 ff82 	bl	800c354 <__ratio>
 800a450:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800a454:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a45c:	d867      	bhi.n	800a52e <_strtod_l+0xa8e>
 800a45e:	f1ba 0f00 	cmp.w	sl, #0
 800a462:	d044      	beq.n	800a4ee <_strtod_l+0xa4e>
 800a464:	4b75      	ldr	r3, [pc, #468]	; (800a63c <_strtod_l+0xb9c>)
 800a466:	2200      	movs	r2, #0
 800a468:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 800a46c:	4971      	ldr	r1, [pc, #452]	; (800a634 <_strtod_l+0xb94>)
 800a46e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a648 <_strtod_l+0xba8>
 800a472:	ea0b 0001 	and.w	r0, fp, r1
 800a476:	4560      	cmp	r0, ip
 800a478:	900d      	str	r0, [sp, #52]	; 0x34
 800a47a:	f040 808b 	bne.w	800a594 <_strtod_l+0xaf4>
 800a47e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a482:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800a486:	ec49 8b10 	vmov	d0, r8, r9
 800a48a:	ec43 2b1c 	vmov	d12, r2, r3
 800a48e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a492:	f001 fe87 	bl	800c1a4 <__ulp>
 800a496:	ec49 8b1d 	vmov	d13, r8, r9
 800a49a:	eeac db00 	vfma.f64	d13, d12, d0
 800a49e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 800a4a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a4a4:	4963      	ldr	r1, [pc, #396]	; (800a634 <_strtod_l+0xb94>)
 800a4a6:	4a66      	ldr	r2, [pc, #408]	; (800a640 <_strtod_l+0xba0>)
 800a4a8:	4019      	ands	r1, r3
 800a4aa:	4291      	cmp	r1, r2
 800a4ac:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 800a4b0:	d947      	bls.n	800a542 <_strtod_l+0xaa2>
 800a4b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d103      	bne.n	800a4c4 <_strtod_l+0xa24>
 800a4bc:	9b08      	ldr	r3, [sp, #32]
 800a4be:	3301      	adds	r3, #1
 800a4c0:	f43f ad3a 	beq.w	8009f38 <_strtod_l+0x498>
 800a4c4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 800a638 <_strtod_l+0xb98>
 800a4c8:	f04f 38ff 	mov.w	r8, #4294967295
 800a4cc:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f001 fb3c 	bl	800bb4c <_Bfree>
 800a4d4:	4639      	mov	r1, r7
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	f001 fb38 	bl	800bb4c <_Bfree>
 800a4dc:	4631      	mov	r1, r6
 800a4de:	4620      	mov	r0, r4
 800a4e0:	f001 fb34 	bl	800bb4c <_Bfree>
 800a4e4:	4629      	mov	r1, r5
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	f001 fb30 	bl	800bb4c <_Bfree>
 800a4ec:	e60f      	b.n	800a10e <_strtod_l+0x66e>
 800a4ee:	f1b8 0f00 	cmp.w	r8, #0
 800a4f2:	d112      	bne.n	800a51a <_strtod_l+0xa7a>
 800a4f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a4f8:	b9b3      	cbnz	r3, 800a528 <_strtod_l+0xa88>
 800a4fa:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a4fe:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a506:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a50a:	d401      	bmi.n	800a510 <_strtod_l+0xa70>
 800a50c:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a510:	eeb1 7b48 	vneg.f64	d7, d8
 800a514:	ec53 2b17 	vmov	r2, r3, d7
 800a518:	e7a8      	b.n	800a46c <_strtod_l+0x9cc>
 800a51a:	f1b8 0f01 	cmp.w	r8, #1
 800a51e:	d103      	bne.n	800a528 <_strtod_l+0xa88>
 800a520:	f1b9 0f00 	cmp.w	r9, #0
 800a524:	f43f ad7d 	beq.w	800a022 <_strtod_l+0x582>
 800a528:	4b46      	ldr	r3, [pc, #280]	; (800a644 <_strtod_l+0xba4>)
 800a52a:	2200      	movs	r2, #0
 800a52c:	e79c      	b.n	800a468 <_strtod_l+0x9c8>
 800a52e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 800a532:	ee20 8b08 	vmul.f64	d8, d0, d8
 800a536:	f1ba 0f00 	cmp.w	sl, #0
 800a53a:	d0e9      	beq.n	800a510 <_strtod_l+0xa70>
 800a53c:	ec53 2b18 	vmov	r2, r3, d8
 800a540:	e794      	b.n	800a46c <_strtod_l+0x9cc>
 800a542:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a546:	9b04      	ldr	r3, [sp, #16]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d1bf      	bne.n	800a4cc <_strtod_l+0xa2c>
 800a54c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a550:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a552:	0d1b      	lsrs	r3, r3, #20
 800a554:	051b      	lsls	r3, r3, #20
 800a556:	429a      	cmp	r2, r3
 800a558:	d1b8      	bne.n	800a4cc <_strtod_l+0xa2c>
 800a55a:	ec51 0b18 	vmov	r0, r1, d8
 800a55e:	f7f6 f8eb 	bl	8000738 <__aeabi_d2lz>
 800a562:	f7f6 f8a3 	bl	80006ac <__aeabi_l2d>
 800a566:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a56a:	ec41 0b17 	vmov	d7, r0, r1
 800a56e:	ea43 0308 	orr.w	r3, r3, r8
 800a572:	ea53 030a 	orrs.w	r3, r3, sl
 800a576:	ee38 8b47 	vsub.f64	d8, d8, d7
 800a57a:	d03e      	beq.n	800a5fa <_strtod_l+0xb5a>
 800a57c:	eeb4 8bca 	vcmpe.f64	d8, d10
 800a580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a584:	f53f ace2 	bmi.w	8009f4c <_strtod_l+0x4ac>
 800a588:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800a58c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a590:	dd9c      	ble.n	800a4cc <_strtod_l+0xa2c>
 800a592:	e4db      	b.n	8009f4c <_strtod_l+0x4ac>
 800a594:	9904      	ldr	r1, [sp, #16]
 800a596:	b301      	cbz	r1, 800a5da <_strtod_l+0xb3a>
 800a598:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a59a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a59e:	d81c      	bhi.n	800a5da <_strtod_l+0xb3a>
 800a5a0:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a628 <_strtod_l+0xb88>
 800a5a4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a5a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5ac:	d811      	bhi.n	800a5d2 <_strtod_l+0xb32>
 800a5ae:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800a5b2:	ee18 3a10 	vmov	r3, s16
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	bf38      	it	cc
 800a5ba:	2301      	movcc	r3, #1
 800a5bc:	ee08 3a10 	vmov	s16, r3
 800a5c0:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800a5c4:	f1ba 0f00 	cmp.w	sl, #0
 800a5c8:	d114      	bne.n	800a5f4 <_strtod_l+0xb54>
 800a5ca:	eeb1 7b48 	vneg.f64	d7, d8
 800a5ce:	ec53 2b17 	vmov	r2, r3, d7
 800a5d2:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a5d4:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 800a5d8:	1a0b      	subs	r3, r1, r0
 800a5da:	ed9d 0b08 	vldr	d0, [sp, #32]
 800a5de:	ec43 2b1c 	vmov	d12, r2, r3
 800a5e2:	f001 fddf 	bl	800c1a4 <__ulp>
 800a5e6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a5ea:	eeac 7b00 	vfma.f64	d7, d12, d0
 800a5ee:	ec59 8b17 	vmov	r8, r9, d7
 800a5f2:	e7a8      	b.n	800a546 <_strtod_l+0xaa6>
 800a5f4:	ec53 2b18 	vmov	r2, r3, d8
 800a5f8:	e7eb      	b.n	800a5d2 <_strtod_l+0xb32>
 800a5fa:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a5fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a602:	f57f af63 	bpl.w	800a4cc <_strtod_l+0xa2c>
 800a606:	e4a1      	b.n	8009f4c <_strtod_l+0x4ac>
 800a608:	2300      	movs	r3, #0
 800a60a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a60c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a60e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a610:	6013      	str	r3, [r2, #0]
 800a612:	f7ff ba8d 	b.w	8009b30 <_strtod_l+0x90>
 800a616:	2a65      	cmp	r2, #101	; 0x65
 800a618:	f43f ab89 	beq.w	8009d2e <_strtod_l+0x28e>
 800a61c:	2a45      	cmp	r2, #69	; 0x45
 800a61e:	f43f ab86 	beq.w	8009d2e <_strtod_l+0x28e>
 800a622:	2101      	movs	r1, #1
 800a624:	f7ff bbbe 	b.w	8009da4 <_strtod_l+0x304>
 800a628:	ffc00000 	.word	0xffc00000
 800a62c:	41dfffff 	.word	0x41dfffff
 800a630:	000fffff 	.word	0x000fffff
 800a634:	7ff00000 	.word	0x7ff00000
 800a638:	7fefffff 	.word	0x7fefffff
 800a63c:	3ff00000 	.word	0x3ff00000
 800a640:	7c9fffff 	.word	0x7c9fffff
 800a644:	bff00000 	.word	0xbff00000
 800a648:	7fe00000 	.word	0x7fe00000

0800a64c <_strtod_r>:
 800a64c:	4b01      	ldr	r3, [pc, #4]	; (800a654 <_strtod_r+0x8>)
 800a64e:	f7ff ba27 	b.w	8009aa0 <_strtod_l>
 800a652:	bf00      	nop
 800a654:	24000078 	.word	0x24000078

0800a658 <_strtol_l.isra.0>:
 800a658:	2b01      	cmp	r3, #1
 800a65a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a65e:	d001      	beq.n	800a664 <_strtol_l.isra.0+0xc>
 800a660:	2b24      	cmp	r3, #36	; 0x24
 800a662:	d906      	bls.n	800a672 <_strtol_l.isra.0+0x1a>
 800a664:	f7fe fb62 	bl	8008d2c <__errno>
 800a668:	2316      	movs	r3, #22
 800a66a:	6003      	str	r3, [r0, #0]
 800a66c:	2000      	movs	r0, #0
 800a66e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a672:	4f3a      	ldr	r7, [pc, #232]	; (800a75c <_strtol_l.isra.0+0x104>)
 800a674:	468e      	mov	lr, r1
 800a676:	4676      	mov	r6, lr
 800a678:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a67c:	5de5      	ldrb	r5, [r4, r7]
 800a67e:	f015 0508 	ands.w	r5, r5, #8
 800a682:	d1f8      	bne.n	800a676 <_strtol_l.isra.0+0x1e>
 800a684:	2c2d      	cmp	r4, #45	; 0x2d
 800a686:	d134      	bne.n	800a6f2 <_strtol_l.isra.0+0x9a>
 800a688:	f89e 4000 	ldrb.w	r4, [lr]
 800a68c:	f04f 0801 	mov.w	r8, #1
 800a690:	f106 0e02 	add.w	lr, r6, #2
 800a694:	2b00      	cmp	r3, #0
 800a696:	d05c      	beq.n	800a752 <_strtol_l.isra.0+0xfa>
 800a698:	2b10      	cmp	r3, #16
 800a69a:	d10c      	bne.n	800a6b6 <_strtol_l.isra.0+0x5e>
 800a69c:	2c30      	cmp	r4, #48	; 0x30
 800a69e:	d10a      	bne.n	800a6b6 <_strtol_l.isra.0+0x5e>
 800a6a0:	f89e 4000 	ldrb.w	r4, [lr]
 800a6a4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a6a8:	2c58      	cmp	r4, #88	; 0x58
 800a6aa:	d14d      	bne.n	800a748 <_strtol_l.isra.0+0xf0>
 800a6ac:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	f10e 0e02 	add.w	lr, lr, #2
 800a6b6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800a6ba:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a6be:	2600      	movs	r6, #0
 800a6c0:	fbbc f9f3 	udiv	r9, ip, r3
 800a6c4:	4635      	mov	r5, r6
 800a6c6:	fb03 ca19 	mls	sl, r3, r9, ip
 800a6ca:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800a6ce:	2f09      	cmp	r7, #9
 800a6d0:	d818      	bhi.n	800a704 <_strtol_l.isra.0+0xac>
 800a6d2:	463c      	mov	r4, r7
 800a6d4:	42a3      	cmp	r3, r4
 800a6d6:	dd24      	ble.n	800a722 <_strtol_l.isra.0+0xca>
 800a6d8:	2e00      	cmp	r6, #0
 800a6da:	db1f      	blt.n	800a71c <_strtol_l.isra.0+0xc4>
 800a6dc:	45a9      	cmp	r9, r5
 800a6de:	d31d      	bcc.n	800a71c <_strtol_l.isra.0+0xc4>
 800a6e0:	d101      	bne.n	800a6e6 <_strtol_l.isra.0+0x8e>
 800a6e2:	45a2      	cmp	sl, r4
 800a6e4:	db1a      	blt.n	800a71c <_strtol_l.isra.0+0xc4>
 800a6e6:	fb05 4503 	mla	r5, r5, r3, r4
 800a6ea:	2601      	movs	r6, #1
 800a6ec:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800a6f0:	e7eb      	b.n	800a6ca <_strtol_l.isra.0+0x72>
 800a6f2:	2c2b      	cmp	r4, #43	; 0x2b
 800a6f4:	bf08      	it	eq
 800a6f6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800a6fa:	46a8      	mov	r8, r5
 800a6fc:	bf08      	it	eq
 800a6fe:	f106 0e02 	addeq.w	lr, r6, #2
 800a702:	e7c7      	b.n	800a694 <_strtol_l.isra.0+0x3c>
 800a704:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800a708:	2f19      	cmp	r7, #25
 800a70a:	d801      	bhi.n	800a710 <_strtol_l.isra.0+0xb8>
 800a70c:	3c37      	subs	r4, #55	; 0x37
 800a70e:	e7e1      	b.n	800a6d4 <_strtol_l.isra.0+0x7c>
 800a710:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800a714:	2f19      	cmp	r7, #25
 800a716:	d804      	bhi.n	800a722 <_strtol_l.isra.0+0xca>
 800a718:	3c57      	subs	r4, #87	; 0x57
 800a71a:	e7db      	b.n	800a6d4 <_strtol_l.isra.0+0x7c>
 800a71c:	f04f 36ff 	mov.w	r6, #4294967295
 800a720:	e7e4      	b.n	800a6ec <_strtol_l.isra.0+0x94>
 800a722:	2e00      	cmp	r6, #0
 800a724:	da05      	bge.n	800a732 <_strtol_l.isra.0+0xda>
 800a726:	2322      	movs	r3, #34	; 0x22
 800a728:	6003      	str	r3, [r0, #0]
 800a72a:	4665      	mov	r5, ip
 800a72c:	b942      	cbnz	r2, 800a740 <_strtol_l.isra.0+0xe8>
 800a72e:	4628      	mov	r0, r5
 800a730:	e79d      	b.n	800a66e <_strtol_l.isra.0+0x16>
 800a732:	f1b8 0f00 	cmp.w	r8, #0
 800a736:	d000      	beq.n	800a73a <_strtol_l.isra.0+0xe2>
 800a738:	426d      	negs	r5, r5
 800a73a:	2a00      	cmp	r2, #0
 800a73c:	d0f7      	beq.n	800a72e <_strtol_l.isra.0+0xd6>
 800a73e:	b10e      	cbz	r6, 800a744 <_strtol_l.isra.0+0xec>
 800a740:	f10e 31ff 	add.w	r1, lr, #4294967295
 800a744:	6011      	str	r1, [r2, #0]
 800a746:	e7f2      	b.n	800a72e <_strtol_l.isra.0+0xd6>
 800a748:	2430      	movs	r4, #48	; 0x30
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d1b3      	bne.n	800a6b6 <_strtol_l.isra.0+0x5e>
 800a74e:	2308      	movs	r3, #8
 800a750:	e7b1      	b.n	800a6b6 <_strtol_l.isra.0+0x5e>
 800a752:	2c30      	cmp	r4, #48	; 0x30
 800a754:	d0a4      	beq.n	800a6a0 <_strtol_l.isra.0+0x48>
 800a756:	230a      	movs	r3, #10
 800a758:	e7ad      	b.n	800a6b6 <_strtol_l.isra.0+0x5e>
 800a75a:	bf00      	nop
 800a75c:	0800d5d9 	.word	0x0800d5d9

0800a760 <_strtol_r>:
 800a760:	f7ff bf7a 	b.w	800a658 <_strtol_l.isra.0>

0800a764 <strtol>:
 800a764:	4613      	mov	r3, r2
 800a766:	460a      	mov	r2, r1
 800a768:	4601      	mov	r1, r0
 800a76a:	4802      	ldr	r0, [pc, #8]	; (800a774 <strtol+0x10>)
 800a76c:	6800      	ldr	r0, [r0, #0]
 800a76e:	f7ff bf73 	b.w	800a658 <_strtol_l.isra.0>
 800a772:	bf00      	nop
 800a774:	24000010 	.word	0x24000010

0800a778 <quorem>:
 800a778:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a77c:	6903      	ldr	r3, [r0, #16]
 800a77e:	690c      	ldr	r4, [r1, #16]
 800a780:	42a3      	cmp	r3, r4
 800a782:	4607      	mov	r7, r0
 800a784:	f2c0 8081 	blt.w	800a88a <quorem+0x112>
 800a788:	3c01      	subs	r4, #1
 800a78a:	f101 0814 	add.w	r8, r1, #20
 800a78e:	f100 0514 	add.w	r5, r0, #20
 800a792:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a796:	9301      	str	r3, [sp, #4]
 800a798:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a79c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a7a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a7ac:	fbb2 f6f3 	udiv	r6, r2, r3
 800a7b0:	d331      	bcc.n	800a816 <quorem+0x9e>
 800a7b2:	f04f 0e00 	mov.w	lr, #0
 800a7b6:	4640      	mov	r0, r8
 800a7b8:	46ac      	mov	ip, r5
 800a7ba:	46f2      	mov	sl, lr
 800a7bc:	f850 2b04 	ldr.w	r2, [r0], #4
 800a7c0:	b293      	uxth	r3, r2
 800a7c2:	fb06 e303 	mla	r3, r6, r3, lr
 800a7c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	ebaa 0303 	sub.w	r3, sl, r3
 800a7d0:	0c12      	lsrs	r2, r2, #16
 800a7d2:	f8dc a000 	ldr.w	sl, [ip]
 800a7d6:	fb06 e202 	mla	r2, r6, r2, lr
 800a7da:	fa13 f38a 	uxtah	r3, r3, sl
 800a7de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a7e2:	fa1f fa82 	uxth.w	sl, r2
 800a7e6:	f8dc 2000 	ldr.w	r2, [ip]
 800a7ea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800a7ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a7f2:	b29b      	uxth	r3, r3
 800a7f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7f8:	4581      	cmp	r9, r0
 800a7fa:	f84c 3b04 	str.w	r3, [ip], #4
 800a7fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a802:	d2db      	bcs.n	800a7bc <quorem+0x44>
 800a804:	f855 300b 	ldr.w	r3, [r5, fp]
 800a808:	b92b      	cbnz	r3, 800a816 <quorem+0x9e>
 800a80a:	9b01      	ldr	r3, [sp, #4]
 800a80c:	3b04      	subs	r3, #4
 800a80e:	429d      	cmp	r5, r3
 800a810:	461a      	mov	r2, r3
 800a812:	d32e      	bcc.n	800a872 <quorem+0xfa>
 800a814:	613c      	str	r4, [r7, #16]
 800a816:	4638      	mov	r0, r7
 800a818:	f001 fc20 	bl	800c05c <__mcmp>
 800a81c:	2800      	cmp	r0, #0
 800a81e:	db24      	blt.n	800a86a <quorem+0xf2>
 800a820:	3601      	adds	r6, #1
 800a822:	4628      	mov	r0, r5
 800a824:	f04f 0c00 	mov.w	ip, #0
 800a828:	f858 2b04 	ldr.w	r2, [r8], #4
 800a82c:	f8d0 e000 	ldr.w	lr, [r0]
 800a830:	b293      	uxth	r3, r2
 800a832:	ebac 0303 	sub.w	r3, ip, r3
 800a836:	0c12      	lsrs	r2, r2, #16
 800a838:	fa13 f38e 	uxtah	r3, r3, lr
 800a83c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a840:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a844:	b29b      	uxth	r3, r3
 800a846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a84a:	45c1      	cmp	r9, r8
 800a84c:	f840 3b04 	str.w	r3, [r0], #4
 800a850:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a854:	d2e8      	bcs.n	800a828 <quorem+0xb0>
 800a856:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a85a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a85e:	b922      	cbnz	r2, 800a86a <quorem+0xf2>
 800a860:	3b04      	subs	r3, #4
 800a862:	429d      	cmp	r5, r3
 800a864:	461a      	mov	r2, r3
 800a866:	d30a      	bcc.n	800a87e <quorem+0x106>
 800a868:	613c      	str	r4, [r7, #16]
 800a86a:	4630      	mov	r0, r6
 800a86c:	b003      	add	sp, #12
 800a86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a872:	6812      	ldr	r2, [r2, #0]
 800a874:	3b04      	subs	r3, #4
 800a876:	2a00      	cmp	r2, #0
 800a878:	d1cc      	bne.n	800a814 <quorem+0x9c>
 800a87a:	3c01      	subs	r4, #1
 800a87c:	e7c7      	b.n	800a80e <quorem+0x96>
 800a87e:	6812      	ldr	r2, [r2, #0]
 800a880:	3b04      	subs	r3, #4
 800a882:	2a00      	cmp	r2, #0
 800a884:	d1f0      	bne.n	800a868 <quorem+0xf0>
 800a886:	3c01      	subs	r4, #1
 800a888:	e7eb      	b.n	800a862 <quorem+0xea>
 800a88a:	2000      	movs	r0, #0
 800a88c:	e7ee      	b.n	800a86c <quorem+0xf4>
	...

0800a890 <_dtoa_r>:
 800a890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a894:	ec59 8b10 	vmov	r8, r9, d0
 800a898:	b095      	sub	sp, #84	; 0x54
 800a89a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a89c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a89e:	9107      	str	r1, [sp, #28]
 800a8a0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a8a4:	4606      	mov	r6, r0
 800a8a6:	9209      	str	r2, [sp, #36]	; 0x24
 800a8a8:	9310      	str	r3, [sp, #64]	; 0x40
 800a8aa:	b975      	cbnz	r5, 800a8ca <_dtoa_r+0x3a>
 800a8ac:	2010      	movs	r0, #16
 800a8ae:	f001 f8e5 	bl	800ba7c <malloc>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	6270      	str	r0, [r6, #36]	; 0x24
 800a8b6:	b920      	cbnz	r0, 800a8c2 <_dtoa_r+0x32>
 800a8b8:	4bab      	ldr	r3, [pc, #684]	; (800ab68 <_dtoa_r+0x2d8>)
 800a8ba:	21ea      	movs	r1, #234	; 0xea
 800a8bc:	48ab      	ldr	r0, [pc, #684]	; (800ab6c <_dtoa_r+0x2dc>)
 800a8be:	f002 f80f 	bl	800c8e0 <__assert_func>
 800a8c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a8c6:	6005      	str	r5, [r0, #0]
 800a8c8:	60c5      	str	r5, [r0, #12]
 800a8ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a8cc:	6819      	ldr	r1, [r3, #0]
 800a8ce:	b151      	cbz	r1, 800a8e6 <_dtoa_r+0x56>
 800a8d0:	685a      	ldr	r2, [r3, #4]
 800a8d2:	604a      	str	r2, [r1, #4]
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	4093      	lsls	r3, r2
 800a8d8:	608b      	str	r3, [r1, #8]
 800a8da:	4630      	mov	r0, r6
 800a8dc:	f001 f936 	bl	800bb4c <_Bfree>
 800a8e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	601a      	str	r2, [r3, #0]
 800a8e6:	f1b9 0300 	subs.w	r3, r9, #0
 800a8ea:	bfbb      	ittet	lt
 800a8ec:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a8f0:	9303      	strlt	r3, [sp, #12]
 800a8f2:	2300      	movge	r3, #0
 800a8f4:	2201      	movlt	r2, #1
 800a8f6:	bfac      	ite	ge
 800a8f8:	6023      	strge	r3, [r4, #0]
 800a8fa:	6022      	strlt	r2, [r4, #0]
 800a8fc:	4b9c      	ldr	r3, [pc, #624]	; (800ab70 <_dtoa_r+0x2e0>)
 800a8fe:	9c03      	ldr	r4, [sp, #12]
 800a900:	43a3      	bics	r3, r4
 800a902:	d11a      	bne.n	800a93a <_dtoa_r+0xaa>
 800a904:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a906:	f242 730f 	movw	r3, #9999	; 0x270f
 800a90a:	6013      	str	r3, [r2, #0]
 800a90c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a910:	ea53 0308 	orrs.w	r3, r3, r8
 800a914:	f000 8512 	beq.w	800b33c <_dtoa_r+0xaac>
 800a918:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a91a:	b953      	cbnz	r3, 800a932 <_dtoa_r+0xa2>
 800a91c:	4b95      	ldr	r3, [pc, #596]	; (800ab74 <_dtoa_r+0x2e4>)
 800a91e:	e01f      	b.n	800a960 <_dtoa_r+0xd0>
 800a920:	4b95      	ldr	r3, [pc, #596]	; (800ab78 <_dtoa_r+0x2e8>)
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	3308      	adds	r3, #8
 800a926:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a928:	6013      	str	r3, [r2, #0]
 800a92a:	9800      	ldr	r0, [sp, #0]
 800a92c:	b015      	add	sp, #84	; 0x54
 800a92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a932:	4b90      	ldr	r3, [pc, #576]	; (800ab74 <_dtoa_r+0x2e4>)
 800a934:	9300      	str	r3, [sp, #0]
 800a936:	3303      	adds	r3, #3
 800a938:	e7f5      	b.n	800a926 <_dtoa_r+0x96>
 800a93a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a93e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a946:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a94a:	d10b      	bne.n	800a964 <_dtoa_r+0xd4>
 800a94c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a94e:	2301      	movs	r3, #1
 800a950:	6013      	str	r3, [r2, #0]
 800a952:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a954:	2b00      	cmp	r3, #0
 800a956:	f000 84ee 	beq.w	800b336 <_dtoa_r+0xaa6>
 800a95a:	4888      	ldr	r0, [pc, #544]	; (800ab7c <_dtoa_r+0x2ec>)
 800a95c:	6018      	str	r0, [r3, #0]
 800a95e:	1e43      	subs	r3, r0, #1
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	e7e2      	b.n	800a92a <_dtoa_r+0x9a>
 800a964:	a913      	add	r1, sp, #76	; 0x4c
 800a966:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a96a:	aa12      	add	r2, sp, #72	; 0x48
 800a96c:	4630      	mov	r0, r6
 800a96e:	f001 fc95 	bl	800c29c <__d2b>
 800a972:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a976:	4605      	mov	r5, r0
 800a978:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a97a:	2900      	cmp	r1, #0
 800a97c:	d047      	beq.n	800aa0e <_dtoa_r+0x17e>
 800a97e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a980:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a988:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a98c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a990:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a994:	2400      	movs	r4, #0
 800a996:	ec43 2b16 	vmov	d6, r2, r3
 800a99a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a99e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800ab50 <_dtoa_r+0x2c0>
 800a9a2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a9a6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800ab58 <_dtoa_r+0x2c8>
 800a9aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a9ae:	eeb0 7b46 	vmov.f64	d7, d6
 800a9b2:	ee06 1a90 	vmov	s13, r1
 800a9b6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a9ba:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800ab60 <_dtoa_r+0x2d0>
 800a9be:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a9c2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a9c6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a9ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9ce:	ee16 ba90 	vmov	fp, s13
 800a9d2:	9411      	str	r4, [sp, #68]	; 0x44
 800a9d4:	d508      	bpl.n	800a9e8 <_dtoa_r+0x158>
 800a9d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a9da:	eeb4 6b47 	vcmp.f64	d6, d7
 800a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e2:	bf18      	it	ne
 800a9e4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a9e8:	f1bb 0f16 	cmp.w	fp, #22
 800a9ec:	d832      	bhi.n	800aa54 <_dtoa_r+0x1c4>
 800a9ee:	4b64      	ldr	r3, [pc, #400]	; (800ab80 <_dtoa_r+0x2f0>)
 800a9f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9f4:	ed93 7b00 	vldr	d7, [r3]
 800a9f8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a9fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa04:	d501      	bpl.n	800aa0a <_dtoa_r+0x17a>
 800aa06:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	e023      	b.n	800aa56 <_dtoa_r+0x1c6>
 800aa0e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800aa10:	4401      	add	r1, r0
 800aa12:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800aa16:	2b20      	cmp	r3, #32
 800aa18:	bfc3      	ittte	gt
 800aa1a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aa1e:	fa04 f303 	lslgt.w	r3, r4, r3
 800aa22:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800aa26:	f1c3 0320 	rsble	r3, r3, #32
 800aa2a:	bfc6      	itte	gt
 800aa2c:	fa28 f804 	lsrgt.w	r8, r8, r4
 800aa30:	ea43 0308 	orrgt.w	r3, r3, r8
 800aa34:	fa08 f303 	lslle.w	r3, r8, r3
 800aa38:	ee07 3a90 	vmov	s15, r3
 800aa3c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800aa40:	3901      	subs	r1, #1
 800aa42:	ed8d 7b00 	vstr	d7, [sp]
 800aa46:	9c01      	ldr	r4, [sp, #4]
 800aa48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa4c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800aa50:	2401      	movs	r4, #1
 800aa52:	e7a0      	b.n	800a996 <_dtoa_r+0x106>
 800aa54:	2301      	movs	r3, #1
 800aa56:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa58:	1a43      	subs	r3, r0, r1
 800aa5a:	1e5a      	subs	r2, r3, #1
 800aa5c:	bf45      	ittet	mi
 800aa5e:	f1c3 0301 	rsbmi	r3, r3, #1
 800aa62:	9305      	strmi	r3, [sp, #20]
 800aa64:	2300      	movpl	r3, #0
 800aa66:	2300      	movmi	r3, #0
 800aa68:	9206      	str	r2, [sp, #24]
 800aa6a:	bf54      	ite	pl
 800aa6c:	9305      	strpl	r3, [sp, #20]
 800aa6e:	9306      	strmi	r3, [sp, #24]
 800aa70:	f1bb 0f00 	cmp.w	fp, #0
 800aa74:	db18      	blt.n	800aaa8 <_dtoa_r+0x218>
 800aa76:	9b06      	ldr	r3, [sp, #24]
 800aa78:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800aa7c:	445b      	add	r3, fp
 800aa7e:	9306      	str	r3, [sp, #24]
 800aa80:	2300      	movs	r3, #0
 800aa82:	9a07      	ldr	r2, [sp, #28]
 800aa84:	2a09      	cmp	r2, #9
 800aa86:	d849      	bhi.n	800ab1c <_dtoa_r+0x28c>
 800aa88:	2a05      	cmp	r2, #5
 800aa8a:	bfc4      	itt	gt
 800aa8c:	3a04      	subgt	r2, #4
 800aa8e:	9207      	strgt	r2, [sp, #28]
 800aa90:	9a07      	ldr	r2, [sp, #28]
 800aa92:	f1a2 0202 	sub.w	r2, r2, #2
 800aa96:	bfcc      	ite	gt
 800aa98:	2400      	movgt	r4, #0
 800aa9a:	2401      	movle	r4, #1
 800aa9c:	2a03      	cmp	r2, #3
 800aa9e:	d848      	bhi.n	800ab32 <_dtoa_r+0x2a2>
 800aaa0:	e8df f002 	tbb	[pc, r2]
 800aaa4:	3a2c2e0b 	.word	0x3a2c2e0b
 800aaa8:	9b05      	ldr	r3, [sp, #20]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	eba3 030b 	sub.w	r3, r3, fp
 800aab0:	9305      	str	r3, [sp, #20]
 800aab2:	920e      	str	r2, [sp, #56]	; 0x38
 800aab4:	f1cb 0300 	rsb	r3, fp, #0
 800aab8:	e7e3      	b.n	800aa82 <_dtoa_r+0x1f2>
 800aaba:	2200      	movs	r2, #0
 800aabc:	9208      	str	r2, [sp, #32]
 800aabe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aac0:	2a00      	cmp	r2, #0
 800aac2:	dc39      	bgt.n	800ab38 <_dtoa_r+0x2a8>
 800aac4:	f04f 0a01 	mov.w	sl, #1
 800aac8:	46d1      	mov	r9, sl
 800aaca:	4652      	mov	r2, sl
 800aacc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800aad0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800aad2:	2100      	movs	r1, #0
 800aad4:	6079      	str	r1, [r7, #4]
 800aad6:	2004      	movs	r0, #4
 800aad8:	f100 0c14 	add.w	ip, r0, #20
 800aadc:	4594      	cmp	ip, r2
 800aade:	6879      	ldr	r1, [r7, #4]
 800aae0:	d92f      	bls.n	800ab42 <_dtoa_r+0x2b2>
 800aae2:	4630      	mov	r0, r6
 800aae4:	930c      	str	r3, [sp, #48]	; 0x30
 800aae6:	f000 fff1 	bl	800bacc <_Balloc>
 800aaea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaec:	9000      	str	r0, [sp, #0]
 800aaee:	4602      	mov	r2, r0
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	d149      	bne.n	800ab88 <_dtoa_r+0x2f8>
 800aaf4:	4b23      	ldr	r3, [pc, #140]	; (800ab84 <_dtoa_r+0x2f4>)
 800aaf6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aafa:	e6df      	b.n	800a8bc <_dtoa_r+0x2c>
 800aafc:	2201      	movs	r2, #1
 800aafe:	e7dd      	b.n	800aabc <_dtoa_r+0x22c>
 800ab00:	2200      	movs	r2, #0
 800ab02:	9208      	str	r2, [sp, #32]
 800ab04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab06:	eb0b 0a02 	add.w	sl, fp, r2
 800ab0a:	f10a 0901 	add.w	r9, sl, #1
 800ab0e:	464a      	mov	r2, r9
 800ab10:	2a01      	cmp	r2, #1
 800ab12:	bfb8      	it	lt
 800ab14:	2201      	movlt	r2, #1
 800ab16:	e7db      	b.n	800aad0 <_dtoa_r+0x240>
 800ab18:	2201      	movs	r2, #1
 800ab1a:	e7f2      	b.n	800ab02 <_dtoa_r+0x272>
 800ab1c:	2401      	movs	r4, #1
 800ab1e:	2200      	movs	r2, #0
 800ab20:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ab24:	f04f 3aff 	mov.w	sl, #4294967295
 800ab28:	2100      	movs	r1, #0
 800ab2a:	46d1      	mov	r9, sl
 800ab2c:	2212      	movs	r2, #18
 800ab2e:	9109      	str	r1, [sp, #36]	; 0x24
 800ab30:	e7ce      	b.n	800aad0 <_dtoa_r+0x240>
 800ab32:	2201      	movs	r2, #1
 800ab34:	9208      	str	r2, [sp, #32]
 800ab36:	e7f5      	b.n	800ab24 <_dtoa_r+0x294>
 800ab38:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800ab3c:	46d1      	mov	r9, sl
 800ab3e:	4652      	mov	r2, sl
 800ab40:	e7c6      	b.n	800aad0 <_dtoa_r+0x240>
 800ab42:	3101      	adds	r1, #1
 800ab44:	6079      	str	r1, [r7, #4]
 800ab46:	0040      	lsls	r0, r0, #1
 800ab48:	e7c6      	b.n	800aad8 <_dtoa_r+0x248>
 800ab4a:	bf00      	nop
 800ab4c:	f3af 8000 	nop.w
 800ab50:	636f4361 	.word	0x636f4361
 800ab54:	3fd287a7 	.word	0x3fd287a7
 800ab58:	8b60c8b3 	.word	0x8b60c8b3
 800ab5c:	3fc68a28 	.word	0x3fc68a28
 800ab60:	509f79fb 	.word	0x509f79fb
 800ab64:	3fd34413 	.word	0x3fd34413
 800ab68:	0800d6e6 	.word	0x0800d6e6
 800ab6c:	0800d6fd 	.word	0x0800d6fd
 800ab70:	7ff00000 	.word	0x7ff00000
 800ab74:	0800d6e2 	.word	0x0800d6e2
 800ab78:	0800d6d9 	.word	0x0800d6d9
 800ab7c:	0800d55d 	.word	0x0800d55d
 800ab80:	0800d878 	.word	0x0800d878
 800ab84:	0800d75c 	.word	0x0800d75c
 800ab88:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ab8a:	9900      	ldr	r1, [sp, #0]
 800ab8c:	6011      	str	r1, [r2, #0]
 800ab8e:	f1b9 0f0e 	cmp.w	r9, #14
 800ab92:	d872      	bhi.n	800ac7a <_dtoa_r+0x3ea>
 800ab94:	2c00      	cmp	r4, #0
 800ab96:	d070      	beq.n	800ac7a <_dtoa_r+0x3ea>
 800ab98:	f1bb 0f00 	cmp.w	fp, #0
 800ab9c:	f340 80a6 	ble.w	800acec <_dtoa_r+0x45c>
 800aba0:	49ca      	ldr	r1, [pc, #808]	; (800aecc <_dtoa_r+0x63c>)
 800aba2:	f00b 020f 	and.w	r2, fp, #15
 800aba6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800abaa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800abae:	ed92 7b00 	vldr	d7, [r2]
 800abb2:	ea4f 112b 	mov.w	r1, fp, asr #4
 800abb6:	f000 808d 	beq.w	800acd4 <_dtoa_r+0x444>
 800abba:	4ac5      	ldr	r2, [pc, #788]	; (800aed0 <_dtoa_r+0x640>)
 800abbc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800abc0:	ed92 6b08 	vldr	d6, [r2, #32]
 800abc4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800abc8:	ed8d 6b02 	vstr	d6, [sp, #8]
 800abcc:	f001 010f 	and.w	r1, r1, #15
 800abd0:	2203      	movs	r2, #3
 800abd2:	48bf      	ldr	r0, [pc, #764]	; (800aed0 <_dtoa_r+0x640>)
 800abd4:	2900      	cmp	r1, #0
 800abd6:	d17f      	bne.n	800acd8 <_dtoa_r+0x448>
 800abd8:	ed9d 6b02 	vldr	d6, [sp, #8]
 800abdc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800abe0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800abe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800abe6:	2900      	cmp	r1, #0
 800abe8:	f000 80b2 	beq.w	800ad50 <_dtoa_r+0x4c0>
 800abec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800abf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800abf4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800abf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abfc:	f140 80a8 	bpl.w	800ad50 <_dtoa_r+0x4c0>
 800ac00:	f1b9 0f00 	cmp.w	r9, #0
 800ac04:	f000 80a4 	beq.w	800ad50 <_dtoa_r+0x4c0>
 800ac08:	f1ba 0f00 	cmp.w	sl, #0
 800ac0c:	dd31      	ble.n	800ac72 <_dtoa_r+0x3e2>
 800ac0e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800ac12:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ac16:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac1a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ac1e:	3201      	adds	r2, #1
 800ac20:	4650      	mov	r0, sl
 800ac22:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ac26:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800ac2a:	ee07 2a90 	vmov	s15, r2
 800ac2e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ac32:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ac36:	ed8d 5b02 	vstr	d5, [sp, #8]
 800ac3a:	9c03      	ldr	r4, [sp, #12]
 800ac3c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ac40:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800ac44:	2800      	cmp	r0, #0
 800ac46:	f040 8086 	bne.w	800ad56 <_dtoa_r+0x4c6>
 800ac4a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800ac4e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ac52:	ec42 1b17 	vmov	d7, r1, r2
 800ac56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac5e:	f300 8272 	bgt.w	800b146 <_dtoa_r+0x8b6>
 800ac62:	eeb1 7b47 	vneg.f64	d7, d7
 800ac66:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ac6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac6e:	f100 8267 	bmi.w	800b140 <_dtoa_r+0x8b0>
 800ac72:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800ac76:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ac7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ac7c:	2a00      	cmp	r2, #0
 800ac7e:	f2c0 8129 	blt.w	800aed4 <_dtoa_r+0x644>
 800ac82:	f1bb 0f0e 	cmp.w	fp, #14
 800ac86:	f300 8125 	bgt.w	800aed4 <_dtoa_r+0x644>
 800ac8a:	4b90      	ldr	r3, [pc, #576]	; (800aecc <_dtoa_r+0x63c>)
 800ac8c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ac90:	ed93 6b00 	vldr	d6, [r3]
 800ac94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f280 80c3 	bge.w	800ae22 <_dtoa_r+0x592>
 800ac9c:	f1b9 0f00 	cmp.w	r9, #0
 800aca0:	f300 80bf 	bgt.w	800ae22 <_dtoa_r+0x592>
 800aca4:	f040 824c 	bne.w	800b140 <_dtoa_r+0x8b0>
 800aca8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800acac:	ee26 6b07 	vmul.f64	d6, d6, d7
 800acb0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800acb4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800acb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acbc:	464c      	mov	r4, r9
 800acbe:	464f      	mov	r7, r9
 800acc0:	f280 8222 	bge.w	800b108 <_dtoa_r+0x878>
 800acc4:	f8dd 8000 	ldr.w	r8, [sp]
 800acc8:	2331      	movs	r3, #49	; 0x31
 800acca:	f808 3b01 	strb.w	r3, [r8], #1
 800acce:	f10b 0b01 	add.w	fp, fp, #1
 800acd2:	e21e      	b.n	800b112 <_dtoa_r+0x882>
 800acd4:	2202      	movs	r2, #2
 800acd6:	e77c      	b.n	800abd2 <_dtoa_r+0x342>
 800acd8:	07cc      	lsls	r4, r1, #31
 800acda:	d504      	bpl.n	800ace6 <_dtoa_r+0x456>
 800acdc:	ed90 6b00 	vldr	d6, [r0]
 800ace0:	3201      	adds	r2, #1
 800ace2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ace6:	1049      	asrs	r1, r1, #1
 800ace8:	3008      	adds	r0, #8
 800acea:	e773      	b.n	800abd4 <_dtoa_r+0x344>
 800acec:	d02e      	beq.n	800ad4c <_dtoa_r+0x4bc>
 800acee:	f1cb 0100 	rsb	r1, fp, #0
 800acf2:	4a76      	ldr	r2, [pc, #472]	; (800aecc <_dtoa_r+0x63c>)
 800acf4:	f001 000f 	and.w	r0, r1, #15
 800acf8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800acfc:	ed92 7b00 	vldr	d7, [r2]
 800ad00:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ad04:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ad08:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ad0c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800ad10:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800ad14:	486e      	ldr	r0, [pc, #440]	; (800aed0 <_dtoa_r+0x640>)
 800ad16:	1109      	asrs	r1, r1, #4
 800ad18:	2400      	movs	r4, #0
 800ad1a:	2202      	movs	r2, #2
 800ad1c:	b939      	cbnz	r1, 800ad2e <_dtoa_r+0x49e>
 800ad1e:	2c00      	cmp	r4, #0
 800ad20:	f43f af60 	beq.w	800abe4 <_dtoa_r+0x354>
 800ad24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad2c:	e75a      	b.n	800abe4 <_dtoa_r+0x354>
 800ad2e:	07cf      	lsls	r7, r1, #31
 800ad30:	d509      	bpl.n	800ad46 <_dtoa_r+0x4b6>
 800ad32:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800ad36:	ed90 7b00 	vldr	d7, [r0]
 800ad3a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ad3e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800ad42:	3201      	adds	r2, #1
 800ad44:	2401      	movs	r4, #1
 800ad46:	1049      	asrs	r1, r1, #1
 800ad48:	3008      	adds	r0, #8
 800ad4a:	e7e7      	b.n	800ad1c <_dtoa_r+0x48c>
 800ad4c:	2202      	movs	r2, #2
 800ad4e:	e749      	b.n	800abe4 <_dtoa_r+0x354>
 800ad50:	465f      	mov	r7, fp
 800ad52:	4648      	mov	r0, r9
 800ad54:	e765      	b.n	800ac22 <_dtoa_r+0x392>
 800ad56:	ec42 1b17 	vmov	d7, r1, r2
 800ad5a:	4a5c      	ldr	r2, [pc, #368]	; (800aecc <_dtoa_r+0x63c>)
 800ad5c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ad60:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ad64:	9a00      	ldr	r2, [sp, #0]
 800ad66:	1814      	adds	r4, r2, r0
 800ad68:	9a08      	ldr	r2, [sp, #32]
 800ad6a:	b352      	cbz	r2, 800adc2 <_dtoa_r+0x532>
 800ad6c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800ad70:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800ad74:	f8dd 8000 	ldr.w	r8, [sp]
 800ad78:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ad7c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800ad80:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ad84:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ad88:	ee14 2a90 	vmov	r2, s9
 800ad8c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ad90:	3230      	adds	r2, #48	; 0x30
 800ad92:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ad96:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ad9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad9e:	f808 2b01 	strb.w	r2, [r8], #1
 800ada2:	d439      	bmi.n	800ae18 <_dtoa_r+0x588>
 800ada4:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ada8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800adac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adb0:	d472      	bmi.n	800ae98 <_dtoa_r+0x608>
 800adb2:	45a0      	cmp	r8, r4
 800adb4:	f43f af5d 	beq.w	800ac72 <_dtoa_r+0x3e2>
 800adb8:	ee27 7b03 	vmul.f64	d7, d7, d3
 800adbc:	ee26 6b03 	vmul.f64	d6, d6, d3
 800adc0:	e7e0      	b.n	800ad84 <_dtoa_r+0x4f4>
 800adc2:	f8dd 8000 	ldr.w	r8, [sp]
 800adc6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800adca:	4621      	mov	r1, r4
 800adcc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800add0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800add4:	ee14 2a90 	vmov	r2, s9
 800add8:	3230      	adds	r2, #48	; 0x30
 800adda:	f808 2b01 	strb.w	r2, [r8], #1
 800adde:	45a0      	cmp	r8, r4
 800ade0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ade4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ade8:	d118      	bne.n	800ae1c <_dtoa_r+0x58c>
 800adea:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800adee:	ee37 4b05 	vadd.f64	d4, d7, d5
 800adf2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800adf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adfa:	dc4d      	bgt.n	800ae98 <_dtoa_r+0x608>
 800adfc:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ae00:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ae04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae08:	f57f af33 	bpl.w	800ac72 <_dtoa_r+0x3e2>
 800ae0c:	4688      	mov	r8, r1
 800ae0e:	3901      	subs	r1, #1
 800ae10:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800ae14:	2b30      	cmp	r3, #48	; 0x30
 800ae16:	d0f9      	beq.n	800ae0c <_dtoa_r+0x57c>
 800ae18:	46bb      	mov	fp, r7
 800ae1a:	e02a      	b.n	800ae72 <_dtoa_r+0x5e2>
 800ae1c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ae20:	e7d6      	b.n	800add0 <_dtoa_r+0x540>
 800ae22:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae26:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800ae2a:	f8dd 8000 	ldr.w	r8, [sp]
 800ae2e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ae32:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ae36:	ee15 3a10 	vmov	r3, s10
 800ae3a:	3330      	adds	r3, #48	; 0x30
 800ae3c:	f808 3b01 	strb.w	r3, [r8], #1
 800ae40:	9b00      	ldr	r3, [sp, #0]
 800ae42:	eba8 0303 	sub.w	r3, r8, r3
 800ae46:	4599      	cmp	r9, r3
 800ae48:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ae4c:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ae50:	d133      	bne.n	800aeba <_dtoa_r+0x62a>
 800ae52:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ae56:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ae5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae5e:	dc1a      	bgt.n	800ae96 <_dtoa_r+0x606>
 800ae60:	eeb4 7b46 	vcmp.f64	d7, d6
 800ae64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae68:	d103      	bne.n	800ae72 <_dtoa_r+0x5e2>
 800ae6a:	ee15 3a10 	vmov	r3, s10
 800ae6e:	07d9      	lsls	r1, r3, #31
 800ae70:	d411      	bmi.n	800ae96 <_dtoa_r+0x606>
 800ae72:	4629      	mov	r1, r5
 800ae74:	4630      	mov	r0, r6
 800ae76:	f000 fe69 	bl	800bb4c <_Bfree>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ae7e:	f888 3000 	strb.w	r3, [r8]
 800ae82:	f10b 0301 	add.w	r3, fp, #1
 800ae86:	6013      	str	r3, [r2, #0]
 800ae88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f43f ad4d 	beq.w	800a92a <_dtoa_r+0x9a>
 800ae90:	f8c3 8000 	str.w	r8, [r3]
 800ae94:	e549      	b.n	800a92a <_dtoa_r+0x9a>
 800ae96:	465f      	mov	r7, fp
 800ae98:	4643      	mov	r3, r8
 800ae9a:	4698      	mov	r8, r3
 800ae9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aea0:	2a39      	cmp	r2, #57	; 0x39
 800aea2:	d106      	bne.n	800aeb2 <_dtoa_r+0x622>
 800aea4:	9a00      	ldr	r2, [sp, #0]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d1f7      	bne.n	800ae9a <_dtoa_r+0x60a>
 800aeaa:	9900      	ldr	r1, [sp, #0]
 800aeac:	2230      	movs	r2, #48	; 0x30
 800aeae:	3701      	adds	r7, #1
 800aeb0:	700a      	strb	r2, [r1, #0]
 800aeb2:	781a      	ldrb	r2, [r3, #0]
 800aeb4:	3201      	adds	r2, #1
 800aeb6:	701a      	strb	r2, [r3, #0]
 800aeb8:	e7ae      	b.n	800ae18 <_dtoa_r+0x588>
 800aeba:	ee27 7b04 	vmul.f64	d7, d7, d4
 800aebe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aec6:	d1b2      	bne.n	800ae2e <_dtoa_r+0x59e>
 800aec8:	e7d3      	b.n	800ae72 <_dtoa_r+0x5e2>
 800aeca:	bf00      	nop
 800aecc:	0800d878 	.word	0x0800d878
 800aed0:	0800d850 	.word	0x0800d850
 800aed4:	9908      	ldr	r1, [sp, #32]
 800aed6:	2900      	cmp	r1, #0
 800aed8:	f000 80d1 	beq.w	800b07e <_dtoa_r+0x7ee>
 800aedc:	9907      	ldr	r1, [sp, #28]
 800aede:	2901      	cmp	r1, #1
 800aee0:	f300 80b4 	bgt.w	800b04c <_dtoa_r+0x7bc>
 800aee4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800aee6:	2900      	cmp	r1, #0
 800aee8:	f000 80ac 	beq.w	800b044 <_dtoa_r+0x7b4>
 800aeec:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800aef0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800aef4:	461c      	mov	r4, r3
 800aef6:	930a      	str	r3, [sp, #40]	; 0x28
 800aef8:	9b05      	ldr	r3, [sp, #20]
 800aefa:	4413      	add	r3, r2
 800aefc:	9305      	str	r3, [sp, #20]
 800aefe:	9b06      	ldr	r3, [sp, #24]
 800af00:	2101      	movs	r1, #1
 800af02:	4413      	add	r3, r2
 800af04:	4630      	mov	r0, r6
 800af06:	9306      	str	r3, [sp, #24]
 800af08:	f000 ff26 	bl	800bd58 <__i2b>
 800af0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af0e:	4607      	mov	r7, r0
 800af10:	f1b8 0f00 	cmp.w	r8, #0
 800af14:	dd0d      	ble.n	800af32 <_dtoa_r+0x6a2>
 800af16:	9a06      	ldr	r2, [sp, #24]
 800af18:	2a00      	cmp	r2, #0
 800af1a:	dd0a      	ble.n	800af32 <_dtoa_r+0x6a2>
 800af1c:	4542      	cmp	r2, r8
 800af1e:	9905      	ldr	r1, [sp, #20]
 800af20:	bfa8      	it	ge
 800af22:	4642      	movge	r2, r8
 800af24:	1a89      	subs	r1, r1, r2
 800af26:	9105      	str	r1, [sp, #20]
 800af28:	9906      	ldr	r1, [sp, #24]
 800af2a:	eba8 0802 	sub.w	r8, r8, r2
 800af2e:	1a8a      	subs	r2, r1, r2
 800af30:	9206      	str	r2, [sp, #24]
 800af32:	b303      	cbz	r3, 800af76 <_dtoa_r+0x6e6>
 800af34:	9a08      	ldr	r2, [sp, #32]
 800af36:	2a00      	cmp	r2, #0
 800af38:	f000 80a6 	beq.w	800b088 <_dtoa_r+0x7f8>
 800af3c:	2c00      	cmp	r4, #0
 800af3e:	dd13      	ble.n	800af68 <_dtoa_r+0x6d8>
 800af40:	4639      	mov	r1, r7
 800af42:	4622      	mov	r2, r4
 800af44:	4630      	mov	r0, r6
 800af46:	930c      	str	r3, [sp, #48]	; 0x30
 800af48:	f000 ffc2 	bl	800bed0 <__pow5mult>
 800af4c:	462a      	mov	r2, r5
 800af4e:	4601      	mov	r1, r0
 800af50:	4607      	mov	r7, r0
 800af52:	4630      	mov	r0, r6
 800af54:	f000 ff16 	bl	800bd84 <__multiply>
 800af58:	4629      	mov	r1, r5
 800af5a:	900a      	str	r0, [sp, #40]	; 0x28
 800af5c:	4630      	mov	r0, r6
 800af5e:	f000 fdf5 	bl	800bb4c <_Bfree>
 800af62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af66:	4615      	mov	r5, r2
 800af68:	1b1a      	subs	r2, r3, r4
 800af6a:	d004      	beq.n	800af76 <_dtoa_r+0x6e6>
 800af6c:	4629      	mov	r1, r5
 800af6e:	4630      	mov	r0, r6
 800af70:	f000 ffae 	bl	800bed0 <__pow5mult>
 800af74:	4605      	mov	r5, r0
 800af76:	2101      	movs	r1, #1
 800af78:	4630      	mov	r0, r6
 800af7a:	f000 feed 	bl	800bd58 <__i2b>
 800af7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af80:	2b00      	cmp	r3, #0
 800af82:	4604      	mov	r4, r0
 800af84:	f340 8082 	ble.w	800b08c <_dtoa_r+0x7fc>
 800af88:	461a      	mov	r2, r3
 800af8a:	4601      	mov	r1, r0
 800af8c:	4630      	mov	r0, r6
 800af8e:	f000 ff9f 	bl	800bed0 <__pow5mult>
 800af92:	9b07      	ldr	r3, [sp, #28]
 800af94:	2b01      	cmp	r3, #1
 800af96:	4604      	mov	r4, r0
 800af98:	dd7b      	ble.n	800b092 <_dtoa_r+0x802>
 800af9a:	2300      	movs	r3, #0
 800af9c:	930a      	str	r3, [sp, #40]	; 0x28
 800af9e:	6922      	ldr	r2, [r4, #16]
 800afa0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800afa4:	6910      	ldr	r0, [r2, #16]
 800afa6:	f000 fe87 	bl	800bcb8 <__hi0bits>
 800afaa:	f1c0 0020 	rsb	r0, r0, #32
 800afae:	9b06      	ldr	r3, [sp, #24]
 800afb0:	4418      	add	r0, r3
 800afb2:	f010 001f 	ands.w	r0, r0, #31
 800afb6:	f000 808d 	beq.w	800b0d4 <_dtoa_r+0x844>
 800afba:	f1c0 0220 	rsb	r2, r0, #32
 800afbe:	2a04      	cmp	r2, #4
 800afc0:	f340 8086 	ble.w	800b0d0 <_dtoa_r+0x840>
 800afc4:	f1c0 001c 	rsb	r0, r0, #28
 800afc8:	9b05      	ldr	r3, [sp, #20]
 800afca:	4403      	add	r3, r0
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	9b06      	ldr	r3, [sp, #24]
 800afd0:	4403      	add	r3, r0
 800afd2:	4480      	add	r8, r0
 800afd4:	9306      	str	r3, [sp, #24]
 800afd6:	9b05      	ldr	r3, [sp, #20]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	dd05      	ble.n	800afe8 <_dtoa_r+0x758>
 800afdc:	4629      	mov	r1, r5
 800afde:	461a      	mov	r2, r3
 800afe0:	4630      	mov	r0, r6
 800afe2:	f000 ffcf 	bl	800bf84 <__lshift>
 800afe6:	4605      	mov	r5, r0
 800afe8:	9b06      	ldr	r3, [sp, #24]
 800afea:	2b00      	cmp	r3, #0
 800afec:	dd05      	ble.n	800affa <_dtoa_r+0x76a>
 800afee:	4621      	mov	r1, r4
 800aff0:	461a      	mov	r2, r3
 800aff2:	4630      	mov	r0, r6
 800aff4:	f000 ffc6 	bl	800bf84 <__lshift>
 800aff8:	4604      	mov	r4, r0
 800affa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800affc:	2b00      	cmp	r3, #0
 800affe:	d06b      	beq.n	800b0d8 <_dtoa_r+0x848>
 800b000:	4621      	mov	r1, r4
 800b002:	4628      	mov	r0, r5
 800b004:	f001 f82a 	bl	800c05c <__mcmp>
 800b008:	2800      	cmp	r0, #0
 800b00a:	da65      	bge.n	800b0d8 <_dtoa_r+0x848>
 800b00c:	2300      	movs	r3, #0
 800b00e:	4629      	mov	r1, r5
 800b010:	220a      	movs	r2, #10
 800b012:	4630      	mov	r0, r6
 800b014:	f000 fdbc 	bl	800bb90 <__multadd>
 800b018:	9b08      	ldr	r3, [sp, #32]
 800b01a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b01e:	4605      	mov	r5, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 8192 	beq.w	800b34a <_dtoa_r+0xaba>
 800b026:	4639      	mov	r1, r7
 800b028:	2300      	movs	r3, #0
 800b02a:	220a      	movs	r2, #10
 800b02c:	4630      	mov	r0, r6
 800b02e:	f000 fdaf 	bl	800bb90 <__multadd>
 800b032:	f1ba 0f00 	cmp.w	sl, #0
 800b036:	4607      	mov	r7, r0
 800b038:	f300 808e 	bgt.w	800b158 <_dtoa_r+0x8c8>
 800b03c:	9b07      	ldr	r3, [sp, #28]
 800b03e:	2b02      	cmp	r3, #2
 800b040:	dc51      	bgt.n	800b0e6 <_dtoa_r+0x856>
 800b042:	e089      	b.n	800b158 <_dtoa_r+0x8c8>
 800b044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b046:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b04a:	e751      	b.n	800aef0 <_dtoa_r+0x660>
 800b04c:	f109 34ff 	add.w	r4, r9, #4294967295
 800b050:	42a3      	cmp	r3, r4
 800b052:	bfbf      	itttt	lt
 800b054:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800b056:	1ae3      	sublt	r3, r4, r3
 800b058:	18d2      	addlt	r2, r2, r3
 800b05a:	4613      	movlt	r3, r2
 800b05c:	bfb7      	itett	lt
 800b05e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b060:	1b1c      	subge	r4, r3, r4
 800b062:	4623      	movlt	r3, r4
 800b064:	2400      	movlt	r4, #0
 800b066:	f1b9 0f00 	cmp.w	r9, #0
 800b06a:	bfb5      	itete	lt
 800b06c:	9a05      	ldrlt	r2, [sp, #20]
 800b06e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800b072:	eba2 0809 	sublt.w	r8, r2, r9
 800b076:	464a      	movge	r2, r9
 800b078:	bfb8      	it	lt
 800b07a:	2200      	movlt	r2, #0
 800b07c:	e73b      	b.n	800aef6 <_dtoa_r+0x666>
 800b07e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b082:	9f08      	ldr	r7, [sp, #32]
 800b084:	461c      	mov	r4, r3
 800b086:	e743      	b.n	800af10 <_dtoa_r+0x680>
 800b088:	461a      	mov	r2, r3
 800b08a:	e76f      	b.n	800af6c <_dtoa_r+0x6dc>
 800b08c:	9b07      	ldr	r3, [sp, #28]
 800b08e:	2b01      	cmp	r3, #1
 800b090:	dc18      	bgt.n	800b0c4 <_dtoa_r+0x834>
 800b092:	9b02      	ldr	r3, [sp, #8]
 800b094:	b9b3      	cbnz	r3, 800b0c4 <_dtoa_r+0x834>
 800b096:	9b03      	ldr	r3, [sp, #12]
 800b098:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b09c:	b9a2      	cbnz	r2, 800b0c8 <_dtoa_r+0x838>
 800b09e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b0a2:	0d12      	lsrs	r2, r2, #20
 800b0a4:	0512      	lsls	r2, r2, #20
 800b0a6:	b18a      	cbz	r2, 800b0cc <_dtoa_r+0x83c>
 800b0a8:	9b05      	ldr	r3, [sp, #20]
 800b0aa:	3301      	adds	r3, #1
 800b0ac:	9305      	str	r3, [sp, #20]
 800b0ae:	9b06      	ldr	r3, [sp, #24]
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	9306      	str	r3, [sp, #24]
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	930a      	str	r3, [sp, #40]	; 0x28
 800b0b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f47f af6f 	bne.w	800af9e <_dtoa_r+0x70e>
 800b0c0:	2001      	movs	r0, #1
 800b0c2:	e774      	b.n	800afae <_dtoa_r+0x71e>
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	e7f6      	b.n	800b0b6 <_dtoa_r+0x826>
 800b0c8:	9b02      	ldr	r3, [sp, #8]
 800b0ca:	e7f4      	b.n	800b0b6 <_dtoa_r+0x826>
 800b0cc:	920a      	str	r2, [sp, #40]	; 0x28
 800b0ce:	e7f3      	b.n	800b0b8 <_dtoa_r+0x828>
 800b0d0:	d081      	beq.n	800afd6 <_dtoa_r+0x746>
 800b0d2:	4610      	mov	r0, r2
 800b0d4:	301c      	adds	r0, #28
 800b0d6:	e777      	b.n	800afc8 <_dtoa_r+0x738>
 800b0d8:	f1b9 0f00 	cmp.w	r9, #0
 800b0dc:	dc37      	bgt.n	800b14e <_dtoa_r+0x8be>
 800b0de:	9b07      	ldr	r3, [sp, #28]
 800b0e0:	2b02      	cmp	r3, #2
 800b0e2:	dd34      	ble.n	800b14e <_dtoa_r+0x8be>
 800b0e4:	46ca      	mov	sl, r9
 800b0e6:	f1ba 0f00 	cmp.w	sl, #0
 800b0ea:	d10d      	bne.n	800b108 <_dtoa_r+0x878>
 800b0ec:	4621      	mov	r1, r4
 800b0ee:	4653      	mov	r3, sl
 800b0f0:	2205      	movs	r2, #5
 800b0f2:	4630      	mov	r0, r6
 800b0f4:	f000 fd4c 	bl	800bb90 <__multadd>
 800b0f8:	4601      	mov	r1, r0
 800b0fa:	4604      	mov	r4, r0
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	f000 ffad 	bl	800c05c <__mcmp>
 800b102:	2800      	cmp	r0, #0
 800b104:	f73f adde 	bgt.w	800acc4 <_dtoa_r+0x434>
 800b108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b10a:	f8dd 8000 	ldr.w	r8, [sp]
 800b10e:	ea6f 0b03 	mvn.w	fp, r3
 800b112:	f04f 0900 	mov.w	r9, #0
 800b116:	4621      	mov	r1, r4
 800b118:	4630      	mov	r0, r6
 800b11a:	f000 fd17 	bl	800bb4c <_Bfree>
 800b11e:	2f00      	cmp	r7, #0
 800b120:	f43f aea7 	beq.w	800ae72 <_dtoa_r+0x5e2>
 800b124:	f1b9 0f00 	cmp.w	r9, #0
 800b128:	d005      	beq.n	800b136 <_dtoa_r+0x8a6>
 800b12a:	45b9      	cmp	r9, r7
 800b12c:	d003      	beq.n	800b136 <_dtoa_r+0x8a6>
 800b12e:	4649      	mov	r1, r9
 800b130:	4630      	mov	r0, r6
 800b132:	f000 fd0b 	bl	800bb4c <_Bfree>
 800b136:	4639      	mov	r1, r7
 800b138:	4630      	mov	r0, r6
 800b13a:	f000 fd07 	bl	800bb4c <_Bfree>
 800b13e:	e698      	b.n	800ae72 <_dtoa_r+0x5e2>
 800b140:	2400      	movs	r4, #0
 800b142:	4627      	mov	r7, r4
 800b144:	e7e0      	b.n	800b108 <_dtoa_r+0x878>
 800b146:	46bb      	mov	fp, r7
 800b148:	4604      	mov	r4, r0
 800b14a:	4607      	mov	r7, r0
 800b14c:	e5ba      	b.n	800acc4 <_dtoa_r+0x434>
 800b14e:	9b08      	ldr	r3, [sp, #32]
 800b150:	46ca      	mov	sl, r9
 800b152:	2b00      	cmp	r3, #0
 800b154:	f000 8100 	beq.w	800b358 <_dtoa_r+0xac8>
 800b158:	f1b8 0f00 	cmp.w	r8, #0
 800b15c:	dd05      	ble.n	800b16a <_dtoa_r+0x8da>
 800b15e:	4639      	mov	r1, r7
 800b160:	4642      	mov	r2, r8
 800b162:	4630      	mov	r0, r6
 800b164:	f000 ff0e 	bl	800bf84 <__lshift>
 800b168:	4607      	mov	r7, r0
 800b16a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d05d      	beq.n	800b22c <_dtoa_r+0x99c>
 800b170:	6879      	ldr	r1, [r7, #4]
 800b172:	4630      	mov	r0, r6
 800b174:	f000 fcaa 	bl	800bacc <_Balloc>
 800b178:	4680      	mov	r8, r0
 800b17a:	b928      	cbnz	r0, 800b188 <_dtoa_r+0x8f8>
 800b17c:	4b82      	ldr	r3, [pc, #520]	; (800b388 <_dtoa_r+0xaf8>)
 800b17e:	4602      	mov	r2, r0
 800b180:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b184:	f7ff bb9a 	b.w	800a8bc <_dtoa_r+0x2c>
 800b188:	693a      	ldr	r2, [r7, #16]
 800b18a:	3202      	adds	r2, #2
 800b18c:	0092      	lsls	r2, r2, #2
 800b18e:	f107 010c 	add.w	r1, r7, #12
 800b192:	300c      	adds	r0, #12
 800b194:	f000 fc8c 	bl	800bab0 <memcpy>
 800b198:	2201      	movs	r2, #1
 800b19a:	4641      	mov	r1, r8
 800b19c:	4630      	mov	r0, r6
 800b19e:	f000 fef1 	bl	800bf84 <__lshift>
 800b1a2:	9b00      	ldr	r3, [sp, #0]
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	9305      	str	r3, [sp, #20]
 800b1a8:	9b00      	ldr	r3, [sp, #0]
 800b1aa:	4453      	add	r3, sl
 800b1ac:	9309      	str	r3, [sp, #36]	; 0x24
 800b1ae:	9b02      	ldr	r3, [sp, #8]
 800b1b0:	f003 0301 	and.w	r3, r3, #1
 800b1b4:	46b9      	mov	r9, r7
 800b1b6:	9308      	str	r3, [sp, #32]
 800b1b8:	4607      	mov	r7, r0
 800b1ba:	9b05      	ldr	r3, [sp, #20]
 800b1bc:	4621      	mov	r1, r4
 800b1be:	3b01      	subs	r3, #1
 800b1c0:	4628      	mov	r0, r5
 800b1c2:	9302      	str	r3, [sp, #8]
 800b1c4:	f7ff fad8 	bl	800a778 <quorem>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	3330      	adds	r3, #48	; 0x30
 800b1cc:	9006      	str	r0, [sp, #24]
 800b1ce:	4649      	mov	r1, r9
 800b1d0:	4628      	mov	r0, r5
 800b1d2:	930a      	str	r3, [sp, #40]	; 0x28
 800b1d4:	f000 ff42 	bl	800c05c <__mcmp>
 800b1d8:	463a      	mov	r2, r7
 800b1da:	4682      	mov	sl, r0
 800b1dc:	4621      	mov	r1, r4
 800b1de:	4630      	mov	r0, r6
 800b1e0:	f000 ff58 	bl	800c094 <__mdiff>
 800b1e4:	68c2      	ldr	r2, [r0, #12]
 800b1e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1e8:	4680      	mov	r8, r0
 800b1ea:	bb0a      	cbnz	r2, 800b230 <_dtoa_r+0x9a0>
 800b1ec:	4601      	mov	r1, r0
 800b1ee:	4628      	mov	r0, r5
 800b1f0:	f000 ff34 	bl	800c05c <__mcmp>
 800b1f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	4641      	mov	r1, r8
 800b1fa:	4630      	mov	r0, r6
 800b1fc:	920e      	str	r2, [sp, #56]	; 0x38
 800b1fe:	930a      	str	r3, [sp, #40]	; 0x28
 800b200:	f000 fca4 	bl	800bb4c <_Bfree>
 800b204:	9b07      	ldr	r3, [sp, #28]
 800b206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b208:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b20c:	ea43 0102 	orr.w	r1, r3, r2
 800b210:	9b08      	ldr	r3, [sp, #32]
 800b212:	430b      	orrs	r3, r1
 800b214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b216:	d10d      	bne.n	800b234 <_dtoa_r+0x9a4>
 800b218:	2b39      	cmp	r3, #57	; 0x39
 800b21a:	d029      	beq.n	800b270 <_dtoa_r+0x9e0>
 800b21c:	f1ba 0f00 	cmp.w	sl, #0
 800b220:	dd01      	ble.n	800b226 <_dtoa_r+0x996>
 800b222:	9b06      	ldr	r3, [sp, #24]
 800b224:	3331      	adds	r3, #49	; 0x31
 800b226:	9a02      	ldr	r2, [sp, #8]
 800b228:	7013      	strb	r3, [r2, #0]
 800b22a:	e774      	b.n	800b116 <_dtoa_r+0x886>
 800b22c:	4638      	mov	r0, r7
 800b22e:	e7b8      	b.n	800b1a2 <_dtoa_r+0x912>
 800b230:	2201      	movs	r2, #1
 800b232:	e7e1      	b.n	800b1f8 <_dtoa_r+0x968>
 800b234:	f1ba 0f00 	cmp.w	sl, #0
 800b238:	db06      	blt.n	800b248 <_dtoa_r+0x9b8>
 800b23a:	9907      	ldr	r1, [sp, #28]
 800b23c:	ea41 0a0a 	orr.w	sl, r1, sl
 800b240:	9908      	ldr	r1, [sp, #32]
 800b242:	ea5a 0101 	orrs.w	r1, sl, r1
 800b246:	d120      	bne.n	800b28a <_dtoa_r+0x9fa>
 800b248:	2a00      	cmp	r2, #0
 800b24a:	ddec      	ble.n	800b226 <_dtoa_r+0x996>
 800b24c:	4629      	mov	r1, r5
 800b24e:	2201      	movs	r2, #1
 800b250:	4630      	mov	r0, r6
 800b252:	9305      	str	r3, [sp, #20]
 800b254:	f000 fe96 	bl	800bf84 <__lshift>
 800b258:	4621      	mov	r1, r4
 800b25a:	4605      	mov	r5, r0
 800b25c:	f000 fefe 	bl	800c05c <__mcmp>
 800b260:	2800      	cmp	r0, #0
 800b262:	9b05      	ldr	r3, [sp, #20]
 800b264:	dc02      	bgt.n	800b26c <_dtoa_r+0x9dc>
 800b266:	d1de      	bne.n	800b226 <_dtoa_r+0x996>
 800b268:	07da      	lsls	r2, r3, #31
 800b26a:	d5dc      	bpl.n	800b226 <_dtoa_r+0x996>
 800b26c:	2b39      	cmp	r3, #57	; 0x39
 800b26e:	d1d8      	bne.n	800b222 <_dtoa_r+0x992>
 800b270:	9a02      	ldr	r2, [sp, #8]
 800b272:	2339      	movs	r3, #57	; 0x39
 800b274:	7013      	strb	r3, [r2, #0]
 800b276:	4643      	mov	r3, r8
 800b278:	4698      	mov	r8, r3
 800b27a:	3b01      	subs	r3, #1
 800b27c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b280:	2a39      	cmp	r2, #57	; 0x39
 800b282:	d051      	beq.n	800b328 <_dtoa_r+0xa98>
 800b284:	3201      	adds	r2, #1
 800b286:	701a      	strb	r2, [r3, #0]
 800b288:	e745      	b.n	800b116 <_dtoa_r+0x886>
 800b28a:	2a00      	cmp	r2, #0
 800b28c:	dd03      	ble.n	800b296 <_dtoa_r+0xa06>
 800b28e:	2b39      	cmp	r3, #57	; 0x39
 800b290:	d0ee      	beq.n	800b270 <_dtoa_r+0x9e0>
 800b292:	3301      	adds	r3, #1
 800b294:	e7c7      	b.n	800b226 <_dtoa_r+0x996>
 800b296:	9a05      	ldr	r2, [sp, #20]
 800b298:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b29a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b29e:	428a      	cmp	r2, r1
 800b2a0:	d02b      	beq.n	800b2fa <_dtoa_r+0xa6a>
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	220a      	movs	r2, #10
 800b2a8:	4630      	mov	r0, r6
 800b2aa:	f000 fc71 	bl	800bb90 <__multadd>
 800b2ae:	45b9      	cmp	r9, r7
 800b2b0:	4605      	mov	r5, r0
 800b2b2:	f04f 0300 	mov.w	r3, #0
 800b2b6:	f04f 020a 	mov.w	r2, #10
 800b2ba:	4649      	mov	r1, r9
 800b2bc:	4630      	mov	r0, r6
 800b2be:	d107      	bne.n	800b2d0 <_dtoa_r+0xa40>
 800b2c0:	f000 fc66 	bl	800bb90 <__multadd>
 800b2c4:	4681      	mov	r9, r0
 800b2c6:	4607      	mov	r7, r0
 800b2c8:	9b05      	ldr	r3, [sp, #20]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	9305      	str	r3, [sp, #20]
 800b2ce:	e774      	b.n	800b1ba <_dtoa_r+0x92a>
 800b2d0:	f000 fc5e 	bl	800bb90 <__multadd>
 800b2d4:	4639      	mov	r1, r7
 800b2d6:	4681      	mov	r9, r0
 800b2d8:	2300      	movs	r3, #0
 800b2da:	220a      	movs	r2, #10
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f000 fc57 	bl	800bb90 <__multadd>
 800b2e2:	4607      	mov	r7, r0
 800b2e4:	e7f0      	b.n	800b2c8 <_dtoa_r+0xa38>
 800b2e6:	f1ba 0f00 	cmp.w	sl, #0
 800b2ea:	9a00      	ldr	r2, [sp, #0]
 800b2ec:	bfcc      	ite	gt
 800b2ee:	46d0      	movgt	r8, sl
 800b2f0:	f04f 0801 	movle.w	r8, #1
 800b2f4:	4490      	add	r8, r2
 800b2f6:	f04f 0900 	mov.w	r9, #0
 800b2fa:	4629      	mov	r1, r5
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	4630      	mov	r0, r6
 800b300:	9302      	str	r3, [sp, #8]
 800b302:	f000 fe3f 	bl	800bf84 <__lshift>
 800b306:	4621      	mov	r1, r4
 800b308:	4605      	mov	r5, r0
 800b30a:	f000 fea7 	bl	800c05c <__mcmp>
 800b30e:	2800      	cmp	r0, #0
 800b310:	dcb1      	bgt.n	800b276 <_dtoa_r+0x9e6>
 800b312:	d102      	bne.n	800b31a <_dtoa_r+0xa8a>
 800b314:	9b02      	ldr	r3, [sp, #8]
 800b316:	07db      	lsls	r3, r3, #31
 800b318:	d4ad      	bmi.n	800b276 <_dtoa_r+0x9e6>
 800b31a:	4643      	mov	r3, r8
 800b31c:	4698      	mov	r8, r3
 800b31e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b322:	2a30      	cmp	r2, #48	; 0x30
 800b324:	d0fa      	beq.n	800b31c <_dtoa_r+0xa8c>
 800b326:	e6f6      	b.n	800b116 <_dtoa_r+0x886>
 800b328:	9a00      	ldr	r2, [sp, #0]
 800b32a:	429a      	cmp	r2, r3
 800b32c:	d1a4      	bne.n	800b278 <_dtoa_r+0x9e8>
 800b32e:	f10b 0b01 	add.w	fp, fp, #1
 800b332:	2331      	movs	r3, #49	; 0x31
 800b334:	e778      	b.n	800b228 <_dtoa_r+0x998>
 800b336:	4b15      	ldr	r3, [pc, #84]	; (800b38c <_dtoa_r+0xafc>)
 800b338:	f7ff bb12 	b.w	800a960 <_dtoa_r+0xd0>
 800b33c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f47f aaee 	bne.w	800a920 <_dtoa_r+0x90>
 800b344:	4b12      	ldr	r3, [pc, #72]	; (800b390 <_dtoa_r+0xb00>)
 800b346:	f7ff bb0b 	b.w	800a960 <_dtoa_r+0xd0>
 800b34a:	f1ba 0f00 	cmp.w	sl, #0
 800b34e:	dc03      	bgt.n	800b358 <_dtoa_r+0xac8>
 800b350:	9b07      	ldr	r3, [sp, #28]
 800b352:	2b02      	cmp	r3, #2
 800b354:	f73f aec7 	bgt.w	800b0e6 <_dtoa_r+0x856>
 800b358:	f8dd 8000 	ldr.w	r8, [sp]
 800b35c:	4621      	mov	r1, r4
 800b35e:	4628      	mov	r0, r5
 800b360:	f7ff fa0a 	bl	800a778 <quorem>
 800b364:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b368:	f808 3b01 	strb.w	r3, [r8], #1
 800b36c:	9a00      	ldr	r2, [sp, #0]
 800b36e:	eba8 0202 	sub.w	r2, r8, r2
 800b372:	4592      	cmp	sl, r2
 800b374:	ddb7      	ble.n	800b2e6 <_dtoa_r+0xa56>
 800b376:	4629      	mov	r1, r5
 800b378:	2300      	movs	r3, #0
 800b37a:	220a      	movs	r2, #10
 800b37c:	4630      	mov	r0, r6
 800b37e:	f000 fc07 	bl	800bb90 <__multadd>
 800b382:	4605      	mov	r5, r0
 800b384:	e7ea      	b.n	800b35c <_dtoa_r+0xacc>
 800b386:	bf00      	nop
 800b388:	0800d75c 	.word	0x0800d75c
 800b38c:	0800d55c 	.word	0x0800d55c
 800b390:	0800d6d9 	.word	0x0800d6d9

0800b394 <rshift>:
 800b394:	6903      	ldr	r3, [r0, #16]
 800b396:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b39a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b39e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b3a2:	f100 0414 	add.w	r4, r0, #20
 800b3a6:	dd45      	ble.n	800b434 <rshift+0xa0>
 800b3a8:	f011 011f 	ands.w	r1, r1, #31
 800b3ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b3b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b3b4:	d10c      	bne.n	800b3d0 <rshift+0x3c>
 800b3b6:	f100 0710 	add.w	r7, r0, #16
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	42b1      	cmp	r1, r6
 800b3be:	d334      	bcc.n	800b42a <rshift+0x96>
 800b3c0:	1a9b      	subs	r3, r3, r2
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	1eea      	subs	r2, r5, #3
 800b3c6:	4296      	cmp	r6, r2
 800b3c8:	bf38      	it	cc
 800b3ca:	2300      	movcc	r3, #0
 800b3cc:	4423      	add	r3, r4
 800b3ce:	e015      	b.n	800b3fc <rshift+0x68>
 800b3d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b3d4:	f1c1 0820 	rsb	r8, r1, #32
 800b3d8:	40cf      	lsrs	r7, r1
 800b3da:	f105 0e04 	add.w	lr, r5, #4
 800b3de:	46a1      	mov	r9, r4
 800b3e0:	4576      	cmp	r6, lr
 800b3e2:	46f4      	mov	ip, lr
 800b3e4:	d815      	bhi.n	800b412 <rshift+0x7e>
 800b3e6:	1a9b      	subs	r3, r3, r2
 800b3e8:	009a      	lsls	r2, r3, #2
 800b3ea:	3a04      	subs	r2, #4
 800b3ec:	3501      	adds	r5, #1
 800b3ee:	42ae      	cmp	r6, r5
 800b3f0:	bf38      	it	cc
 800b3f2:	2200      	movcc	r2, #0
 800b3f4:	18a3      	adds	r3, r4, r2
 800b3f6:	50a7      	str	r7, [r4, r2]
 800b3f8:	b107      	cbz	r7, 800b3fc <rshift+0x68>
 800b3fa:	3304      	adds	r3, #4
 800b3fc:	1b1a      	subs	r2, r3, r4
 800b3fe:	42a3      	cmp	r3, r4
 800b400:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b404:	bf08      	it	eq
 800b406:	2300      	moveq	r3, #0
 800b408:	6102      	str	r2, [r0, #16]
 800b40a:	bf08      	it	eq
 800b40c:	6143      	streq	r3, [r0, #20]
 800b40e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b412:	f8dc c000 	ldr.w	ip, [ip]
 800b416:	fa0c fc08 	lsl.w	ip, ip, r8
 800b41a:	ea4c 0707 	orr.w	r7, ip, r7
 800b41e:	f849 7b04 	str.w	r7, [r9], #4
 800b422:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b426:	40cf      	lsrs	r7, r1
 800b428:	e7da      	b.n	800b3e0 <rshift+0x4c>
 800b42a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b42e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b432:	e7c3      	b.n	800b3bc <rshift+0x28>
 800b434:	4623      	mov	r3, r4
 800b436:	e7e1      	b.n	800b3fc <rshift+0x68>

0800b438 <__hexdig_fun>:
 800b438:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b43c:	2b09      	cmp	r3, #9
 800b43e:	d802      	bhi.n	800b446 <__hexdig_fun+0xe>
 800b440:	3820      	subs	r0, #32
 800b442:	b2c0      	uxtb	r0, r0
 800b444:	4770      	bx	lr
 800b446:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b44a:	2b05      	cmp	r3, #5
 800b44c:	d801      	bhi.n	800b452 <__hexdig_fun+0x1a>
 800b44e:	3847      	subs	r0, #71	; 0x47
 800b450:	e7f7      	b.n	800b442 <__hexdig_fun+0xa>
 800b452:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b456:	2b05      	cmp	r3, #5
 800b458:	d801      	bhi.n	800b45e <__hexdig_fun+0x26>
 800b45a:	3827      	subs	r0, #39	; 0x27
 800b45c:	e7f1      	b.n	800b442 <__hexdig_fun+0xa>
 800b45e:	2000      	movs	r0, #0
 800b460:	4770      	bx	lr
	...

0800b464 <__gethex>:
 800b464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b468:	ed2d 8b02 	vpush	{d8}
 800b46c:	b089      	sub	sp, #36	; 0x24
 800b46e:	ee08 0a10 	vmov	s16, r0
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	4bbc      	ldr	r3, [pc, #752]	; (800b768 <__gethex+0x304>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	9301      	str	r3, [sp, #4]
 800b47a:	4618      	mov	r0, r3
 800b47c:	468b      	mov	fp, r1
 800b47e:	4690      	mov	r8, r2
 800b480:	f7f4 ff2e 	bl	80002e0 <strlen>
 800b484:	9b01      	ldr	r3, [sp, #4]
 800b486:	f8db 2000 	ldr.w	r2, [fp]
 800b48a:	4403      	add	r3, r0
 800b48c:	4682      	mov	sl, r0
 800b48e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b492:	9305      	str	r3, [sp, #20]
 800b494:	1c93      	adds	r3, r2, #2
 800b496:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b49a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b49e:	32fe      	adds	r2, #254	; 0xfe
 800b4a0:	18d1      	adds	r1, r2, r3
 800b4a2:	461f      	mov	r7, r3
 800b4a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b4a8:	9100      	str	r1, [sp, #0]
 800b4aa:	2830      	cmp	r0, #48	; 0x30
 800b4ac:	d0f8      	beq.n	800b4a0 <__gethex+0x3c>
 800b4ae:	f7ff ffc3 	bl	800b438 <__hexdig_fun>
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d13a      	bne.n	800b52e <__gethex+0xca>
 800b4b8:	9901      	ldr	r1, [sp, #4]
 800b4ba:	4652      	mov	r2, sl
 800b4bc:	4638      	mov	r0, r7
 800b4be:	f001 f9ef 	bl	800c8a0 <strncmp>
 800b4c2:	4605      	mov	r5, r0
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	d168      	bne.n	800b59a <__gethex+0x136>
 800b4c8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b4cc:	eb07 060a 	add.w	r6, r7, sl
 800b4d0:	f7ff ffb2 	bl	800b438 <__hexdig_fun>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d062      	beq.n	800b59e <__gethex+0x13a>
 800b4d8:	4633      	mov	r3, r6
 800b4da:	7818      	ldrb	r0, [r3, #0]
 800b4dc:	2830      	cmp	r0, #48	; 0x30
 800b4de:	461f      	mov	r7, r3
 800b4e0:	f103 0301 	add.w	r3, r3, #1
 800b4e4:	d0f9      	beq.n	800b4da <__gethex+0x76>
 800b4e6:	f7ff ffa7 	bl	800b438 <__hexdig_fun>
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	fab0 f480 	clz	r4, r0
 800b4f0:	0964      	lsrs	r4, r4, #5
 800b4f2:	4635      	mov	r5, r6
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	463a      	mov	r2, r7
 800b4f8:	4616      	mov	r6, r2
 800b4fa:	3201      	adds	r2, #1
 800b4fc:	7830      	ldrb	r0, [r6, #0]
 800b4fe:	f7ff ff9b 	bl	800b438 <__hexdig_fun>
 800b502:	2800      	cmp	r0, #0
 800b504:	d1f8      	bne.n	800b4f8 <__gethex+0x94>
 800b506:	9901      	ldr	r1, [sp, #4]
 800b508:	4652      	mov	r2, sl
 800b50a:	4630      	mov	r0, r6
 800b50c:	f001 f9c8 	bl	800c8a0 <strncmp>
 800b510:	b980      	cbnz	r0, 800b534 <__gethex+0xd0>
 800b512:	b94d      	cbnz	r5, 800b528 <__gethex+0xc4>
 800b514:	eb06 050a 	add.w	r5, r6, sl
 800b518:	462a      	mov	r2, r5
 800b51a:	4616      	mov	r6, r2
 800b51c:	3201      	adds	r2, #1
 800b51e:	7830      	ldrb	r0, [r6, #0]
 800b520:	f7ff ff8a 	bl	800b438 <__hexdig_fun>
 800b524:	2800      	cmp	r0, #0
 800b526:	d1f8      	bne.n	800b51a <__gethex+0xb6>
 800b528:	1bad      	subs	r5, r5, r6
 800b52a:	00ad      	lsls	r5, r5, #2
 800b52c:	e004      	b.n	800b538 <__gethex+0xd4>
 800b52e:	2400      	movs	r4, #0
 800b530:	4625      	mov	r5, r4
 800b532:	e7e0      	b.n	800b4f6 <__gethex+0x92>
 800b534:	2d00      	cmp	r5, #0
 800b536:	d1f7      	bne.n	800b528 <__gethex+0xc4>
 800b538:	7833      	ldrb	r3, [r6, #0]
 800b53a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b53e:	2b50      	cmp	r3, #80	; 0x50
 800b540:	d13b      	bne.n	800b5ba <__gethex+0x156>
 800b542:	7873      	ldrb	r3, [r6, #1]
 800b544:	2b2b      	cmp	r3, #43	; 0x2b
 800b546:	d02c      	beq.n	800b5a2 <__gethex+0x13e>
 800b548:	2b2d      	cmp	r3, #45	; 0x2d
 800b54a:	d02e      	beq.n	800b5aa <__gethex+0x146>
 800b54c:	1c71      	adds	r1, r6, #1
 800b54e:	f04f 0900 	mov.w	r9, #0
 800b552:	7808      	ldrb	r0, [r1, #0]
 800b554:	f7ff ff70 	bl	800b438 <__hexdig_fun>
 800b558:	1e43      	subs	r3, r0, #1
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	2b18      	cmp	r3, #24
 800b55e:	d82c      	bhi.n	800b5ba <__gethex+0x156>
 800b560:	f1a0 0210 	sub.w	r2, r0, #16
 800b564:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b568:	f7ff ff66 	bl	800b438 <__hexdig_fun>
 800b56c:	1e43      	subs	r3, r0, #1
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	2b18      	cmp	r3, #24
 800b572:	d91d      	bls.n	800b5b0 <__gethex+0x14c>
 800b574:	f1b9 0f00 	cmp.w	r9, #0
 800b578:	d000      	beq.n	800b57c <__gethex+0x118>
 800b57a:	4252      	negs	r2, r2
 800b57c:	4415      	add	r5, r2
 800b57e:	f8cb 1000 	str.w	r1, [fp]
 800b582:	b1e4      	cbz	r4, 800b5be <__gethex+0x15a>
 800b584:	9b00      	ldr	r3, [sp, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	bf14      	ite	ne
 800b58a:	2700      	movne	r7, #0
 800b58c:	2706      	moveq	r7, #6
 800b58e:	4638      	mov	r0, r7
 800b590:	b009      	add	sp, #36	; 0x24
 800b592:	ecbd 8b02 	vpop	{d8}
 800b596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b59a:	463e      	mov	r6, r7
 800b59c:	4625      	mov	r5, r4
 800b59e:	2401      	movs	r4, #1
 800b5a0:	e7ca      	b.n	800b538 <__gethex+0xd4>
 800b5a2:	f04f 0900 	mov.w	r9, #0
 800b5a6:	1cb1      	adds	r1, r6, #2
 800b5a8:	e7d3      	b.n	800b552 <__gethex+0xee>
 800b5aa:	f04f 0901 	mov.w	r9, #1
 800b5ae:	e7fa      	b.n	800b5a6 <__gethex+0x142>
 800b5b0:	230a      	movs	r3, #10
 800b5b2:	fb03 0202 	mla	r2, r3, r2, r0
 800b5b6:	3a10      	subs	r2, #16
 800b5b8:	e7d4      	b.n	800b564 <__gethex+0x100>
 800b5ba:	4631      	mov	r1, r6
 800b5bc:	e7df      	b.n	800b57e <__gethex+0x11a>
 800b5be:	1bf3      	subs	r3, r6, r7
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	2b07      	cmp	r3, #7
 800b5c6:	dc0b      	bgt.n	800b5e0 <__gethex+0x17c>
 800b5c8:	ee18 0a10 	vmov	r0, s16
 800b5cc:	f000 fa7e 	bl	800bacc <_Balloc>
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	b940      	cbnz	r0, 800b5e6 <__gethex+0x182>
 800b5d4:	4b65      	ldr	r3, [pc, #404]	; (800b76c <__gethex+0x308>)
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	21de      	movs	r1, #222	; 0xde
 800b5da:	4865      	ldr	r0, [pc, #404]	; (800b770 <__gethex+0x30c>)
 800b5dc:	f001 f980 	bl	800c8e0 <__assert_func>
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	105b      	asrs	r3, r3, #1
 800b5e4:	e7ee      	b.n	800b5c4 <__gethex+0x160>
 800b5e6:	f100 0914 	add.w	r9, r0, #20
 800b5ea:	f04f 0b00 	mov.w	fp, #0
 800b5ee:	f1ca 0301 	rsb	r3, sl, #1
 800b5f2:	f8cd 9008 	str.w	r9, [sp, #8]
 800b5f6:	f8cd b000 	str.w	fp, [sp]
 800b5fa:	9306      	str	r3, [sp, #24]
 800b5fc:	42b7      	cmp	r7, r6
 800b5fe:	d340      	bcc.n	800b682 <__gethex+0x21e>
 800b600:	9802      	ldr	r0, [sp, #8]
 800b602:	9b00      	ldr	r3, [sp, #0]
 800b604:	f840 3b04 	str.w	r3, [r0], #4
 800b608:	eba0 0009 	sub.w	r0, r0, r9
 800b60c:	1080      	asrs	r0, r0, #2
 800b60e:	0146      	lsls	r6, r0, #5
 800b610:	6120      	str	r0, [r4, #16]
 800b612:	4618      	mov	r0, r3
 800b614:	f000 fb50 	bl	800bcb8 <__hi0bits>
 800b618:	1a30      	subs	r0, r6, r0
 800b61a:	f8d8 6000 	ldr.w	r6, [r8]
 800b61e:	42b0      	cmp	r0, r6
 800b620:	dd63      	ble.n	800b6ea <__gethex+0x286>
 800b622:	1b87      	subs	r7, r0, r6
 800b624:	4639      	mov	r1, r7
 800b626:	4620      	mov	r0, r4
 800b628:	f000 feeb 	bl	800c402 <__any_on>
 800b62c:	4682      	mov	sl, r0
 800b62e:	b1a8      	cbz	r0, 800b65c <__gethex+0x1f8>
 800b630:	1e7b      	subs	r3, r7, #1
 800b632:	1159      	asrs	r1, r3, #5
 800b634:	f003 021f 	and.w	r2, r3, #31
 800b638:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b63c:	f04f 0a01 	mov.w	sl, #1
 800b640:	fa0a f202 	lsl.w	r2, sl, r2
 800b644:	420a      	tst	r2, r1
 800b646:	d009      	beq.n	800b65c <__gethex+0x1f8>
 800b648:	4553      	cmp	r3, sl
 800b64a:	dd05      	ble.n	800b658 <__gethex+0x1f4>
 800b64c:	1eb9      	subs	r1, r7, #2
 800b64e:	4620      	mov	r0, r4
 800b650:	f000 fed7 	bl	800c402 <__any_on>
 800b654:	2800      	cmp	r0, #0
 800b656:	d145      	bne.n	800b6e4 <__gethex+0x280>
 800b658:	f04f 0a02 	mov.w	sl, #2
 800b65c:	4639      	mov	r1, r7
 800b65e:	4620      	mov	r0, r4
 800b660:	f7ff fe98 	bl	800b394 <rshift>
 800b664:	443d      	add	r5, r7
 800b666:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b66a:	42ab      	cmp	r3, r5
 800b66c:	da4c      	bge.n	800b708 <__gethex+0x2a4>
 800b66e:	ee18 0a10 	vmov	r0, s16
 800b672:	4621      	mov	r1, r4
 800b674:	f000 fa6a 	bl	800bb4c <_Bfree>
 800b678:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b67a:	2300      	movs	r3, #0
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	27a3      	movs	r7, #163	; 0xa3
 800b680:	e785      	b.n	800b58e <__gethex+0x12a>
 800b682:	1e73      	subs	r3, r6, #1
 800b684:	9a05      	ldr	r2, [sp, #20]
 800b686:	9303      	str	r3, [sp, #12]
 800b688:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d019      	beq.n	800b6c4 <__gethex+0x260>
 800b690:	f1bb 0f20 	cmp.w	fp, #32
 800b694:	d107      	bne.n	800b6a6 <__gethex+0x242>
 800b696:	9b02      	ldr	r3, [sp, #8]
 800b698:	9a00      	ldr	r2, [sp, #0]
 800b69a:	f843 2b04 	str.w	r2, [r3], #4
 800b69e:	9302      	str	r3, [sp, #8]
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	9300      	str	r3, [sp, #0]
 800b6a4:	469b      	mov	fp, r3
 800b6a6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b6aa:	f7ff fec5 	bl	800b438 <__hexdig_fun>
 800b6ae:	9b00      	ldr	r3, [sp, #0]
 800b6b0:	f000 000f 	and.w	r0, r0, #15
 800b6b4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b6b8:	4303      	orrs	r3, r0
 800b6ba:	9300      	str	r3, [sp, #0]
 800b6bc:	f10b 0b04 	add.w	fp, fp, #4
 800b6c0:	9b03      	ldr	r3, [sp, #12]
 800b6c2:	e00d      	b.n	800b6e0 <__gethex+0x27c>
 800b6c4:	9b03      	ldr	r3, [sp, #12]
 800b6c6:	9a06      	ldr	r2, [sp, #24]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	42bb      	cmp	r3, r7
 800b6cc:	d3e0      	bcc.n	800b690 <__gethex+0x22c>
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	9901      	ldr	r1, [sp, #4]
 800b6d2:	9307      	str	r3, [sp, #28]
 800b6d4:	4652      	mov	r2, sl
 800b6d6:	f001 f8e3 	bl	800c8a0 <strncmp>
 800b6da:	9b07      	ldr	r3, [sp, #28]
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d1d7      	bne.n	800b690 <__gethex+0x22c>
 800b6e0:	461e      	mov	r6, r3
 800b6e2:	e78b      	b.n	800b5fc <__gethex+0x198>
 800b6e4:	f04f 0a03 	mov.w	sl, #3
 800b6e8:	e7b8      	b.n	800b65c <__gethex+0x1f8>
 800b6ea:	da0a      	bge.n	800b702 <__gethex+0x29e>
 800b6ec:	1a37      	subs	r7, r6, r0
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	ee18 0a10 	vmov	r0, s16
 800b6f4:	463a      	mov	r2, r7
 800b6f6:	f000 fc45 	bl	800bf84 <__lshift>
 800b6fa:	1bed      	subs	r5, r5, r7
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	f100 0914 	add.w	r9, r0, #20
 800b702:	f04f 0a00 	mov.w	sl, #0
 800b706:	e7ae      	b.n	800b666 <__gethex+0x202>
 800b708:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b70c:	42a8      	cmp	r0, r5
 800b70e:	dd72      	ble.n	800b7f6 <__gethex+0x392>
 800b710:	1b45      	subs	r5, r0, r5
 800b712:	42ae      	cmp	r6, r5
 800b714:	dc36      	bgt.n	800b784 <__gethex+0x320>
 800b716:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d02a      	beq.n	800b774 <__gethex+0x310>
 800b71e:	2b03      	cmp	r3, #3
 800b720:	d02c      	beq.n	800b77c <__gethex+0x318>
 800b722:	2b01      	cmp	r3, #1
 800b724:	d115      	bne.n	800b752 <__gethex+0x2ee>
 800b726:	42ae      	cmp	r6, r5
 800b728:	d113      	bne.n	800b752 <__gethex+0x2ee>
 800b72a:	2e01      	cmp	r6, #1
 800b72c:	d10b      	bne.n	800b746 <__gethex+0x2e2>
 800b72e:	9a04      	ldr	r2, [sp, #16]
 800b730:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b734:	6013      	str	r3, [r2, #0]
 800b736:	2301      	movs	r3, #1
 800b738:	6123      	str	r3, [r4, #16]
 800b73a:	f8c9 3000 	str.w	r3, [r9]
 800b73e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b740:	2762      	movs	r7, #98	; 0x62
 800b742:	601c      	str	r4, [r3, #0]
 800b744:	e723      	b.n	800b58e <__gethex+0x12a>
 800b746:	1e71      	subs	r1, r6, #1
 800b748:	4620      	mov	r0, r4
 800b74a:	f000 fe5a 	bl	800c402 <__any_on>
 800b74e:	2800      	cmp	r0, #0
 800b750:	d1ed      	bne.n	800b72e <__gethex+0x2ca>
 800b752:	ee18 0a10 	vmov	r0, s16
 800b756:	4621      	mov	r1, r4
 800b758:	f000 f9f8 	bl	800bb4c <_Bfree>
 800b75c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b75e:	2300      	movs	r3, #0
 800b760:	6013      	str	r3, [r2, #0]
 800b762:	2750      	movs	r7, #80	; 0x50
 800b764:	e713      	b.n	800b58e <__gethex+0x12a>
 800b766:	bf00      	nop
 800b768:	0800d7d8 	.word	0x0800d7d8
 800b76c:	0800d75c 	.word	0x0800d75c
 800b770:	0800d76d 	.word	0x0800d76d
 800b774:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b776:	2b00      	cmp	r3, #0
 800b778:	d1eb      	bne.n	800b752 <__gethex+0x2ee>
 800b77a:	e7d8      	b.n	800b72e <__gethex+0x2ca>
 800b77c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1d5      	bne.n	800b72e <__gethex+0x2ca>
 800b782:	e7e6      	b.n	800b752 <__gethex+0x2ee>
 800b784:	1e6f      	subs	r7, r5, #1
 800b786:	f1ba 0f00 	cmp.w	sl, #0
 800b78a:	d131      	bne.n	800b7f0 <__gethex+0x38c>
 800b78c:	b127      	cbz	r7, 800b798 <__gethex+0x334>
 800b78e:	4639      	mov	r1, r7
 800b790:	4620      	mov	r0, r4
 800b792:	f000 fe36 	bl	800c402 <__any_on>
 800b796:	4682      	mov	sl, r0
 800b798:	117b      	asrs	r3, r7, #5
 800b79a:	2101      	movs	r1, #1
 800b79c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b7a0:	f007 071f 	and.w	r7, r7, #31
 800b7a4:	fa01 f707 	lsl.w	r7, r1, r7
 800b7a8:	421f      	tst	r7, r3
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	bf18      	it	ne
 800b7b0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b7b4:	1b76      	subs	r6, r6, r5
 800b7b6:	f7ff fded 	bl	800b394 <rshift>
 800b7ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b7be:	2702      	movs	r7, #2
 800b7c0:	f1ba 0f00 	cmp.w	sl, #0
 800b7c4:	d048      	beq.n	800b858 <__gethex+0x3f4>
 800b7c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d015      	beq.n	800b7fa <__gethex+0x396>
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d017      	beq.n	800b802 <__gethex+0x39e>
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d109      	bne.n	800b7ea <__gethex+0x386>
 800b7d6:	f01a 0f02 	tst.w	sl, #2
 800b7da:	d006      	beq.n	800b7ea <__gethex+0x386>
 800b7dc:	f8d9 0000 	ldr.w	r0, [r9]
 800b7e0:	ea4a 0a00 	orr.w	sl, sl, r0
 800b7e4:	f01a 0f01 	tst.w	sl, #1
 800b7e8:	d10e      	bne.n	800b808 <__gethex+0x3a4>
 800b7ea:	f047 0710 	orr.w	r7, r7, #16
 800b7ee:	e033      	b.n	800b858 <__gethex+0x3f4>
 800b7f0:	f04f 0a01 	mov.w	sl, #1
 800b7f4:	e7d0      	b.n	800b798 <__gethex+0x334>
 800b7f6:	2701      	movs	r7, #1
 800b7f8:	e7e2      	b.n	800b7c0 <__gethex+0x35c>
 800b7fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b7fc:	f1c3 0301 	rsb	r3, r3, #1
 800b800:	9315      	str	r3, [sp, #84]	; 0x54
 800b802:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b804:	2b00      	cmp	r3, #0
 800b806:	d0f0      	beq.n	800b7ea <__gethex+0x386>
 800b808:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b80c:	f104 0314 	add.w	r3, r4, #20
 800b810:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b814:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b818:	f04f 0c00 	mov.w	ip, #0
 800b81c:	4618      	mov	r0, r3
 800b81e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b822:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b826:	d01c      	beq.n	800b862 <__gethex+0x3fe>
 800b828:	3201      	adds	r2, #1
 800b82a:	6002      	str	r2, [r0, #0]
 800b82c:	2f02      	cmp	r7, #2
 800b82e:	f104 0314 	add.w	r3, r4, #20
 800b832:	d13f      	bne.n	800b8b4 <__gethex+0x450>
 800b834:	f8d8 2000 	ldr.w	r2, [r8]
 800b838:	3a01      	subs	r2, #1
 800b83a:	42b2      	cmp	r2, r6
 800b83c:	d10a      	bne.n	800b854 <__gethex+0x3f0>
 800b83e:	1171      	asrs	r1, r6, #5
 800b840:	2201      	movs	r2, #1
 800b842:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b846:	f006 061f 	and.w	r6, r6, #31
 800b84a:	fa02 f606 	lsl.w	r6, r2, r6
 800b84e:	421e      	tst	r6, r3
 800b850:	bf18      	it	ne
 800b852:	4617      	movne	r7, r2
 800b854:	f047 0720 	orr.w	r7, r7, #32
 800b858:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b85a:	601c      	str	r4, [r3, #0]
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	601d      	str	r5, [r3, #0]
 800b860:	e695      	b.n	800b58e <__gethex+0x12a>
 800b862:	4299      	cmp	r1, r3
 800b864:	f843 cc04 	str.w	ip, [r3, #-4]
 800b868:	d8d8      	bhi.n	800b81c <__gethex+0x3b8>
 800b86a:	68a3      	ldr	r3, [r4, #8]
 800b86c:	459b      	cmp	fp, r3
 800b86e:	db19      	blt.n	800b8a4 <__gethex+0x440>
 800b870:	6861      	ldr	r1, [r4, #4]
 800b872:	ee18 0a10 	vmov	r0, s16
 800b876:	3101      	adds	r1, #1
 800b878:	f000 f928 	bl	800bacc <_Balloc>
 800b87c:	4681      	mov	r9, r0
 800b87e:	b918      	cbnz	r0, 800b888 <__gethex+0x424>
 800b880:	4b1a      	ldr	r3, [pc, #104]	; (800b8ec <__gethex+0x488>)
 800b882:	4602      	mov	r2, r0
 800b884:	2184      	movs	r1, #132	; 0x84
 800b886:	e6a8      	b.n	800b5da <__gethex+0x176>
 800b888:	6922      	ldr	r2, [r4, #16]
 800b88a:	3202      	adds	r2, #2
 800b88c:	f104 010c 	add.w	r1, r4, #12
 800b890:	0092      	lsls	r2, r2, #2
 800b892:	300c      	adds	r0, #12
 800b894:	f000 f90c 	bl	800bab0 <memcpy>
 800b898:	4621      	mov	r1, r4
 800b89a:	ee18 0a10 	vmov	r0, s16
 800b89e:	f000 f955 	bl	800bb4c <_Bfree>
 800b8a2:	464c      	mov	r4, r9
 800b8a4:	6923      	ldr	r3, [r4, #16]
 800b8a6:	1c5a      	adds	r2, r3, #1
 800b8a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b8ac:	6122      	str	r2, [r4, #16]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	615a      	str	r2, [r3, #20]
 800b8b2:	e7bb      	b.n	800b82c <__gethex+0x3c8>
 800b8b4:	6922      	ldr	r2, [r4, #16]
 800b8b6:	455a      	cmp	r2, fp
 800b8b8:	dd0b      	ble.n	800b8d2 <__gethex+0x46e>
 800b8ba:	2101      	movs	r1, #1
 800b8bc:	4620      	mov	r0, r4
 800b8be:	f7ff fd69 	bl	800b394 <rshift>
 800b8c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b8c6:	3501      	adds	r5, #1
 800b8c8:	42ab      	cmp	r3, r5
 800b8ca:	f6ff aed0 	blt.w	800b66e <__gethex+0x20a>
 800b8ce:	2701      	movs	r7, #1
 800b8d0:	e7c0      	b.n	800b854 <__gethex+0x3f0>
 800b8d2:	f016 061f 	ands.w	r6, r6, #31
 800b8d6:	d0fa      	beq.n	800b8ce <__gethex+0x46a>
 800b8d8:	449a      	add	sl, r3
 800b8da:	f1c6 0620 	rsb	r6, r6, #32
 800b8de:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b8e2:	f000 f9e9 	bl	800bcb8 <__hi0bits>
 800b8e6:	42b0      	cmp	r0, r6
 800b8e8:	dbe7      	blt.n	800b8ba <__gethex+0x456>
 800b8ea:	e7f0      	b.n	800b8ce <__gethex+0x46a>
 800b8ec:	0800d75c 	.word	0x0800d75c

0800b8f0 <L_shift>:
 800b8f0:	f1c2 0208 	rsb	r2, r2, #8
 800b8f4:	0092      	lsls	r2, r2, #2
 800b8f6:	b570      	push	{r4, r5, r6, lr}
 800b8f8:	f1c2 0620 	rsb	r6, r2, #32
 800b8fc:	6843      	ldr	r3, [r0, #4]
 800b8fe:	6804      	ldr	r4, [r0, #0]
 800b900:	fa03 f506 	lsl.w	r5, r3, r6
 800b904:	432c      	orrs	r4, r5
 800b906:	40d3      	lsrs	r3, r2
 800b908:	6004      	str	r4, [r0, #0]
 800b90a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b90e:	4288      	cmp	r0, r1
 800b910:	d3f4      	bcc.n	800b8fc <L_shift+0xc>
 800b912:	bd70      	pop	{r4, r5, r6, pc}

0800b914 <__match>:
 800b914:	b530      	push	{r4, r5, lr}
 800b916:	6803      	ldr	r3, [r0, #0]
 800b918:	3301      	adds	r3, #1
 800b91a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b91e:	b914      	cbnz	r4, 800b926 <__match+0x12>
 800b920:	6003      	str	r3, [r0, #0]
 800b922:	2001      	movs	r0, #1
 800b924:	bd30      	pop	{r4, r5, pc}
 800b926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b92a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b92e:	2d19      	cmp	r5, #25
 800b930:	bf98      	it	ls
 800b932:	3220      	addls	r2, #32
 800b934:	42a2      	cmp	r2, r4
 800b936:	d0f0      	beq.n	800b91a <__match+0x6>
 800b938:	2000      	movs	r0, #0
 800b93a:	e7f3      	b.n	800b924 <__match+0x10>

0800b93c <__hexnan>:
 800b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	680b      	ldr	r3, [r1, #0]
 800b942:	6801      	ldr	r1, [r0, #0]
 800b944:	115e      	asrs	r6, r3, #5
 800b946:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b94a:	f013 031f 	ands.w	r3, r3, #31
 800b94e:	b087      	sub	sp, #28
 800b950:	bf18      	it	ne
 800b952:	3604      	addne	r6, #4
 800b954:	2500      	movs	r5, #0
 800b956:	1f37      	subs	r7, r6, #4
 800b958:	4682      	mov	sl, r0
 800b95a:	4690      	mov	r8, r2
 800b95c:	9301      	str	r3, [sp, #4]
 800b95e:	f846 5c04 	str.w	r5, [r6, #-4]
 800b962:	46b9      	mov	r9, r7
 800b964:	463c      	mov	r4, r7
 800b966:	9502      	str	r5, [sp, #8]
 800b968:	46ab      	mov	fp, r5
 800b96a:	784a      	ldrb	r2, [r1, #1]
 800b96c:	1c4b      	adds	r3, r1, #1
 800b96e:	9303      	str	r3, [sp, #12]
 800b970:	b342      	cbz	r2, 800b9c4 <__hexnan+0x88>
 800b972:	4610      	mov	r0, r2
 800b974:	9105      	str	r1, [sp, #20]
 800b976:	9204      	str	r2, [sp, #16]
 800b978:	f7ff fd5e 	bl	800b438 <__hexdig_fun>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	d14f      	bne.n	800ba20 <__hexnan+0xe4>
 800b980:	9a04      	ldr	r2, [sp, #16]
 800b982:	9905      	ldr	r1, [sp, #20]
 800b984:	2a20      	cmp	r2, #32
 800b986:	d818      	bhi.n	800b9ba <__hexnan+0x7e>
 800b988:	9b02      	ldr	r3, [sp, #8]
 800b98a:	459b      	cmp	fp, r3
 800b98c:	dd13      	ble.n	800b9b6 <__hexnan+0x7a>
 800b98e:	454c      	cmp	r4, r9
 800b990:	d206      	bcs.n	800b9a0 <__hexnan+0x64>
 800b992:	2d07      	cmp	r5, #7
 800b994:	dc04      	bgt.n	800b9a0 <__hexnan+0x64>
 800b996:	462a      	mov	r2, r5
 800b998:	4649      	mov	r1, r9
 800b99a:	4620      	mov	r0, r4
 800b99c:	f7ff ffa8 	bl	800b8f0 <L_shift>
 800b9a0:	4544      	cmp	r4, r8
 800b9a2:	d950      	bls.n	800ba46 <__hexnan+0x10a>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	f1a4 0904 	sub.w	r9, r4, #4
 800b9aa:	f844 3c04 	str.w	r3, [r4, #-4]
 800b9ae:	f8cd b008 	str.w	fp, [sp, #8]
 800b9b2:	464c      	mov	r4, r9
 800b9b4:	461d      	mov	r5, r3
 800b9b6:	9903      	ldr	r1, [sp, #12]
 800b9b8:	e7d7      	b.n	800b96a <__hexnan+0x2e>
 800b9ba:	2a29      	cmp	r2, #41	; 0x29
 800b9bc:	d156      	bne.n	800ba6c <__hexnan+0x130>
 800b9be:	3102      	adds	r1, #2
 800b9c0:	f8ca 1000 	str.w	r1, [sl]
 800b9c4:	f1bb 0f00 	cmp.w	fp, #0
 800b9c8:	d050      	beq.n	800ba6c <__hexnan+0x130>
 800b9ca:	454c      	cmp	r4, r9
 800b9cc:	d206      	bcs.n	800b9dc <__hexnan+0xa0>
 800b9ce:	2d07      	cmp	r5, #7
 800b9d0:	dc04      	bgt.n	800b9dc <__hexnan+0xa0>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	4649      	mov	r1, r9
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f7ff ff8a 	bl	800b8f0 <L_shift>
 800b9dc:	4544      	cmp	r4, r8
 800b9de:	d934      	bls.n	800ba4a <__hexnan+0x10e>
 800b9e0:	f1a8 0204 	sub.w	r2, r8, #4
 800b9e4:	4623      	mov	r3, r4
 800b9e6:	f853 1b04 	ldr.w	r1, [r3], #4
 800b9ea:	f842 1f04 	str.w	r1, [r2, #4]!
 800b9ee:	429f      	cmp	r7, r3
 800b9f0:	d2f9      	bcs.n	800b9e6 <__hexnan+0xaa>
 800b9f2:	1b3b      	subs	r3, r7, r4
 800b9f4:	f023 0303 	bic.w	r3, r3, #3
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	3401      	adds	r4, #1
 800b9fc:	3e03      	subs	r6, #3
 800b9fe:	42b4      	cmp	r4, r6
 800ba00:	bf88      	it	hi
 800ba02:	2304      	movhi	r3, #4
 800ba04:	4443      	add	r3, r8
 800ba06:	2200      	movs	r2, #0
 800ba08:	f843 2b04 	str.w	r2, [r3], #4
 800ba0c:	429f      	cmp	r7, r3
 800ba0e:	d2fb      	bcs.n	800ba08 <__hexnan+0xcc>
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	b91b      	cbnz	r3, 800ba1c <__hexnan+0xe0>
 800ba14:	4547      	cmp	r7, r8
 800ba16:	d127      	bne.n	800ba68 <__hexnan+0x12c>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	603b      	str	r3, [r7, #0]
 800ba1c:	2005      	movs	r0, #5
 800ba1e:	e026      	b.n	800ba6e <__hexnan+0x132>
 800ba20:	3501      	adds	r5, #1
 800ba22:	2d08      	cmp	r5, #8
 800ba24:	f10b 0b01 	add.w	fp, fp, #1
 800ba28:	dd06      	ble.n	800ba38 <__hexnan+0xfc>
 800ba2a:	4544      	cmp	r4, r8
 800ba2c:	d9c3      	bls.n	800b9b6 <__hexnan+0x7a>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba34:	2501      	movs	r5, #1
 800ba36:	3c04      	subs	r4, #4
 800ba38:	6822      	ldr	r2, [r4, #0]
 800ba3a:	f000 000f 	and.w	r0, r0, #15
 800ba3e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ba42:	6022      	str	r2, [r4, #0]
 800ba44:	e7b7      	b.n	800b9b6 <__hexnan+0x7a>
 800ba46:	2508      	movs	r5, #8
 800ba48:	e7b5      	b.n	800b9b6 <__hexnan+0x7a>
 800ba4a:	9b01      	ldr	r3, [sp, #4]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d0df      	beq.n	800ba10 <__hexnan+0xd4>
 800ba50:	f04f 32ff 	mov.w	r2, #4294967295
 800ba54:	f1c3 0320 	rsb	r3, r3, #32
 800ba58:	fa22 f303 	lsr.w	r3, r2, r3
 800ba5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ba60:	401a      	ands	r2, r3
 800ba62:	f846 2c04 	str.w	r2, [r6, #-4]
 800ba66:	e7d3      	b.n	800ba10 <__hexnan+0xd4>
 800ba68:	3f04      	subs	r7, #4
 800ba6a:	e7d1      	b.n	800ba10 <__hexnan+0xd4>
 800ba6c:	2004      	movs	r0, #4
 800ba6e:	b007      	add	sp, #28
 800ba70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ba74 <_localeconv_r>:
 800ba74:	4800      	ldr	r0, [pc, #0]	; (800ba78 <_localeconv_r+0x4>)
 800ba76:	4770      	bx	lr
 800ba78:	24000168 	.word	0x24000168

0800ba7c <malloc>:
 800ba7c:	4b02      	ldr	r3, [pc, #8]	; (800ba88 <malloc+0xc>)
 800ba7e:	4601      	mov	r1, r0
 800ba80:	6818      	ldr	r0, [r3, #0]
 800ba82:	f000 bd3f 	b.w	800c504 <_malloc_r>
 800ba86:	bf00      	nop
 800ba88:	24000010 	.word	0x24000010

0800ba8c <__ascii_mbtowc>:
 800ba8c:	b082      	sub	sp, #8
 800ba8e:	b901      	cbnz	r1, 800ba92 <__ascii_mbtowc+0x6>
 800ba90:	a901      	add	r1, sp, #4
 800ba92:	b142      	cbz	r2, 800baa6 <__ascii_mbtowc+0x1a>
 800ba94:	b14b      	cbz	r3, 800baaa <__ascii_mbtowc+0x1e>
 800ba96:	7813      	ldrb	r3, [r2, #0]
 800ba98:	600b      	str	r3, [r1, #0]
 800ba9a:	7812      	ldrb	r2, [r2, #0]
 800ba9c:	1e10      	subs	r0, r2, #0
 800ba9e:	bf18      	it	ne
 800baa0:	2001      	movne	r0, #1
 800baa2:	b002      	add	sp, #8
 800baa4:	4770      	bx	lr
 800baa6:	4610      	mov	r0, r2
 800baa8:	e7fb      	b.n	800baa2 <__ascii_mbtowc+0x16>
 800baaa:	f06f 0001 	mvn.w	r0, #1
 800baae:	e7f8      	b.n	800baa2 <__ascii_mbtowc+0x16>

0800bab0 <memcpy>:
 800bab0:	440a      	add	r2, r1
 800bab2:	4291      	cmp	r1, r2
 800bab4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bab8:	d100      	bne.n	800babc <memcpy+0xc>
 800baba:	4770      	bx	lr
 800babc:	b510      	push	{r4, lr}
 800babe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bac2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bac6:	4291      	cmp	r1, r2
 800bac8:	d1f9      	bne.n	800babe <memcpy+0xe>
 800baca:	bd10      	pop	{r4, pc}

0800bacc <_Balloc>:
 800bacc:	b570      	push	{r4, r5, r6, lr}
 800bace:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bad0:	4604      	mov	r4, r0
 800bad2:	460d      	mov	r5, r1
 800bad4:	b976      	cbnz	r6, 800baf4 <_Balloc+0x28>
 800bad6:	2010      	movs	r0, #16
 800bad8:	f7ff ffd0 	bl	800ba7c <malloc>
 800badc:	4602      	mov	r2, r0
 800bade:	6260      	str	r0, [r4, #36]	; 0x24
 800bae0:	b920      	cbnz	r0, 800baec <_Balloc+0x20>
 800bae2:	4b18      	ldr	r3, [pc, #96]	; (800bb44 <_Balloc+0x78>)
 800bae4:	4818      	ldr	r0, [pc, #96]	; (800bb48 <_Balloc+0x7c>)
 800bae6:	2166      	movs	r1, #102	; 0x66
 800bae8:	f000 fefa 	bl	800c8e0 <__assert_func>
 800baec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800baf0:	6006      	str	r6, [r0, #0]
 800baf2:	60c6      	str	r6, [r0, #12]
 800baf4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800baf6:	68f3      	ldr	r3, [r6, #12]
 800baf8:	b183      	cbz	r3, 800bb1c <_Balloc+0x50>
 800bafa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bafc:	68db      	ldr	r3, [r3, #12]
 800bafe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb02:	b9b8      	cbnz	r0, 800bb34 <_Balloc+0x68>
 800bb04:	2101      	movs	r1, #1
 800bb06:	fa01 f605 	lsl.w	r6, r1, r5
 800bb0a:	1d72      	adds	r2, r6, #5
 800bb0c:	0092      	lsls	r2, r2, #2
 800bb0e:	4620      	mov	r0, r4
 800bb10:	f000 fc98 	bl	800c444 <_calloc_r>
 800bb14:	b160      	cbz	r0, 800bb30 <_Balloc+0x64>
 800bb16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bb1a:	e00e      	b.n	800bb3a <_Balloc+0x6e>
 800bb1c:	2221      	movs	r2, #33	; 0x21
 800bb1e:	2104      	movs	r1, #4
 800bb20:	4620      	mov	r0, r4
 800bb22:	f000 fc8f 	bl	800c444 <_calloc_r>
 800bb26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb28:	60f0      	str	r0, [r6, #12]
 800bb2a:	68db      	ldr	r3, [r3, #12]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d1e4      	bne.n	800bafa <_Balloc+0x2e>
 800bb30:	2000      	movs	r0, #0
 800bb32:	bd70      	pop	{r4, r5, r6, pc}
 800bb34:	6802      	ldr	r2, [r0, #0]
 800bb36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb40:	e7f7      	b.n	800bb32 <_Balloc+0x66>
 800bb42:	bf00      	nop
 800bb44:	0800d6e6 	.word	0x0800d6e6
 800bb48:	0800d7ec 	.word	0x0800d7ec

0800bb4c <_Bfree>:
 800bb4c:	b570      	push	{r4, r5, r6, lr}
 800bb4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bb50:	4605      	mov	r5, r0
 800bb52:	460c      	mov	r4, r1
 800bb54:	b976      	cbnz	r6, 800bb74 <_Bfree+0x28>
 800bb56:	2010      	movs	r0, #16
 800bb58:	f7ff ff90 	bl	800ba7c <malloc>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	6268      	str	r0, [r5, #36]	; 0x24
 800bb60:	b920      	cbnz	r0, 800bb6c <_Bfree+0x20>
 800bb62:	4b09      	ldr	r3, [pc, #36]	; (800bb88 <_Bfree+0x3c>)
 800bb64:	4809      	ldr	r0, [pc, #36]	; (800bb8c <_Bfree+0x40>)
 800bb66:	218a      	movs	r1, #138	; 0x8a
 800bb68:	f000 feba 	bl	800c8e0 <__assert_func>
 800bb6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb70:	6006      	str	r6, [r0, #0]
 800bb72:	60c6      	str	r6, [r0, #12]
 800bb74:	b13c      	cbz	r4, 800bb86 <_Bfree+0x3a>
 800bb76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bb78:	6862      	ldr	r2, [r4, #4]
 800bb7a:	68db      	ldr	r3, [r3, #12]
 800bb7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb80:	6021      	str	r1, [r4, #0]
 800bb82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb86:	bd70      	pop	{r4, r5, r6, pc}
 800bb88:	0800d6e6 	.word	0x0800d6e6
 800bb8c:	0800d7ec 	.word	0x0800d7ec

0800bb90 <__multadd>:
 800bb90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb94:	690e      	ldr	r6, [r1, #16]
 800bb96:	4607      	mov	r7, r0
 800bb98:	4698      	mov	r8, r3
 800bb9a:	460c      	mov	r4, r1
 800bb9c:	f101 0014 	add.w	r0, r1, #20
 800bba0:	2300      	movs	r3, #0
 800bba2:	6805      	ldr	r5, [r0, #0]
 800bba4:	b2a9      	uxth	r1, r5
 800bba6:	fb02 8101 	mla	r1, r2, r1, r8
 800bbaa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800bbae:	0c2d      	lsrs	r5, r5, #16
 800bbb0:	fb02 c505 	mla	r5, r2, r5, ip
 800bbb4:	b289      	uxth	r1, r1
 800bbb6:	3301      	adds	r3, #1
 800bbb8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800bbbc:	429e      	cmp	r6, r3
 800bbbe:	f840 1b04 	str.w	r1, [r0], #4
 800bbc2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800bbc6:	dcec      	bgt.n	800bba2 <__multadd+0x12>
 800bbc8:	f1b8 0f00 	cmp.w	r8, #0
 800bbcc:	d022      	beq.n	800bc14 <__multadd+0x84>
 800bbce:	68a3      	ldr	r3, [r4, #8]
 800bbd0:	42b3      	cmp	r3, r6
 800bbd2:	dc19      	bgt.n	800bc08 <__multadd+0x78>
 800bbd4:	6861      	ldr	r1, [r4, #4]
 800bbd6:	4638      	mov	r0, r7
 800bbd8:	3101      	adds	r1, #1
 800bbda:	f7ff ff77 	bl	800bacc <_Balloc>
 800bbde:	4605      	mov	r5, r0
 800bbe0:	b928      	cbnz	r0, 800bbee <__multadd+0x5e>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	4b0d      	ldr	r3, [pc, #52]	; (800bc1c <__multadd+0x8c>)
 800bbe6:	480e      	ldr	r0, [pc, #56]	; (800bc20 <__multadd+0x90>)
 800bbe8:	21b5      	movs	r1, #181	; 0xb5
 800bbea:	f000 fe79 	bl	800c8e0 <__assert_func>
 800bbee:	6922      	ldr	r2, [r4, #16]
 800bbf0:	3202      	adds	r2, #2
 800bbf2:	f104 010c 	add.w	r1, r4, #12
 800bbf6:	0092      	lsls	r2, r2, #2
 800bbf8:	300c      	adds	r0, #12
 800bbfa:	f7ff ff59 	bl	800bab0 <memcpy>
 800bbfe:	4621      	mov	r1, r4
 800bc00:	4638      	mov	r0, r7
 800bc02:	f7ff ffa3 	bl	800bb4c <_Bfree>
 800bc06:	462c      	mov	r4, r5
 800bc08:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800bc0c:	3601      	adds	r6, #1
 800bc0e:	f8c3 8014 	str.w	r8, [r3, #20]
 800bc12:	6126      	str	r6, [r4, #16]
 800bc14:	4620      	mov	r0, r4
 800bc16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc1a:	bf00      	nop
 800bc1c:	0800d75c 	.word	0x0800d75c
 800bc20:	0800d7ec 	.word	0x0800d7ec

0800bc24 <__s2b>:
 800bc24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc28:	460c      	mov	r4, r1
 800bc2a:	4615      	mov	r5, r2
 800bc2c:	461f      	mov	r7, r3
 800bc2e:	2209      	movs	r2, #9
 800bc30:	3308      	adds	r3, #8
 800bc32:	4606      	mov	r6, r0
 800bc34:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc38:	2100      	movs	r1, #0
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	db09      	blt.n	800bc54 <__s2b+0x30>
 800bc40:	4630      	mov	r0, r6
 800bc42:	f7ff ff43 	bl	800bacc <_Balloc>
 800bc46:	b940      	cbnz	r0, 800bc5a <__s2b+0x36>
 800bc48:	4602      	mov	r2, r0
 800bc4a:	4b19      	ldr	r3, [pc, #100]	; (800bcb0 <__s2b+0x8c>)
 800bc4c:	4819      	ldr	r0, [pc, #100]	; (800bcb4 <__s2b+0x90>)
 800bc4e:	21ce      	movs	r1, #206	; 0xce
 800bc50:	f000 fe46 	bl	800c8e0 <__assert_func>
 800bc54:	0052      	lsls	r2, r2, #1
 800bc56:	3101      	adds	r1, #1
 800bc58:	e7f0      	b.n	800bc3c <__s2b+0x18>
 800bc5a:	9b08      	ldr	r3, [sp, #32]
 800bc5c:	6143      	str	r3, [r0, #20]
 800bc5e:	2d09      	cmp	r5, #9
 800bc60:	f04f 0301 	mov.w	r3, #1
 800bc64:	6103      	str	r3, [r0, #16]
 800bc66:	dd16      	ble.n	800bc96 <__s2b+0x72>
 800bc68:	f104 0909 	add.w	r9, r4, #9
 800bc6c:	46c8      	mov	r8, r9
 800bc6e:	442c      	add	r4, r5
 800bc70:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bc74:	4601      	mov	r1, r0
 800bc76:	3b30      	subs	r3, #48	; 0x30
 800bc78:	220a      	movs	r2, #10
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f7ff ff88 	bl	800bb90 <__multadd>
 800bc80:	45a0      	cmp	r8, r4
 800bc82:	d1f5      	bne.n	800bc70 <__s2b+0x4c>
 800bc84:	f1a5 0408 	sub.w	r4, r5, #8
 800bc88:	444c      	add	r4, r9
 800bc8a:	1b2d      	subs	r5, r5, r4
 800bc8c:	1963      	adds	r3, r4, r5
 800bc8e:	42bb      	cmp	r3, r7
 800bc90:	db04      	blt.n	800bc9c <__s2b+0x78>
 800bc92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc96:	340a      	adds	r4, #10
 800bc98:	2509      	movs	r5, #9
 800bc9a:	e7f6      	b.n	800bc8a <__s2b+0x66>
 800bc9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bca0:	4601      	mov	r1, r0
 800bca2:	3b30      	subs	r3, #48	; 0x30
 800bca4:	220a      	movs	r2, #10
 800bca6:	4630      	mov	r0, r6
 800bca8:	f7ff ff72 	bl	800bb90 <__multadd>
 800bcac:	e7ee      	b.n	800bc8c <__s2b+0x68>
 800bcae:	bf00      	nop
 800bcb0:	0800d75c 	.word	0x0800d75c
 800bcb4:	0800d7ec 	.word	0x0800d7ec

0800bcb8 <__hi0bits>:
 800bcb8:	0c03      	lsrs	r3, r0, #16
 800bcba:	041b      	lsls	r3, r3, #16
 800bcbc:	b9d3      	cbnz	r3, 800bcf4 <__hi0bits+0x3c>
 800bcbe:	0400      	lsls	r0, r0, #16
 800bcc0:	2310      	movs	r3, #16
 800bcc2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bcc6:	bf04      	itt	eq
 800bcc8:	0200      	lsleq	r0, r0, #8
 800bcca:	3308      	addeq	r3, #8
 800bccc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bcd0:	bf04      	itt	eq
 800bcd2:	0100      	lsleq	r0, r0, #4
 800bcd4:	3304      	addeq	r3, #4
 800bcd6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bcda:	bf04      	itt	eq
 800bcdc:	0080      	lsleq	r0, r0, #2
 800bcde:	3302      	addeq	r3, #2
 800bce0:	2800      	cmp	r0, #0
 800bce2:	db05      	blt.n	800bcf0 <__hi0bits+0x38>
 800bce4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bce8:	f103 0301 	add.w	r3, r3, #1
 800bcec:	bf08      	it	eq
 800bcee:	2320      	moveq	r3, #32
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	4770      	bx	lr
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	e7e4      	b.n	800bcc2 <__hi0bits+0xa>

0800bcf8 <__lo0bits>:
 800bcf8:	6803      	ldr	r3, [r0, #0]
 800bcfa:	f013 0207 	ands.w	r2, r3, #7
 800bcfe:	4601      	mov	r1, r0
 800bd00:	d00b      	beq.n	800bd1a <__lo0bits+0x22>
 800bd02:	07da      	lsls	r2, r3, #31
 800bd04:	d424      	bmi.n	800bd50 <__lo0bits+0x58>
 800bd06:	0798      	lsls	r0, r3, #30
 800bd08:	bf49      	itett	mi
 800bd0a:	085b      	lsrmi	r3, r3, #1
 800bd0c:	089b      	lsrpl	r3, r3, #2
 800bd0e:	2001      	movmi	r0, #1
 800bd10:	600b      	strmi	r3, [r1, #0]
 800bd12:	bf5c      	itt	pl
 800bd14:	600b      	strpl	r3, [r1, #0]
 800bd16:	2002      	movpl	r0, #2
 800bd18:	4770      	bx	lr
 800bd1a:	b298      	uxth	r0, r3
 800bd1c:	b9b0      	cbnz	r0, 800bd4c <__lo0bits+0x54>
 800bd1e:	0c1b      	lsrs	r3, r3, #16
 800bd20:	2010      	movs	r0, #16
 800bd22:	f013 0fff 	tst.w	r3, #255	; 0xff
 800bd26:	bf04      	itt	eq
 800bd28:	0a1b      	lsreq	r3, r3, #8
 800bd2a:	3008      	addeq	r0, #8
 800bd2c:	071a      	lsls	r2, r3, #28
 800bd2e:	bf04      	itt	eq
 800bd30:	091b      	lsreq	r3, r3, #4
 800bd32:	3004      	addeq	r0, #4
 800bd34:	079a      	lsls	r2, r3, #30
 800bd36:	bf04      	itt	eq
 800bd38:	089b      	lsreq	r3, r3, #2
 800bd3a:	3002      	addeq	r0, #2
 800bd3c:	07da      	lsls	r2, r3, #31
 800bd3e:	d403      	bmi.n	800bd48 <__lo0bits+0x50>
 800bd40:	085b      	lsrs	r3, r3, #1
 800bd42:	f100 0001 	add.w	r0, r0, #1
 800bd46:	d005      	beq.n	800bd54 <__lo0bits+0x5c>
 800bd48:	600b      	str	r3, [r1, #0]
 800bd4a:	4770      	bx	lr
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	e7e8      	b.n	800bd22 <__lo0bits+0x2a>
 800bd50:	2000      	movs	r0, #0
 800bd52:	4770      	bx	lr
 800bd54:	2020      	movs	r0, #32
 800bd56:	4770      	bx	lr

0800bd58 <__i2b>:
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	2101      	movs	r1, #1
 800bd5e:	f7ff feb5 	bl	800bacc <_Balloc>
 800bd62:	4602      	mov	r2, r0
 800bd64:	b928      	cbnz	r0, 800bd72 <__i2b+0x1a>
 800bd66:	4b05      	ldr	r3, [pc, #20]	; (800bd7c <__i2b+0x24>)
 800bd68:	4805      	ldr	r0, [pc, #20]	; (800bd80 <__i2b+0x28>)
 800bd6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bd6e:	f000 fdb7 	bl	800c8e0 <__assert_func>
 800bd72:	2301      	movs	r3, #1
 800bd74:	6144      	str	r4, [r0, #20]
 800bd76:	6103      	str	r3, [r0, #16]
 800bd78:	bd10      	pop	{r4, pc}
 800bd7a:	bf00      	nop
 800bd7c:	0800d75c 	.word	0x0800d75c
 800bd80:	0800d7ec 	.word	0x0800d7ec

0800bd84 <__multiply>:
 800bd84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd88:	4614      	mov	r4, r2
 800bd8a:	690a      	ldr	r2, [r1, #16]
 800bd8c:	6923      	ldr	r3, [r4, #16]
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	bfb8      	it	lt
 800bd92:	460b      	movlt	r3, r1
 800bd94:	460d      	mov	r5, r1
 800bd96:	bfbc      	itt	lt
 800bd98:	4625      	movlt	r5, r4
 800bd9a:	461c      	movlt	r4, r3
 800bd9c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800bda0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800bda4:	68ab      	ldr	r3, [r5, #8]
 800bda6:	6869      	ldr	r1, [r5, #4]
 800bda8:	eb0a 0709 	add.w	r7, sl, r9
 800bdac:	42bb      	cmp	r3, r7
 800bdae:	b085      	sub	sp, #20
 800bdb0:	bfb8      	it	lt
 800bdb2:	3101      	addlt	r1, #1
 800bdb4:	f7ff fe8a 	bl	800bacc <_Balloc>
 800bdb8:	b930      	cbnz	r0, 800bdc8 <__multiply+0x44>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	4b42      	ldr	r3, [pc, #264]	; (800bec8 <__multiply+0x144>)
 800bdbe:	4843      	ldr	r0, [pc, #268]	; (800becc <__multiply+0x148>)
 800bdc0:	f240 115d 	movw	r1, #349	; 0x15d
 800bdc4:	f000 fd8c 	bl	800c8e0 <__assert_func>
 800bdc8:	f100 0614 	add.w	r6, r0, #20
 800bdcc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800bdd0:	4633      	mov	r3, r6
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	4543      	cmp	r3, r8
 800bdd6:	d31e      	bcc.n	800be16 <__multiply+0x92>
 800bdd8:	f105 0c14 	add.w	ip, r5, #20
 800bddc:	f104 0314 	add.w	r3, r4, #20
 800bde0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800bde4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800bde8:	9202      	str	r2, [sp, #8]
 800bdea:	ebac 0205 	sub.w	r2, ip, r5
 800bdee:	3a15      	subs	r2, #21
 800bdf0:	f022 0203 	bic.w	r2, r2, #3
 800bdf4:	3204      	adds	r2, #4
 800bdf6:	f105 0115 	add.w	r1, r5, #21
 800bdfa:	458c      	cmp	ip, r1
 800bdfc:	bf38      	it	cc
 800bdfe:	2204      	movcc	r2, #4
 800be00:	9201      	str	r2, [sp, #4]
 800be02:	9a02      	ldr	r2, [sp, #8]
 800be04:	9303      	str	r3, [sp, #12]
 800be06:	429a      	cmp	r2, r3
 800be08:	d808      	bhi.n	800be1c <__multiply+0x98>
 800be0a:	2f00      	cmp	r7, #0
 800be0c:	dc55      	bgt.n	800beba <__multiply+0x136>
 800be0e:	6107      	str	r7, [r0, #16]
 800be10:	b005      	add	sp, #20
 800be12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be16:	f843 2b04 	str.w	r2, [r3], #4
 800be1a:	e7db      	b.n	800bdd4 <__multiply+0x50>
 800be1c:	f8b3 a000 	ldrh.w	sl, [r3]
 800be20:	f1ba 0f00 	cmp.w	sl, #0
 800be24:	d020      	beq.n	800be68 <__multiply+0xe4>
 800be26:	f105 0e14 	add.w	lr, r5, #20
 800be2a:	46b1      	mov	r9, r6
 800be2c:	2200      	movs	r2, #0
 800be2e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800be32:	f8d9 b000 	ldr.w	fp, [r9]
 800be36:	b2a1      	uxth	r1, r4
 800be38:	fa1f fb8b 	uxth.w	fp, fp
 800be3c:	fb0a b101 	mla	r1, sl, r1, fp
 800be40:	4411      	add	r1, r2
 800be42:	f8d9 2000 	ldr.w	r2, [r9]
 800be46:	0c24      	lsrs	r4, r4, #16
 800be48:	0c12      	lsrs	r2, r2, #16
 800be4a:	fb0a 2404 	mla	r4, sl, r4, r2
 800be4e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800be52:	b289      	uxth	r1, r1
 800be54:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800be58:	45f4      	cmp	ip, lr
 800be5a:	f849 1b04 	str.w	r1, [r9], #4
 800be5e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800be62:	d8e4      	bhi.n	800be2e <__multiply+0xaa>
 800be64:	9901      	ldr	r1, [sp, #4]
 800be66:	5072      	str	r2, [r6, r1]
 800be68:	9a03      	ldr	r2, [sp, #12]
 800be6a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800be6e:	3304      	adds	r3, #4
 800be70:	f1b9 0f00 	cmp.w	r9, #0
 800be74:	d01f      	beq.n	800beb6 <__multiply+0x132>
 800be76:	6834      	ldr	r4, [r6, #0]
 800be78:	f105 0114 	add.w	r1, r5, #20
 800be7c:	46b6      	mov	lr, r6
 800be7e:	f04f 0a00 	mov.w	sl, #0
 800be82:	880a      	ldrh	r2, [r1, #0]
 800be84:	f8be b002 	ldrh.w	fp, [lr, #2]
 800be88:	fb09 b202 	mla	r2, r9, r2, fp
 800be8c:	4492      	add	sl, r2
 800be8e:	b2a4      	uxth	r4, r4
 800be90:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800be94:	f84e 4b04 	str.w	r4, [lr], #4
 800be98:	f851 4b04 	ldr.w	r4, [r1], #4
 800be9c:	f8be 2000 	ldrh.w	r2, [lr]
 800bea0:	0c24      	lsrs	r4, r4, #16
 800bea2:	fb09 2404 	mla	r4, r9, r4, r2
 800bea6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800beaa:	458c      	cmp	ip, r1
 800beac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800beb0:	d8e7      	bhi.n	800be82 <__multiply+0xfe>
 800beb2:	9a01      	ldr	r2, [sp, #4]
 800beb4:	50b4      	str	r4, [r6, r2]
 800beb6:	3604      	adds	r6, #4
 800beb8:	e7a3      	b.n	800be02 <__multiply+0x7e>
 800beba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1a5      	bne.n	800be0e <__multiply+0x8a>
 800bec2:	3f01      	subs	r7, #1
 800bec4:	e7a1      	b.n	800be0a <__multiply+0x86>
 800bec6:	bf00      	nop
 800bec8:	0800d75c 	.word	0x0800d75c
 800becc:	0800d7ec 	.word	0x0800d7ec

0800bed0 <__pow5mult>:
 800bed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bed4:	4615      	mov	r5, r2
 800bed6:	f012 0203 	ands.w	r2, r2, #3
 800beda:	4606      	mov	r6, r0
 800bedc:	460f      	mov	r7, r1
 800bede:	d007      	beq.n	800bef0 <__pow5mult+0x20>
 800bee0:	4c25      	ldr	r4, [pc, #148]	; (800bf78 <__pow5mult+0xa8>)
 800bee2:	3a01      	subs	r2, #1
 800bee4:	2300      	movs	r3, #0
 800bee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800beea:	f7ff fe51 	bl	800bb90 <__multadd>
 800beee:	4607      	mov	r7, r0
 800bef0:	10ad      	asrs	r5, r5, #2
 800bef2:	d03d      	beq.n	800bf70 <__pow5mult+0xa0>
 800bef4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bef6:	b97c      	cbnz	r4, 800bf18 <__pow5mult+0x48>
 800bef8:	2010      	movs	r0, #16
 800befa:	f7ff fdbf 	bl	800ba7c <malloc>
 800befe:	4602      	mov	r2, r0
 800bf00:	6270      	str	r0, [r6, #36]	; 0x24
 800bf02:	b928      	cbnz	r0, 800bf10 <__pow5mult+0x40>
 800bf04:	4b1d      	ldr	r3, [pc, #116]	; (800bf7c <__pow5mult+0xac>)
 800bf06:	481e      	ldr	r0, [pc, #120]	; (800bf80 <__pow5mult+0xb0>)
 800bf08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bf0c:	f000 fce8 	bl	800c8e0 <__assert_func>
 800bf10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf14:	6004      	str	r4, [r0, #0]
 800bf16:	60c4      	str	r4, [r0, #12]
 800bf18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bf1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bf20:	b94c      	cbnz	r4, 800bf36 <__pow5mult+0x66>
 800bf22:	f240 2171 	movw	r1, #625	; 0x271
 800bf26:	4630      	mov	r0, r6
 800bf28:	f7ff ff16 	bl	800bd58 <__i2b>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf32:	4604      	mov	r4, r0
 800bf34:	6003      	str	r3, [r0, #0]
 800bf36:	f04f 0900 	mov.w	r9, #0
 800bf3a:	07eb      	lsls	r3, r5, #31
 800bf3c:	d50a      	bpl.n	800bf54 <__pow5mult+0x84>
 800bf3e:	4639      	mov	r1, r7
 800bf40:	4622      	mov	r2, r4
 800bf42:	4630      	mov	r0, r6
 800bf44:	f7ff ff1e 	bl	800bd84 <__multiply>
 800bf48:	4639      	mov	r1, r7
 800bf4a:	4680      	mov	r8, r0
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	f7ff fdfd 	bl	800bb4c <_Bfree>
 800bf52:	4647      	mov	r7, r8
 800bf54:	106d      	asrs	r5, r5, #1
 800bf56:	d00b      	beq.n	800bf70 <__pow5mult+0xa0>
 800bf58:	6820      	ldr	r0, [r4, #0]
 800bf5a:	b938      	cbnz	r0, 800bf6c <__pow5mult+0x9c>
 800bf5c:	4622      	mov	r2, r4
 800bf5e:	4621      	mov	r1, r4
 800bf60:	4630      	mov	r0, r6
 800bf62:	f7ff ff0f 	bl	800bd84 <__multiply>
 800bf66:	6020      	str	r0, [r4, #0]
 800bf68:	f8c0 9000 	str.w	r9, [r0]
 800bf6c:	4604      	mov	r4, r0
 800bf6e:	e7e4      	b.n	800bf3a <__pow5mult+0x6a>
 800bf70:	4638      	mov	r0, r7
 800bf72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf76:	bf00      	nop
 800bf78:	0800d940 	.word	0x0800d940
 800bf7c:	0800d6e6 	.word	0x0800d6e6
 800bf80:	0800d7ec 	.word	0x0800d7ec

0800bf84 <__lshift>:
 800bf84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf88:	460c      	mov	r4, r1
 800bf8a:	6849      	ldr	r1, [r1, #4]
 800bf8c:	6923      	ldr	r3, [r4, #16]
 800bf8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf92:	68a3      	ldr	r3, [r4, #8]
 800bf94:	4607      	mov	r7, r0
 800bf96:	4691      	mov	r9, r2
 800bf98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf9c:	f108 0601 	add.w	r6, r8, #1
 800bfa0:	42b3      	cmp	r3, r6
 800bfa2:	db0b      	blt.n	800bfbc <__lshift+0x38>
 800bfa4:	4638      	mov	r0, r7
 800bfa6:	f7ff fd91 	bl	800bacc <_Balloc>
 800bfaa:	4605      	mov	r5, r0
 800bfac:	b948      	cbnz	r0, 800bfc2 <__lshift+0x3e>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	4b28      	ldr	r3, [pc, #160]	; (800c054 <__lshift+0xd0>)
 800bfb2:	4829      	ldr	r0, [pc, #164]	; (800c058 <__lshift+0xd4>)
 800bfb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bfb8:	f000 fc92 	bl	800c8e0 <__assert_func>
 800bfbc:	3101      	adds	r1, #1
 800bfbe:	005b      	lsls	r3, r3, #1
 800bfc0:	e7ee      	b.n	800bfa0 <__lshift+0x1c>
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	f100 0114 	add.w	r1, r0, #20
 800bfc8:	f100 0210 	add.w	r2, r0, #16
 800bfcc:	4618      	mov	r0, r3
 800bfce:	4553      	cmp	r3, sl
 800bfd0:	db33      	blt.n	800c03a <__lshift+0xb6>
 800bfd2:	6920      	ldr	r0, [r4, #16]
 800bfd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bfd8:	f104 0314 	add.w	r3, r4, #20
 800bfdc:	f019 091f 	ands.w	r9, r9, #31
 800bfe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bfe4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bfe8:	d02b      	beq.n	800c042 <__lshift+0xbe>
 800bfea:	f1c9 0e20 	rsb	lr, r9, #32
 800bfee:	468a      	mov	sl, r1
 800bff0:	2200      	movs	r2, #0
 800bff2:	6818      	ldr	r0, [r3, #0]
 800bff4:	fa00 f009 	lsl.w	r0, r0, r9
 800bff8:	4302      	orrs	r2, r0
 800bffa:	f84a 2b04 	str.w	r2, [sl], #4
 800bffe:	f853 2b04 	ldr.w	r2, [r3], #4
 800c002:	459c      	cmp	ip, r3
 800c004:	fa22 f20e 	lsr.w	r2, r2, lr
 800c008:	d8f3      	bhi.n	800bff2 <__lshift+0x6e>
 800c00a:	ebac 0304 	sub.w	r3, ip, r4
 800c00e:	3b15      	subs	r3, #21
 800c010:	f023 0303 	bic.w	r3, r3, #3
 800c014:	3304      	adds	r3, #4
 800c016:	f104 0015 	add.w	r0, r4, #21
 800c01a:	4584      	cmp	ip, r0
 800c01c:	bf38      	it	cc
 800c01e:	2304      	movcc	r3, #4
 800c020:	50ca      	str	r2, [r1, r3]
 800c022:	b10a      	cbz	r2, 800c028 <__lshift+0xa4>
 800c024:	f108 0602 	add.w	r6, r8, #2
 800c028:	3e01      	subs	r6, #1
 800c02a:	4638      	mov	r0, r7
 800c02c:	612e      	str	r6, [r5, #16]
 800c02e:	4621      	mov	r1, r4
 800c030:	f7ff fd8c 	bl	800bb4c <_Bfree>
 800c034:	4628      	mov	r0, r5
 800c036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c03a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c03e:	3301      	adds	r3, #1
 800c040:	e7c5      	b.n	800bfce <__lshift+0x4a>
 800c042:	3904      	subs	r1, #4
 800c044:	f853 2b04 	ldr.w	r2, [r3], #4
 800c048:	f841 2f04 	str.w	r2, [r1, #4]!
 800c04c:	459c      	cmp	ip, r3
 800c04e:	d8f9      	bhi.n	800c044 <__lshift+0xc0>
 800c050:	e7ea      	b.n	800c028 <__lshift+0xa4>
 800c052:	bf00      	nop
 800c054:	0800d75c 	.word	0x0800d75c
 800c058:	0800d7ec 	.word	0x0800d7ec

0800c05c <__mcmp>:
 800c05c:	b530      	push	{r4, r5, lr}
 800c05e:	6902      	ldr	r2, [r0, #16]
 800c060:	690c      	ldr	r4, [r1, #16]
 800c062:	1b12      	subs	r2, r2, r4
 800c064:	d10e      	bne.n	800c084 <__mcmp+0x28>
 800c066:	f100 0314 	add.w	r3, r0, #20
 800c06a:	3114      	adds	r1, #20
 800c06c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c070:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c074:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c078:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c07c:	42a5      	cmp	r5, r4
 800c07e:	d003      	beq.n	800c088 <__mcmp+0x2c>
 800c080:	d305      	bcc.n	800c08e <__mcmp+0x32>
 800c082:	2201      	movs	r2, #1
 800c084:	4610      	mov	r0, r2
 800c086:	bd30      	pop	{r4, r5, pc}
 800c088:	4283      	cmp	r3, r0
 800c08a:	d3f3      	bcc.n	800c074 <__mcmp+0x18>
 800c08c:	e7fa      	b.n	800c084 <__mcmp+0x28>
 800c08e:	f04f 32ff 	mov.w	r2, #4294967295
 800c092:	e7f7      	b.n	800c084 <__mcmp+0x28>

0800c094 <__mdiff>:
 800c094:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c098:	460c      	mov	r4, r1
 800c09a:	4606      	mov	r6, r0
 800c09c:	4611      	mov	r1, r2
 800c09e:	4620      	mov	r0, r4
 800c0a0:	4617      	mov	r7, r2
 800c0a2:	f7ff ffdb 	bl	800c05c <__mcmp>
 800c0a6:	1e05      	subs	r5, r0, #0
 800c0a8:	d110      	bne.n	800c0cc <__mdiff+0x38>
 800c0aa:	4629      	mov	r1, r5
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	f7ff fd0d 	bl	800bacc <_Balloc>
 800c0b2:	b930      	cbnz	r0, 800c0c2 <__mdiff+0x2e>
 800c0b4:	4b39      	ldr	r3, [pc, #228]	; (800c19c <__mdiff+0x108>)
 800c0b6:	4602      	mov	r2, r0
 800c0b8:	f240 2132 	movw	r1, #562	; 0x232
 800c0bc:	4838      	ldr	r0, [pc, #224]	; (800c1a0 <__mdiff+0x10c>)
 800c0be:	f000 fc0f 	bl	800c8e0 <__assert_func>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0cc:	bfa4      	itt	ge
 800c0ce:	463b      	movge	r3, r7
 800c0d0:	4627      	movge	r7, r4
 800c0d2:	4630      	mov	r0, r6
 800c0d4:	6879      	ldr	r1, [r7, #4]
 800c0d6:	bfa6      	itte	ge
 800c0d8:	461c      	movge	r4, r3
 800c0da:	2500      	movge	r5, #0
 800c0dc:	2501      	movlt	r5, #1
 800c0de:	f7ff fcf5 	bl	800bacc <_Balloc>
 800c0e2:	b920      	cbnz	r0, 800c0ee <__mdiff+0x5a>
 800c0e4:	4b2d      	ldr	r3, [pc, #180]	; (800c19c <__mdiff+0x108>)
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c0ec:	e7e6      	b.n	800c0bc <__mdiff+0x28>
 800c0ee:	693e      	ldr	r6, [r7, #16]
 800c0f0:	60c5      	str	r5, [r0, #12]
 800c0f2:	6925      	ldr	r5, [r4, #16]
 800c0f4:	f107 0114 	add.w	r1, r7, #20
 800c0f8:	f104 0914 	add.w	r9, r4, #20
 800c0fc:	f100 0e14 	add.w	lr, r0, #20
 800c100:	f107 0210 	add.w	r2, r7, #16
 800c104:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800c108:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800c10c:	46f2      	mov	sl, lr
 800c10e:	2700      	movs	r7, #0
 800c110:	f859 3b04 	ldr.w	r3, [r9], #4
 800c114:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c118:	fa1f f883 	uxth.w	r8, r3
 800c11c:	fa17 f78b 	uxtah	r7, r7, fp
 800c120:	0c1b      	lsrs	r3, r3, #16
 800c122:	eba7 0808 	sub.w	r8, r7, r8
 800c126:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c12a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c12e:	fa1f f888 	uxth.w	r8, r8
 800c132:	141f      	asrs	r7, r3, #16
 800c134:	454d      	cmp	r5, r9
 800c136:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c13a:	f84a 3b04 	str.w	r3, [sl], #4
 800c13e:	d8e7      	bhi.n	800c110 <__mdiff+0x7c>
 800c140:	1b2b      	subs	r3, r5, r4
 800c142:	3b15      	subs	r3, #21
 800c144:	f023 0303 	bic.w	r3, r3, #3
 800c148:	3304      	adds	r3, #4
 800c14a:	3415      	adds	r4, #21
 800c14c:	42a5      	cmp	r5, r4
 800c14e:	bf38      	it	cc
 800c150:	2304      	movcc	r3, #4
 800c152:	4419      	add	r1, r3
 800c154:	4473      	add	r3, lr
 800c156:	469e      	mov	lr, r3
 800c158:	460d      	mov	r5, r1
 800c15a:	4565      	cmp	r5, ip
 800c15c:	d30e      	bcc.n	800c17c <__mdiff+0xe8>
 800c15e:	f10c 0203 	add.w	r2, ip, #3
 800c162:	1a52      	subs	r2, r2, r1
 800c164:	f022 0203 	bic.w	r2, r2, #3
 800c168:	3903      	subs	r1, #3
 800c16a:	458c      	cmp	ip, r1
 800c16c:	bf38      	it	cc
 800c16e:	2200      	movcc	r2, #0
 800c170:	441a      	add	r2, r3
 800c172:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c176:	b17b      	cbz	r3, 800c198 <__mdiff+0x104>
 800c178:	6106      	str	r6, [r0, #16]
 800c17a:	e7a5      	b.n	800c0c8 <__mdiff+0x34>
 800c17c:	f855 8b04 	ldr.w	r8, [r5], #4
 800c180:	fa17 f488 	uxtah	r4, r7, r8
 800c184:	1422      	asrs	r2, r4, #16
 800c186:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800c18a:	b2a4      	uxth	r4, r4
 800c18c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800c190:	f84e 4b04 	str.w	r4, [lr], #4
 800c194:	1417      	asrs	r7, r2, #16
 800c196:	e7e0      	b.n	800c15a <__mdiff+0xc6>
 800c198:	3e01      	subs	r6, #1
 800c19a:	e7ea      	b.n	800c172 <__mdiff+0xde>
 800c19c:	0800d75c 	.word	0x0800d75c
 800c1a0:	0800d7ec 	.word	0x0800d7ec

0800c1a4 <__ulp>:
 800c1a4:	b082      	sub	sp, #8
 800c1a6:	ed8d 0b00 	vstr	d0, [sp]
 800c1aa:	9b01      	ldr	r3, [sp, #4]
 800c1ac:	4912      	ldr	r1, [pc, #72]	; (800c1f8 <__ulp+0x54>)
 800c1ae:	4019      	ands	r1, r3
 800c1b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c1b4:	2900      	cmp	r1, #0
 800c1b6:	dd05      	ble.n	800c1c4 <__ulp+0x20>
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	460b      	mov	r3, r1
 800c1bc:	ec43 2b10 	vmov	d0, r2, r3
 800c1c0:	b002      	add	sp, #8
 800c1c2:	4770      	bx	lr
 800c1c4:	4249      	negs	r1, r1
 800c1c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c1ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c1ce:	f04f 0200 	mov.w	r2, #0
 800c1d2:	f04f 0300 	mov.w	r3, #0
 800c1d6:	da04      	bge.n	800c1e2 <__ulp+0x3e>
 800c1d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c1dc:	fa41 f300 	asr.w	r3, r1, r0
 800c1e0:	e7ec      	b.n	800c1bc <__ulp+0x18>
 800c1e2:	f1a0 0114 	sub.w	r1, r0, #20
 800c1e6:	291e      	cmp	r1, #30
 800c1e8:	bfda      	itte	le
 800c1ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c1ee:	fa20 f101 	lsrle.w	r1, r0, r1
 800c1f2:	2101      	movgt	r1, #1
 800c1f4:	460a      	mov	r2, r1
 800c1f6:	e7e1      	b.n	800c1bc <__ulp+0x18>
 800c1f8:	7ff00000 	.word	0x7ff00000

0800c1fc <__b2d>:
 800c1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1fe:	6905      	ldr	r5, [r0, #16]
 800c200:	f100 0714 	add.w	r7, r0, #20
 800c204:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c208:	1f2e      	subs	r6, r5, #4
 800c20a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c20e:	4620      	mov	r0, r4
 800c210:	f7ff fd52 	bl	800bcb8 <__hi0bits>
 800c214:	f1c0 0320 	rsb	r3, r0, #32
 800c218:	280a      	cmp	r0, #10
 800c21a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c298 <__b2d+0x9c>
 800c21e:	600b      	str	r3, [r1, #0]
 800c220:	dc14      	bgt.n	800c24c <__b2d+0x50>
 800c222:	f1c0 0e0b 	rsb	lr, r0, #11
 800c226:	fa24 f10e 	lsr.w	r1, r4, lr
 800c22a:	42b7      	cmp	r7, r6
 800c22c:	ea41 030c 	orr.w	r3, r1, ip
 800c230:	bf34      	ite	cc
 800c232:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c236:	2100      	movcs	r1, #0
 800c238:	3015      	adds	r0, #21
 800c23a:	fa04 f000 	lsl.w	r0, r4, r0
 800c23e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c242:	ea40 0201 	orr.w	r2, r0, r1
 800c246:	ec43 2b10 	vmov	d0, r2, r3
 800c24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c24c:	42b7      	cmp	r7, r6
 800c24e:	bf3a      	itte	cc
 800c250:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c254:	f1a5 0608 	subcc.w	r6, r5, #8
 800c258:	2100      	movcs	r1, #0
 800c25a:	380b      	subs	r0, #11
 800c25c:	d017      	beq.n	800c28e <__b2d+0x92>
 800c25e:	f1c0 0c20 	rsb	ip, r0, #32
 800c262:	fa04 f500 	lsl.w	r5, r4, r0
 800c266:	42be      	cmp	r6, r7
 800c268:	fa21 f40c 	lsr.w	r4, r1, ip
 800c26c:	ea45 0504 	orr.w	r5, r5, r4
 800c270:	bf8c      	ite	hi
 800c272:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c276:	2400      	movls	r4, #0
 800c278:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c27c:	fa01 f000 	lsl.w	r0, r1, r0
 800c280:	fa24 f40c 	lsr.w	r4, r4, ip
 800c284:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c288:	ea40 0204 	orr.w	r2, r0, r4
 800c28c:	e7db      	b.n	800c246 <__b2d+0x4a>
 800c28e:	ea44 030c 	orr.w	r3, r4, ip
 800c292:	460a      	mov	r2, r1
 800c294:	e7d7      	b.n	800c246 <__b2d+0x4a>
 800c296:	bf00      	nop
 800c298:	3ff00000 	.word	0x3ff00000

0800c29c <__d2b>:
 800c29c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c2a0:	4689      	mov	r9, r1
 800c2a2:	2101      	movs	r1, #1
 800c2a4:	ec57 6b10 	vmov	r6, r7, d0
 800c2a8:	4690      	mov	r8, r2
 800c2aa:	f7ff fc0f 	bl	800bacc <_Balloc>
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	b930      	cbnz	r0, 800c2c0 <__d2b+0x24>
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	4b25      	ldr	r3, [pc, #148]	; (800c34c <__d2b+0xb0>)
 800c2b6:	4826      	ldr	r0, [pc, #152]	; (800c350 <__d2b+0xb4>)
 800c2b8:	f240 310a 	movw	r1, #778	; 0x30a
 800c2bc:	f000 fb10 	bl	800c8e0 <__assert_func>
 800c2c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c2c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c2c8:	bb35      	cbnz	r5, 800c318 <__d2b+0x7c>
 800c2ca:	2e00      	cmp	r6, #0
 800c2cc:	9301      	str	r3, [sp, #4]
 800c2ce:	d028      	beq.n	800c322 <__d2b+0x86>
 800c2d0:	4668      	mov	r0, sp
 800c2d2:	9600      	str	r6, [sp, #0]
 800c2d4:	f7ff fd10 	bl	800bcf8 <__lo0bits>
 800c2d8:	9900      	ldr	r1, [sp, #0]
 800c2da:	b300      	cbz	r0, 800c31e <__d2b+0x82>
 800c2dc:	9a01      	ldr	r2, [sp, #4]
 800c2de:	f1c0 0320 	rsb	r3, r0, #32
 800c2e2:	fa02 f303 	lsl.w	r3, r2, r3
 800c2e6:	430b      	orrs	r3, r1
 800c2e8:	40c2      	lsrs	r2, r0
 800c2ea:	6163      	str	r3, [r4, #20]
 800c2ec:	9201      	str	r2, [sp, #4]
 800c2ee:	9b01      	ldr	r3, [sp, #4]
 800c2f0:	61a3      	str	r3, [r4, #24]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	bf14      	ite	ne
 800c2f6:	2202      	movne	r2, #2
 800c2f8:	2201      	moveq	r2, #1
 800c2fa:	6122      	str	r2, [r4, #16]
 800c2fc:	b1d5      	cbz	r5, 800c334 <__d2b+0x98>
 800c2fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c302:	4405      	add	r5, r0
 800c304:	f8c9 5000 	str.w	r5, [r9]
 800c308:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c30c:	f8c8 0000 	str.w	r0, [r8]
 800c310:	4620      	mov	r0, r4
 800c312:	b003      	add	sp, #12
 800c314:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c318:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c31c:	e7d5      	b.n	800c2ca <__d2b+0x2e>
 800c31e:	6161      	str	r1, [r4, #20]
 800c320:	e7e5      	b.n	800c2ee <__d2b+0x52>
 800c322:	a801      	add	r0, sp, #4
 800c324:	f7ff fce8 	bl	800bcf8 <__lo0bits>
 800c328:	9b01      	ldr	r3, [sp, #4]
 800c32a:	6163      	str	r3, [r4, #20]
 800c32c:	2201      	movs	r2, #1
 800c32e:	6122      	str	r2, [r4, #16]
 800c330:	3020      	adds	r0, #32
 800c332:	e7e3      	b.n	800c2fc <__d2b+0x60>
 800c334:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c338:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c33c:	f8c9 0000 	str.w	r0, [r9]
 800c340:	6918      	ldr	r0, [r3, #16]
 800c342:	f7ff fcb9 	bl	800bcb8 <__hi0bits>
 800c346:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c34a:	e7df      	b.n	800c30c <__d2b+0x70>
 800c34c:	0800d75c 	.word	0x0800d75c
 800c350:	0800d7ec 	.word	0x0800d7ec

0800c354 <__ratio>:
 800c354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c358:	468a      	mov	sl, r1
 800c35a:	4669      	mov	r1, sp
 800c35c:	4683      	mov	fp, r0
 800c35e:	f7ff ff4d 	bl	800c1fc <__b2d>
 800c362:	a901      	add	r1, sp, #4
 800c364:	4650      	mov	r0, sl
 800c366:	ec59 8b10 	vmov	r8, r9, d0
 800c36a:	ee10 6a10 	vmov	r6, s0
 800c36e:	f7ff ff45 	bl	800c1fc <__b2d>
 800c372:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c376:	f8da 2010 	ldr.w	r2, [sl, #16]
 800c37a:	eba3 0c02 	sub.w	ip, r3, r2
 800c37e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c382:	1a9b      	subs	r3, r3, r2
 800c384:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c388:	ec55 4b10 	vmov	r4, r5, d0
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	ee10 0a10 	vmov	r0, s0
 800c392:	bfce      	itee	gt
 800c394:	464a      	movgt	r2, r9
 800c396:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c39a:	462a      	movle	r2, r5
 800c39c:	464f      	mov	r7, r9
 800c39e:	4629      	mov	r1, r5
 800c3a0:	bfcc      	ite	gt
 800c3a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c3a6:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800c3aa:	ec47 6b17 	vmov	d7, r6, r7
 800c3ae:	ec41 0b16 	vmov	d6, r0, r1
 800c3b2:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800c3b6:	b003      	add	sp, #12
 800c3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c3bc <__copybits>:
 800c3bc:	3901      	subs	r1, #1
 800c3be:	b570      	push	{r4, r5, r6, lr}
 800c3c0:	1149      	asrs	r1, r1, #5
 800c3c2:	6914      	ldr	r4, [r2, #16]
 800c3c4:	3101      	adds	r1, #1
 800c3c6:	f102 0314 	add.w	r3, r2, #20
 800c3ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c3ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c3d2:	1f05      	subs	r5, r0, #4
 800c3d4:	42a3      	cmp	r3, r4
 800c3d6:	d30c      	bcc.n	800c3f2 <__copybits+0x36>
 800c3d8:	1aa3      	subs	r3, r4, r2
 800c3da:	3b11      	subs	r3, #17
 800c3dc:	f023 0303 	bic.w	r3, r3, #3
 800c3e0:	3211      	adds	r2, #17
 800c3e2:	42a2      	cmp	r2, r4
 800c3e4:	bf88      	it	hi
 800c3e6:	2300      	movhi	r3, #0
 800c3e8:	4418      	add	r0, r3
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4288      	cmp	r0, r1
 800c3ee:	d305      	bcc.n	800c3fc <__copybits+0x40>
 800c3f0:	bd70      	pop	{r4, r5, r6, pc}
 800c3f2:	f853 6b04 	ldr.w	r6, [r3], #4
 800c3f6:	f845 6f04 	str.w	r6, [r5, #4]!
 800c3fa:	e7eb      	b.n	800c3d4 <__copybits+0x18>
 800c3fc:	f840 3b04 	str.w	r3, [r0], #4
 800c400:	e7f4      	b.n	800c3ec <__copybits+0x30>

0800c402 <__any_on>:
 800c402:	f100 0214 	add.w	r2, r0, #20
 800c406:	6900      	ldr	r0, [r0, #16]
 800c408:	114b      	asrs	r3, r1, #5
 800c40a:	4298      	cmp	r0, r3
 800c40c:	b510      	push	{r4, lr}
 800c40e:	db11      	blt.n	800c434 <__any_on+0x32>
 800c410:	dd0a      	ble.n	800c428 <__any_on+0x26>
 800c412:	f011 011f 	ands.w	r1, r1, #31
 800c416:	d007      	beq.n	800c428 <__any_on+0x26>
 800c418:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c41c:	fa24 f001 	lsr.w	r0, r4, r1
 800c420:	fa00 f101 	lsl.w	r1, r0, r1
 800c424:	428c      	cmp	r4, r1
 800c426:	d10b      	bne.n	800c440 <__any_on+0x3e>
 800c428:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c42c:	4293      	cmp	r3, r2
 800c42e:	d803      	bhi.n	800c438 <__any_on+0x36>
 800c430:	2000      	movs	r0, #0
 800c432:	bd10      	pop	{r4, pc}
 800c434:	4603      	mov	r3, r0
 800c436:	e7f7      	b.n	800c428 <__any_on+0x26>
 800c438:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c43c:	2900      	cmp	r1, #0
 800c43e:	d0f5      	beq.n	800c42c <__any_on+0x2a>
 800c440:	2001      	movs	r0, #1
 800c442:	e7f6      	b.n	800c432 <__any_on+0x30>

0800c444 <_calloc_r>:
 800c444:	b513      	push	{r0, r1, r4, lr}
 800c446:	434a      	muls	r2, r1
 800c448:	4611      	mov	r1, r2
 800c44a:	9201      	str	r2, [sp, #4]
 800c44c:	f000 f85a 	bl	800c504 <_malloc_r>
 800c450:	4604      	mov	r4, r0
 800c452:	b118      	cbz	r0, 800c45c <_calloc_r+0x18>
 800c454:	9a01      	ldr	r2, [sp, #4]
 800c456:	2100      	movs	r1, #0
 800c458:	f7fc fc92 	bl	8008d80 <memset>
 800c45c:	4620      	mov	r0, r4
 800c45e:	b002      	add	sp, #8
 800c460:	bd10      	pop	{r4, pc}
	...

0800c464 <_free_r>:
 800c464:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c466:	2900      	cmp	r1, #0
 800c468:	d048      	beq.n	800c4fc <_free_r+0x98>
 800c46a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c46e:	9001      	str	r0, [sp, #4]
 800c470:	2b00      	cmp	r3, #0
 800c472:	f1a1 0404 	sub.w	r4, r1, #4
 800c476:	bfb8      	it	lt
 800c478:	18e4      	addlt	r4, r4, r3
 800c47a:	f000 fa7b 	bl	800c974 <__malloc_lock>
 800c47e:	4a20      	ldr	r2, [pc, #128]	; (800c500 <_free_r+0x9c>)
 800c480:	9801      	ldr	r0, [sp, #4]
 800c482:	6813      	ldr	r3, [r2, #0]
 800c484:	4615      	mov	r5, r2
 800c486:	b933      	cbnz	r3, 800c496 <_free_r+0x32>
 800c488:	6063      	str	r3, [r4, #4]
 800c48a:	6014      	str	r4, [r2, #0]
 800c48c:	b003      	add	sp, #12
 800c48e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c492:	f000 ba75 	b.w	800c980 <__malloc_unlock>
 800c496:	42a3      	cmp	r3, r4
 800c498:	d90b      	bls.n	800c4b2 <_free_r+0x4e>
 800c49a:	6821      	ldr	r1, [r4, #0]
 800c49c:	1862      	adds	r2, r4, r1
 800c49e:	4293      	cmp	r3, r2
 800c4a0:	bf04      	itt	eq
 800c4a2:	681a      	ldreq	r2, [r3, #0]
 800c4a4:	685b      	ldreq	r3, [r3, #4]
 800c4a6:	6063      	str	r3, [r4, #4]
 800c4a8:	bf04      	itt	eq
 800c4aa:	1852      	addeq	r2, r2, r1
 800c4ac:	6022      	streq	r2, [r4, #0]
 800c4ae:	602c      	str	r4, [r5, #0]
 800c4b0:	e7ec      	b.n	800c48c <_free_r+0x28>
 800c4b2:	461a      	mov	r2, r3
 800c4b4:	685b      	ldr	r3, [r3, #4]
 800c4b6:	b10b      	cbz	r3, 800c4bc <_free_r+0x58>
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	d9fa      	bls.n	800c4b2 <_free_r+0x4e>
 800c4bc:	6811      	ldr	r1, [r2, #0]
 800c4be:	1855      	adds	r5, r2, r1
 800c4c0:	42a5      	cmp	r5, r4
 800c4c2:	d10b      	bne.n	800c4dc <_free_r+0x78>
 800c4c4:	6824      	ldr	r4, [r4, #0]
 800c4c6:	4421      	add	r1, r4
 800c4c8:	1854      	adds	r4, r2, r1
 800c4ca:	42a3      	cmp	r3, r4
 800c4cc:	6011      	str	r1, [r2, #0]
 800c4ce:	d1dd      	bne.n	800c48c <_free_r+0x28>
 800c4d0:	681c      	ldr	r4, [r3, #0]
 800c4d2:	685b      	ldr	r3, [r3, #4]
 800c4d4:	6053      	str	r3, [r2, #4]
 800c4d6:	4421      	add	r1, r4
 800c4d8:	6011      	str	r1, [r2, #0]
 800c4da:	e7d7      	b.n	800c48c <_free_r+0x28>
 800c4dc:	d902      	bls.n	800c4e4 <_free_r+0x80>
 800c4de:	230c      	movs	r3, #12
 800c4e0:	6003      	str	r3, [r0, #0]
 800c4e2:	e7d3      	b.n	800c48c <_free_r+0x28>
 800c4e4:	6825      	ldr	r5, [r4, #0]
 800c4e6:	1961      	adds	r1, r4, r5
 800c4e8:	428b      	cmp	r3, r1
 800c4ea:	bf04      	itt	eq
 800c4ec:	6819      	ldreq	r1, [r3, #0]
 800c4ee:	685b      	ldreq	r3, [r3, #4]
 800c4f0:	6063      	str	r3, [r4, #4]
 800c4f2:	bf04      	itt	eq
 800c4f4:	1949      	addeq	r1, r1, r5
 800c4f6:	6021      	streq	r1, [r4, #0]
 800c4f8:	6054      	str	r4, [r2, #4]
 800c4fa:	e7c7      	b.n	800c48c <_free_r+0x28>
 800c4fc:	b003      	add	sp, #12
 800c4fe:	bd30      	pop	{r4, r5, pc}
 800c500:	24000208 	.word	0x24000208

0800c504 <_malloc_r>:
 800c504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c506:	1ccd      	adds	r5, r1, #3
 800c508:	f025 0503 	bic.w	r5, r5, #3
 800c50c:	3508      	adds	r5, #8
 800c50e:	2d0c      	cmp	r5, #12
 800c510:	bf38      	it	cc
 800c512:	250c      	movcc	r5, #12
 800c514:	2d00      	cmp	r5, #0
 800c516:	4606      	mov	r6, r0
 800c518:	db01      	blt.n	800c51e <_malloc_r+0x1a>
 800c51a:	42a9      	cmp	r1, r5
 800c51c:	d903      	bls.n	800c526 <_malloc_r+0x22>
 800c51e:	230c      	movs	r3, #12
 800c520:	6033      	str	r3, [r6, #0]
 800c522:	2000      	movs	r0, #0
 800c524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c526:	f000 fa25 	bl	800c974 <__malloc_lock>
 800c52a:	4921      	ldr	r1, [pc, #132]	; (800c5b0 <_malloc_r+0xac>)
 800c52c:	680a      	ldr	r2, [r1, #0]
 800c52e:	4614      	mov	r4, r2
 800c530:	b99c      	cbnz	r4, 800c55a <_malloc_r+0x56>
 800c532:	4f20      	ldr	r7, [pc, #128]	; (800c5b4 <_malloc_r+0xb0>)
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	b923      	cbnz	r3, 800c542 <_malloc_r+0x3e>
 800c538:	4621      	mov	r1, r4
 800c53a:	4630      	mov	r0, r6
 800c53c:	f000 f9a0 	bl	800c880 <_sbrk_r>
 800c540:	6038      	str	r0, [r7, #0]
 800c542:	4629      	mov	r1, r5
 800c544:	4630      	mov	r0, r6
 800c546:	f000 f99b 	bl	800c880 <_sbrk_r>
 800c54a:	1c43      	adds	r3, r0, #1
 800c54c:	d123      	bne.n	800c596 <_malloc_r+0x92>
 800c54e:	230c      	movs	r3, #12
 800c550:	6033      	str	r3, [r6, #0]
 800c552:	4630      	mov	r0, r6
 800c554:	f000 fa14 	bl	800c980 <__malloc_unlock>
 800c558:	e7e3      	b.n	800c522 <_malloc_r+0x1e>
 800c55a:	6823      	ldr	r3, [r4, #0]
 800c55c:	1b5b      	subs	r3, r3, r5
 800c55e:	d417      	bmi.n	800c590 <_malloc_r+0x8c>
 800c560:	2b0b      	cmp	r3, #11
 800c562:	d903      	bls.n	800c56c <_malloc_r+0x68>
 800c564:	6023      	str	r3, [r4, #0]
 800c566:	441c      	add	r4, r3
 800c568:	6025      	str	r5, [r4, #0]
 800c56a:	e004      	b.n	800c576 <_malloc_r+0x72>
 800c56c:	6863      	ldr	r3, [r4, #4]
 800c56e:	42a2      	cmp	r2, r4
 800c570:	bf0c      	ite	eq
 800c572:	600b      	streq	r3, [r1, #0]
 800c574:	6053      	strne	r3, [r2, #4]
 800c576:	4630      	mov	r0, r6
 800c578:	f000 fa02 	bl	800c980 <__malloc_unlock>
 800c57c:	f104 000b 	add.w	r0, r4, #11
 800c580:	1d23      	adds	r3, r4, #4
 800c582:	f020 0007 	bic.w	r0, r0, #7
 800c586:	1ac2      	subs	r2, r0, r3
 800c588:	d0cc      	beq.n	800c524 <_malloc_r+0x20>
 800c58a:	1a1b      	subs	r3, r3, r0
 800c58c:	50a3      	str	r3, [r4, r2]
 800c58e:	e7c9      	b.n	800c524 <_malloc_r+0x20>
 800c590:	4622      	mov	r2, r4
 800c592:	6864      	ldr	r4, [r4, #4]
 800c594:	e7cc      	b.n	800c530 <_malloc_r+0x2c>
 800c596:	1cc4      	adds	r4, r0, #3
 800c598:	f024 0403 	bic.w	r4, r4, #3
 800c59c:	42a0      	cmp	r0, r4
 800c59e:	d0e3      	beq.n	800c568 <_malloc_r+0x64>
 800c5a0:	1a21      	subs	r1, r4, r0
 800c5a2:	4630      	mov	r0, r6
 800c5a4:	f000 f96c 	bl	800c880 <_sbrk_r>
 800c5a8:	3001      	adds	r0, #1
 800c5aa:	d1dd      	bne.n	800c568 <_malloc_r+0x64>
 800c5ac:	e7cf      	b.n	800c54e <_malloc_r+0x4a>
 800c5ae:	bf00      	nop
 800c5b0:	24000208 	.word	0x24000208
 800c5b4:	2400020c 	.word	0x2400020c

0800c5b8 <__ssputs_r>:
 800c5b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5bc:	688e      	ldr	r6, [r1, #8]
 800c5be:	429e      	cmp	r6, r3
 800c5c0:	4682      	mov	sl, r0
 800c5c2:	460c      	mov	r4, r1
 800c5c4:	4690      	mov	r8, r2
 800c5c6:	461f      	mov	r7, r3
 800c5c8:	d838      	bhi.n	800c63c <__ssputs_r+0x84>
 800c5ca:	898a      	ldrh	r2, [r1, #12]
 800c5cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c5d0:	d032      	beq.n	800c638 <__ssputs_r+0x80>
 800c5d2:	6825      	ldr	r5, [r4, #0]
 800c5d4:	6909      	ldr	r1, [r1, #16]
 800c5d6:	eba5 0901 	sub.w	r9, r5, r1
 800c5da:	6965      	ldr	r5, [r4, #20]
 800c5dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c5e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c5e4:	3301      	adds	r3, #1
 800c5e6:	444b      	add	r3, r9
 800c5e8:	106d      	asrs	r5, r5, #1
 800c5ea:	429d      	cmp	r5, r3
 800c5ec:	bf38      	it	cc
 800c5ee:	461d      	movcc	r5, r3
 800c5f0:	0553      	lsls	r3, r2, #21
 800c5f2:	d531      	bpl.n	800c658 <__ssputs_r+0xa0>
 800c5f4:	4629      	mov	r1, r5
 800c5f6:	f7ff ff85 	bl	800c504 <_malloc_r>
 800c5fa:	4606      	mov	r6, r0
 800c5fc:	b950      	cbnz	r0, 800c614 <__ssputs_r+0x5c>
 800c5fe:	230c      	movs	r3, #12
 800c600:	f8ca 3000 	str.w	r3, [sl]
 800c604:	89a3      	ldrh	r3, [r4, #12]
 800c606:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c60a:	81a3      	strh	r3, [r4, #12]
 800c60c:	f04f 30ff 	mov.w	r0, #4294967295
 800c610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c614:	6921      	ldr	r1, [r4, #16]
 800c616:	464a      	mov	r2, r9
 800c618:	f7ff fa4a 	bl	800bab0 <memcpy>
 800c61c:	89a3      	ldrh	r3, [r4, #12]
 800c61e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c626:	81a3      	strh	r3, [r4, #12]
 800c628:	6126      	str	r6, [r4, #16]
 800c62a:	6165      	str	r5, [r4, #20]
 800c62c:	444e      	add	r6, r9
 800c62e:	eba5 0509 	sub.w	r5, r5, r9
 800c632:	6026      	str	r6, [r4, #0]
 800c634:	60a5      	str	r5, [r4, #8]
 800c636:	463e      	mov	r6, r7
 800c638:	42be      	cmp	r6, r7
 800c63a:	d900      	bls.n	800c63e <__ssputs_r+0x86>
 800c63c:	463e      	mov	r6, r7
 800c63e:	4632      	mov	r2, r6
 800c640:	6820      	ldr	r0, [r4, #0]
 800c642:	4641      	mov	r1, r8
 800c644:	f000 f97c 	bl	800c940 <memmove>
 800c648:	68a3      	ldr	r3, [r4, #8]
 800c64a:	6822      	ldr	r2, [r4, #0]
 800c64c:	1b9b      	subs	r3, r3, r6
 800c64e:	4432      	add	r2, r6
 800c650:	60a3      	str	r3, [r4, #8]
 800c652:	6022      	str	r2, [r4, #0]
 800c654:	2000      	movs	r0, #0
 800c656:	e7db      	b.n	800c610 <__ssputs_r+0x58>
 800c658:	462a      	mov	r2, r5
 800c65a:	f000 f997 	bl	800c98c <_realloc_r>
 800c65e:	4606      	mov	r6, r0
 800c660:	2800      	cmp	r0, #0
 800c662:	d1e1      	bne.n	800c628 <__ssputs_r+0x70>
 800c664:	6921      	ldr	r1, [r4, #16]
 800c666:	4650      	mov	r0, sl
 800c668:	f7ff fefc 	bl	800c464 <_free_r>
 800c66c:	e7c7      	b.n	800c5fe <__ssputs_r+0x46>
	...

0800c670 <_svfiprintf_r>:
 800c670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c674:	4698      	mov	r8, r3
 800c676:	898b      	ldrh	r3, [r1, #12]
 800c678:	061b      	lsls	r3, r3, #24
 800c67a:	b09d      	sub	sp, #116	; 0x74
 800c67c:	4607      	mov	r7, r0
 800c67e:	460d      	mov	r5, r1
 800c680:	4614      	mov	r4, r2
 800c682:	d50e      	bpl.n	800c6a2 <_svfiprintf_r+0x32>
 800c684:	690b      	ldr	r3, [r1, #16]
 800c686:	b963      	cbnz	r3, 800c6a2 <_svfiprintf_r+0x32>
 800c688:	2140      	movs	r1, #64	; 0x40
 800c68a:	f7ff ff3b 	bl	800c504 <_malloc_r>
 800c68e:	6028      	str	r0, [r5, #0]
 800c690:	6128      	str	r0, [r5, #16]
 800c692:	b920      	cbnz	r0, 800c69e <_svfiprintf_r+0x2e>
 800c694:	230c      	movs	r3, #12
 800c696:	603b      	str	r3, [r7, #0]
 800c698:	f04f 30ff 	mov.w	r0, #4294967295
 800c69c:	e0d1      	b.n	800c842 <_svfiprintf_r+0x1d2>
 800c69e:	2340      	movs	r3, #64	; 0x40
 800c6a0:	616b      	str	r3, [r5, #20]
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	9309      	str	r3, [sp, #36]	; 0x24
 800c6a6:	2320      	movs	r3, #32
 800c6a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6b0:	2330      	movs	r3, #48	; 0x30
 800c6b2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c85c <_svfiprintf_r+0x1ec>
 800c6b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6ba:	f04f 0901 	mov.w	r9, #1
 800c6be:	4623      	mov	r3, r4
 800c6c0:	469a      	mov	sl, r3
 800c6c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6c6:	b10a      	cbz	r2, 800c6cc <_svfiprintf_r+0x5c>
 800c6c8:	2a25      	cmp	r2, #37	; 0x25
 800c6ca:	d1f9      	bne.n	800c6c0 <_svfiprintf_r+0x50>
 800c6cc:	ebba 0b04 	subs.w	fp, sl, r4
 800c6d0:	d00b      	beq.n	800c6ea <_svfiprintf_r+0x7a>
 800c6d2:	465b      	mov	r3, fp
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	4629      	mov	r1, r5
 800c6d8:	4638      	mov	r0, r7
 800c6da:	f7ff ff6d 	bl	800c5b8 <__ssputs_r>
 800c6de:	3001      	adds	r0, #1
 800c6e0:	f000 80aa 	beq.w	800c838 <_svfiprintf_r+0x1c8>
 800c6e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6e6:	445a      	add	r2, fp
 800c6e8:	9209      	str	r2, [sp, #36]	; 0x24
 800c6ea:	f89a 3000 	ldrb.w	r3, [sl]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	f000 80a2 	beq.w	800c838 <_svfiprintf_r+0x1c8>
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	f04f 32ff 	mov.w	r2, #4294967295
 800c6fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c6fe:	f10a 0a01 	add.w	sl, sl, #1
 800c702:	9304      	str	r3, [sp, #16]
 800c704:	9307      	str	r3, [sp, #28]
 800c706:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c70a:	931a      	str	r3, [sp, #104]	; 0x68
 800c70c:	4654      	mov	r4, sl
 800c70e:	2205      	movs	r2, #5
 800c710:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c714:	4851      	ldr	r0, [pc, #324]	; (800c85c <_svfiprintf_r+0x1ec>)
 800c716:	f7f3 fdeb 	bl	80002f0 <memchr>
 800c71a:	9a04      	ldr	r2, [sp, #16]
 800c71c:	b9d8      	cbnz	r0, 800c756 <_svfiprintf_r+0xe6>
 800c71e:	06d0      	lsls	r0, r2, #27
 800c720:	bf44      	itt	mi
 800c722:	2320      	movmi	r3, #32
 800c724:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c728:	0711      	lsls	r1, r2, #28
 800c72a:	bf44      	itt	mi
 800c72c:	232b      	movmi	r3, #43	; 0x2b
 800c72e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c732:	f89a 3000 	ldrb.w	r3, [sl]
 800c736:	2b2a      	cmp	r3, #42	; 0x2a
 800c738:	d015      	beq.n	800c766 <_svfiprintf_r+0xf6>
 800c73a:	9a07      	ldr	r2, [sp, #28]
 800c73c:	4654      	mov	r4, sl
 800c73e:	2000      	movs	r0, #0
 800c740:	f04f 0c0a 	mov.w	ip, #10
 800c744:	4621      	mov	r1, r4
 800c746:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c74a:	3b30      	subs	r3, #48	; 0x30
 800c74c:	2b09      	cmp	r3, #9
 800c74e:	d94e      	bls.n	800c7ee <_svfiprintf_r+0x17e>
 800c750:	b1b0      	cbz	r0, 800c780 <_svfiprintf_r+0x110>
 800c752:	9207      	str	r2, [sp, #28]
 800c754:	e014      	b.n	800c780 <_svfiprintf_r+0x110>
 800c756:	eba0 0308 	sub.w	r3, r0, r8
 800c75a:	fa09 f303 	lsl.w	r3, r9, r3
 800c75e:	4313      	orrs	r3, r2
 800c760:	9304      	str	r3, [sp, #16]
 800c762:	46a2      	mov	sl, r4
 800c764:	e7d2      	b.n	800c70c <_svfiprintf_r+0x9c>
 800c766:	9b03      	ldr	r3, [sp, #12]
 800c768:	1d19      	adds	r1, r3, #4
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	9103      	str	r1, [sp, #12]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	bfbb      	ittet	lt
 800c772:	425b      	neglt	r3, r3
 800c774:	f042 0202 	orrlt.w	r2, r2, #2
 800c778:	9307      	strge	r3, [sp, #28]
 800c77a:	9307      	strlt	r3, [sp, #28]
 800c77c:	bfb8      	it	lt
 800c77e:	9204      	strlt	r2, [sp, #16]
 800c780:	7823      	ldrb	r3, [r4, #0]
 800c782:	2b2e      	cmp	r3, #46	; 0x2e
 800c784:	d10c      	bne.n	800c7a0 <_svfiprintf_r+0x130>
 800c786:	7863      	ldrb	r3, [r4, #1]
 800c788:	2b2a      	cmp	r3, #42	; 0x2a
 800c78a:	d135      	bne.n	800c7f8 <_svfiprintf_r+0x188>
 800c78c:	9b03      	ldr	r3, [sp, #12]
 800c78e:	1d1a      	adds	r2, r3, #4
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	9203      	str	r2, [sp, #12]
 800c794:	2b00      	cmp	r3, #0
 800c796:	bfb8      	it	lt
 800c798:	f04f 33ff 	movlt.w	r3, #4294967295
 800c79c:	3402      	adds	r4, #2
 800c79e:	9305      	str	r3, [sp, #20]
 800c7a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c86c <_svfiprintf_r+0x1fc>
 800c7a4:	7821      	ldrb	r1, [r4, #0]
 800c7a6:	2203      	movs	r2, #3
 800c7a8:	4650      	mov	r0, sl
 800c7aa:	f7f3 fda1 	bl	80002f0 <memchr>
 800c7ae:	b140      	cbz	r0, 800c7c2 <_svfiprintf_r+0x152>
 800c7b0:	2340      	movs	r3, #64	; 0x40
 800c7b2:	eba0 000a 	sub.w	r0, r0, sl
 800c7b6:	fa03 f000 	lsl.w	r0, r3, r0
 800c7ba:	9b04      	ldr	r3, [sp, #16]
 800c7bc:	4303      	orrs	r3, r0
 800c7be:	3401      	adds	r4, #1
 800c7c0:	9304      	str	r3, [sp, #16]
 800c7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7c6:	4826      	ldr	r0, [pc, #152]	; (800c860 <_svfiprintf_r+0x1f0>)
 800c7c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c7cc:	2206      	movs	r2, #6
 800c7ce:	f7f3 fd8f 	bl	80002f0 <memchr>
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	d038      	beq.n	800c848 <_svfiprintf_r+0x1d8>
 800c7d6:	4b23      	ldr	r3, [pc, #140]	; (800c864 <_svfiprintf_r+0x1f4>)
 800c7d8:	bb1b      	cbnz	r3, 800c822 <_svfiprintf_r+0x1b2>
 800c7da:	9b03      	ldr	r3, [sp, #12]
 800c7dc:	3307      	adds	r3, #7
 800c7de:	f023 0307 	bic.w	r3, r3, #7
 800c7e2:	3308      	adds	r3, #8
 800c7e4:	9303      	str	r3, [sp, #12]
 800c7e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7e8:	4433      	add	r3, r6
 800c7ea:	9309      	str	r3, [sp, #36]	; 0x24
 800c7ec:	e767      	b.n	800c6be <_svfiprintf_r+0x4e>
 800c7ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800c7f2:	460c      	mov	r4, r1
 800c7f4:	2001      	movs	r0, #1
 800c7f6:	e7a5      	b.n	800c744 <_svfiprintf_r+0xd4>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	3401      	adds	r4, #1
 800c7fc:	9305      	str	r3, [sp, #20]
 800c7fe:	4619      	mov	r1, r3
 800c800:	f04f 0c0a 	mov.w	ip, #10
 800c804:	4620      	mov	r0, r4
 800c806:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c80a:	3a30      	subs	r2, #48	; 0x30
 800c80c:	2a09      	cmp	r2, #9
 800c80e:	d903      	bls.n	800c818 <_svfiprintf_r+0x1a8>
 800c810:	2b00      	cmp	r3, #0
 800c812:	d0c5      	beq.n	800c7a0 <_svfiprintf_r+0x130>
 800c814:	9105      	str	r1, [sp, #20]
 800c816:	e7c3      	b.n	800c7a0 <_svfiprintf_r+0x130>
 800c818:	fb0c 2101 	mla	r1, ip, r1, r2
 800c81c:	4604      	mov	r4, r0
 800c81e:	2301      	movs	r3, #1
 800c820:	e7f0      	b.n	800c804 <_svfiprintf_r+0x194>
 800c822:	ab03      	add	r3, sp, #12
 800c824:	9300      	str	r3, [sp, #0]
 800c826:	462a      	mov	r2, r5
 800c828:	4b0f      	ldr	r3, [pc, #60]	; (800c868 <_svfiprintf_r+0x1f8>)
 800c82a:	a904      	add	r1, sp, #16
 800c82c:	4638      	mov	r0, r7
 800c82e:	f7fc fb3f 	bl	8008eb0 <_printf_float>
 800c832:	1c42      	adds	r2, r0, #1
 800c834:	4606      	mov	r6, r0
 800c836:	d1d6      	bne.n	800c7e6 <_svfiprintf_r+0x176>
 800c838:	89ab      	ldrh	r3, [r5, #12]
 800c83a:	065b      	lsls	r3, r3, #25
 800c83c:	f53f af2c 	bmi.w	800c698 <_svfiprintf_r+0x28>
 800c840:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c842:	b01d      	add	sp, #116	; 0x74
 800c844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c848:	ab03      	add	r3, sp, #12
 800c84a:	9300      	str	r3, [sp, #0]
 800c84c:	462a      	mov	r2, r5
 800c84e:	4b06      	ldr	r3, [pc, #24]	; (800c868 <_svfiprintf_r+0x1f8>)
 800c850:	a904      	add	r1, sp, #16
 800c852:	4638      	mov	r0, r7
 800c854:	f7fc fdb8 	bl	80093c8 <_printf_i>
 800c858:	e7eb      	b.n	800c832 <_svfiprintf_r+0x1c2>
 800c85a:	bf00      	nop
 800c85c:	0800d94c 	.word	0x0800d94c
 800c860:	0800d956 	.word	0x0800d956
 800c864:	08008eb1 	.word	0x08008eb1
 800c868:	0800c5b9 	.word	0x0800c5b9
 800c86c:	0800d952 	.word	0x0800d952

0800c870 <nan>:
 800c870:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c878 <nan+0x8>
 800c874:	4770      	bx	lr
 800c876:	bf00      	nop
 800c878:	00000000 	.word	0x00000000
 800c87c:	7ff80000 	.word	0x7ff80000

0800c880 <_sbrk_r>:
 800c880:	b538      	push	{r3, r4, r5, lr}
 800c882:	4d06      	ldr	r5, [pc, #24]	; (800c89c <_sbrk_r+0x1c>)
 800c884:	2300      	movs	r3, #0
 800c886:	4604      	mov	r4, r0
 800c888:	4608      	mov	r0, r1
 800c88a:	602b      	str	r3, [r5, #0]
 800c88c:	f7f5 fdfe 	bl	800248c <_sbrk>
 800c890:	1c43      	adds	r3, r0, #1
 800c892:	d102      	bne.n	800c89a <_sbrk_r+0x1a>
 800c894:	682b      	ldr	r3, [r5, #0]
 800c896:	b103      	cbz	r3, 800c89a <_sbrk_r+0x1a>
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	bd38      	pop	{r3, r4, r5, pc}
 800c89c:	240007f4 	.word	0x240007f4

0800c8a0 <strncmp>:
 800c8a0:	b510      	push	{r4, lr}
 800c8a2:	b16a      	cbz	r2, 800c8c0 <strncmp+0x20>
 800c8a4:	3901      	subs	r1, #1
 800c8a6:	1884      	adds	r4, r0, r2
 800c8a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c8ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d103      	bne.n	800c8bc <strncmp+0x1c>
 800c8b4:	42a0      	cmp	r0, r4
 800c8b6:	d001      	beq.n	800c8bc <strncmp+0x1c>
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d1f5      	bne.n	800c8a8 <strncmp+0x8>
 800c8bc:	1a98      	subs	r0, r3, r2
 800c8be:	bd10      	pop	{r4, pc}
 800c8c0:	4610      	mov	r0, r2
 800c8c2:	e7fc      	b.n	800c8be <strncmp+0x1e>

0800c8c4 <__ascii_wctomb>:
 800c8c4:	b149      	cbz	r1, 800c8da <__ascii_wctomb+0x16>
 800c8c6:	2aff      	cmp	r2, #255	; 0xff
 800c8c8:	bf85      	ittet	hi
 800c8ca:	238a      	movhi	r3, #138	; 0x8a
 800c8cc:	6003      	strhi	r3, [r0, #0]
 800c8ce:	700a      	strbls	r2, [r1, #0]
 800c8d0:	f04f 30ff 	movhi.w	r0, #4294967295
 800c8d4:	bf98      	it	ls
 800c8d6:	2001      	movls	r0, #1
 800c8d8:	4770      	bx	lr
 800c8da:	4608      	mov	r0, r1
 800c8dc:	4770      	bx	lr
	...

0800c8e0 <__assert_func>:
 800c8e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c8e2:	4614      	mov	r4, r2
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	4b09      	ldr	r3, [pc, #36]	; (800c90c <__assert_func+0x2c>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	68d8      	ldr	r0, [r3, #12]
 800c8ee:	b14c      	cbz	r4, 800c904 <__assert_func+0x24>
 800c8f0:	4b07      	ldr	r3, [pc, #28]	; (800c910 <__assert_func+0x30>)
 800c8f2:	9100      	str	r1, [sp, #0]
 800c8f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8f8:	4906      	ldr	r1, [pc, #24]	; (800c914 <__assert_func+0x34>)
 800c8fa:	462b      	mov	r3, r5
 800c8fc:	f000 f80e 	bl	800c91c <fiprintf>
 800c900:	f000 fa84 	bl	800ce0c <abort>
 800c904:	4b04      	ldr	r3, [pc, #16]	; (800c918 <__assert_func+0x38>)
 800c906:	461c      	mov	r4, r3
 800c908:	e7f3      	b.n	800c8f2 <__assert_func+0x12>
 800c90a:	bf00      	nop
 800c90c:	24000010 	.word	0x24000010
 800c910:	0800d95d 	.word	0x0800d95d
 800c914:	0800d96a 	.word	0x0800d96a
 800c918:	0800d998 	.word	0x0800d998

0800c91c <fiprintf>:
 800c91c:	b40e      	push	{r1, r2, r3}
 800c91e:	b503      	push	{r0, r1, lr}
 800c920:	4601      	mov	r1, r0
 800c922:	ab03      	add	r3, sp, #12
 800c924:	4805      	ldr	r0, [pc, #20]	; (800c93c <fiprintf+0x20>)
 800c926:	f853 2b04 	ldr.w	r2, [r3], #4
 800c92a:	6800      	ldr	r0, [r0, #0]
 800c92c:	9301      	str	r3, [sp, #4]
 800c92e:	f000 f87d 	bl	800ca2c <_vfiprintf_r>
 800c932:	b002      	add	sp, #8
 800c934:	f85d eb04 	ldr.w	lr, [sp], #4
 800c938:	b003      	add	sp, #12
 800c93a:	4770      	bx	lr
 800c93c:	24000010 	.word	0x24000010

0800c940 <memmove>:
 800c940:	4288      	cmp	r0, r1
 800c942:	b510      	push	{r4, lr}
 800c944:	eb01 0402 	add.w	r4, r1, r2
 800c948:	d902      	bls.n	800c950 <memmove+0x10>
 800c94a:	4284      	cmp	r4, r0
 800c94c:	4623      	mov	r3, r4
 800c94e:	d807      	bhi.n	800c960 <memmove+0x20>
 800c950:	1e43      	subs	r3, r0, #1
 800c952:	42a1      	cmp	r1, r4
 800c954:	d008      	beq.n	800c968 <memmove+0x28>
 800c956:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c95a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c95e:	e7f8      	b.n	800c952 <memmove+0x12>
 800c960:	4402      	add	r2, r0
 800c962:	4601      	mov	r1, r0
 800c964:	428a      	cmp	r2, r1
 800c966:	d100      	bne.n	800c96a <memmove+0x2a>
 800c968:	bd10      	pop	{r4, pc}
 800c96a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c96e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c972:	e7f7      	b.n	800c964 <memmove+0x24>

0800c974 <__malloc_lock>:
 800c974:	4801      	ldr	r0, [pc, #4]	; (800c97c <__malloc_lock+0x8>)
 800c976:	f000 bc09 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800c97a:	bf00      	nop
 800c97c:	240007fc 	.word	0x240007fc

0800c980 <__malloc_unlock>:
 800c980:	4801      	ldr	r0, [pc, #4]	; (800c988 <__malloc_unlock+0x8>)
 800c982:	f000 bc04 	b.w	800d18e <__retarget_lock_release_recursive>
 800c986:	bf00      	nop
 800c988:	240007fc 	.word	0x240007fc

0800c98c <_realloc_r>:
 800c98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c98e:	4607      	mov	r7, r0
 800c990:	4614      	mov	r4, r2
 800c992:	460e      	mov	r6, r1
 800c994:	b921      	cbnz	r1, 800c9a0 <_realloc_r+0x14>
 800c996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c99a:	4611      	mov	r1, r2
 800c99c:	f7ff bdb2 	b.w	800c504 <_malloc_r>
 800c9a0:	b922      	cbnz	r2, 800c9ac <_realloc_r+0x20>
 800c9a2:	f7ff fd5f 	bl	800c464 <_free_r>
 800c9a6:	4625      	mov	r5, r4
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9ac:	f000 fc54 	bl	800d258 <_malloc_usable_size_r>
 800c9b0:	42a0      	cmp	r0, r4
 800c9b2:	d20f      	bcs.n	800c9d4 <_realloc_r+0x48>
 800c9b4:	4621      	mov	r1, r4
 800c9b6:	4638      	mov	r0, r7
 800c9b8:	f7ff fda4 	bl	800c504 <_malloc_r>
 800c9bc:	4605      	mov	r5, r0
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	d0f2      	beq.n	800c9a8 <_realloc_r+0x1c>
 800c9c2:	4631      	mov	r1, r6
 800c9c4:	4622      	mov	r2, r4
 800c9c6:	f7ff f873 	bl	800bab0 <memcpy>
 800c9ca:	4631      	mov	r1, r6
 800c9cc:	4638      	mov	r0, r7
 800c9ce:	f7ff fd49 	bl	800c464 <_free_r>
 800c9d2:	e7e9      	b.n	800c9a8 <_realloc_r+0x1c>
 800c9d4:	4635      	mov	r5, r6
 800c9d6:	e7e7      	b.n	800c9a8 <_realloc_r+0x1c>

0800c9d8 <__sfputc_r>:
 800c9d8:	6893      	ldr	r3, [r2, #8]
 800c9da:	3b01      	subs	r3, #1
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	b410      	push	{r4}
 800c9e0:	6093      	str	r3, [r2, #8]
 800c9e2:	da08      	bge.n	800c9f6 <__sfputc_r+0x1e>
 800c9e4:	6994      	ldr	r4, [r2, #24]
 800c9e6:	42a3      	cmp	r3, r4
 800c9e8:	db01      	blt.n	800c9ee <__sfputc_r+0x16>
 800c9ea:	290a      	cmp	r1, #10
 800c9ec:	d103      	bne.n	800c9f6 <__sfputc_r+0x1e>
 800c9ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c9f2:	f000 b94b 	b.w	800cc8c <__swbuf_r>
 800c9f6:	6813      	ldr	r3, [r2, #0]
 800c9f8:	1c58      	adds	r0, r3, #1
 800c9fa:	6010      	str	r0, [r2, #0]
 800c9fc:	7019      	strb	r1, [r3, #0]
 800c9fe:	4608      	mov	r0, r1
 800ca00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca04:	4770      	bx	lr

0800ca06 <__sfputs_r>:
 800ca06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca08:	4606      	mov	r6, r0
 800ca0a:	460f      	mov	r7, r1
 800ca0c:	4614      	mov	r4, r2
 800ca0e:	18d5      	adds	r5, r2, r3
 800ca10:	42ac      	cmp	r4, r5
 800ca12:	d101      	bne.n	800ca18 <__sfputs_r+0x12>
 800ca14:	2000      	movs	r0, #0
 800ca16:	e007      	b.n	800ca28 <__sfputs_r+0x22>
 800ca18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca1c:	463a      	mov	r2, r7
 800ca1e:	4630      	mov	r0, r6
 800ca20:	f7ff ffda 	bl	800c9d8 <__sfputc_r>
 800ca24:	1c43      	adds	r3, r0, #1
 800ca26:	d1f3      	bne.n	800ca10 <__sfputs_r+0xa>
 800ca28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca2c <_vfiprintf_r>:
 800ca2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca30:	460d      	mov	r5, r1
 800ca32:	b09d      	sub	sp, #116	; 0x74
 800ca34:	4614      	mov	r4, r2
 800ca36:	4698      	mov	r8, r3
 800ca38:	4606      	mov	r6, r0
 800ca3a:	b118      	cbz	r0, 800ca44 <_vfiprintf_r+0x18>
 800ca3c:	6983      	ldr	r3, [r0, #24]
 800ca3e:	b90b      	cbnz	r3, 800ca44 <_vfiprintf_r+0x18>
 800ca40:	f000 fb06 	bl	800d050 <__sinit>
 800ca44:	4b89      	ldr	r3, [pc, #548]	; (800cc6c <_vfiprintf_r+0x240>)
 800ca46:	429d      	cmp	r5, r3
 800ca48:	d11b      	bne.n	800ca82 <_vfiprintf_r+0x56>
 800ca4a:	6875      	ldr	r5, [r6, #4]
 800ca4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca4e:	07d9      	lsls	r1, r3, #31
 800ca50:	d405      	bmi.n	800ca5e <_vfiprintf_r+0x32>
 800ca52:	89ab      	ldrh	r3, [r5, #12]
 800ca54:	059a      	lsls	r2, r3, #22
 800ca56:	d402      	bmi.n	800ca5e <_vfiprintf_r+0x32>
 800ca58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca5a:	f000 fb97 	bl	800d18c <__retarget_lock_acquire_recursive>
 800ca5e:	89ab      	ldrh	r3, [r5, #12]
 800ca60:	071b      	lsls	r3, r3, #28
 800ca62:	d501      	bpl.n	800ca68 <_vfiprintf_r+0x3c>
 800ca64:	692b      	ldr	r3, [r5, #16]
 800ca66:	b9eb      	cbnz	r3, 800caa4 <_vfiprintf_r+0x78>
 800ca68:	4629      	mov	r1, r5
 800ca6a:	4630      	mov	r0, r6
 800ca6c:	f000 f960 	bl	800cd30 <__swsetup_r>
 800ca70:	b1c0      	cbz	r0, 800caa4 <_vfiprintf_r+0x78>
 800ca72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca74:	07dc      	lsls	r4, r3, #31
 800ca76:	d50e      	bpl.n	800ca96 <_vfiprintf_r+0x6a>
 800ca78:	f04f 30ff 	mov.w	r0, #4294967295
 800ca7c:	b01d      	add	sp, #116	; 0x74
 800ca7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca82:	4b7b      	ldr	r3, [pc, #492]	; (800cc70 <_vfiprintf_r+0x244>)
 800ca84:	429d      	cmp	r5, r3
 800ca86:	d101      	bne.n	800ca8c <_vfiprintf_r+0x60>
 800ca88:	68b5      	ldr	r5, [r6, #8]
 800ca8a:	e7df      	b.n	800ca4c <_vfiprintf_r+0x20>
 800ca8c:	4b79      	ldr	r3, [pc, #484]	; (800cc74 <_vfiprintf_r+0x248>)
 800ca8e:	429d      	cmp	r5, r3
 800ca90:	bf08      	it	eq
 800ca92:	68f5      	ldreq	r5, [r6, #12]
 800ca94:	e7da      	b.n	800ca4c <_vfiprintf_r+0x20>
 800ca96:	89ab      	ldrh	r3, [r5, #12]
 800ca98:	0598      	lsls	r0, r3, #22
 800ca9a:	d4ed      	bmi.n	800ca78 <_vfiprintf_r+0x4c>
 800ca9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca9e:	f000 fb76 	bl	800d18e <__retarget_lock_release_recursive>
 800caa2:	e7e9      	b.n	800ca78 <_vfiprintf_r+0x4c>
 800caa4:	2300      	movs	r3, #0
 800caa6:	9309      	str	r3, [sp, #36]	; 0x24
 800caa8:	2320      	movs	r3, #32
 800caaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800caae:	f8cd 800c 	str.w	r8, [sp, #12]
 800cab2:	2330      	movs	r3, #48	; 0x30
 800cab4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cc78 <_vfiprintf_r+0x24c>
 800cab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cabc:	f04f 0901 	mov.w	r9, #1
 800cac0:	4623      	mov	r3, r4
 800cac2:	469a      	mov	sl, r3
 800cac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cac8:	b10a      	cbz	r2, 800cace <_vfiprintf_r+0xa2>
 800caca:	2a25      	cmp	r2, #37	; 0x25
 800cacc:	d1f9      	bne.n	800cac2 <_vfiprintf_r+0x96>
 800cace:	ebba 0b04 	subs.w	fp, sl, r4
 800cad2:	d00b      	beq.n	800caec <_vfiprintf_r+0xc0>
 800cad4:	465b      	mov	r3, fp
 800cad6:	4622      	mov	r2, r4
 800cad8:	4629      	mov	r1, r5
 800cada:	4630      	mov	r0, r6
 800cadc:	f7ff ff93 	bl	800ca06 <__sfputs_r>
 800cae0:	3001      	adds	r0, #1
 800cae2:	f000 80aa 	beq.w	800cc3a <_vfiprintf_r+0x20e>
 800cae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cae8:	445a      	add	r2, fp
 800caea:	9209      	str	r2, [sp, #36]	; 0x24
 800caec:	f89a 3000 	ldrb.w	r3, [sl]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f000 80a2 	beq.w	800cc3a <_vfiprintf_r+0x20e>
 800caf6:	2300      	movs	r3, #0
 800caf8:	f04f 32ff 	mov.w	r2, #4294967295
 800cafc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb00:	f10a 0a01 	add.w	sl, sl, #1
 800cb04:	9304      	str	r3, [sp, #16]
 800cb06:	9307      	str	r3, [sp, #28]
 800cb08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb0c:	931a      	str	r3, [sp, #104]	; 0x68
 800cb0e:	4654      	mov	r4, sl
 800cb10:	2205      	movs	r2, #5
 800cb12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb16:	4858      	ldr	r0, [pc, #352]	; (800cc78 <_vfiprintf_r+0x24c>)
 800cb18:	f7f3 fbea 	bl	80002f0 <memchr>
 800cb1c:	9a04      	ldr	r2, [sp, #16]
 800cb1e:	b9d8      	cbnz	r0, 800cb58 <_vfiprintf_r+0x12c>
 800cb20:	06d1      	lsls	r1, r2, #27
 800cb22:	bf44      	itt	mi
 800cb24:	2320      	movmi	r3, #32
 800cb26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb2a:	0713      	lsls	r3, r2, #28
 800cb2c:	bf44      	itt	mi
 800cb2e:	232b      	movmi	r3, #43	; 0x2b
 800cb30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb34:	f89a 3000 	ldrb.w	r3, [sl]
 800cb38:	2b2a      	cmp	r3, #42	; 0x2a
 800cb3a:	d015      	beq.n	800cb68 <_vfiprintf_r+0x13c>
 800cb3c:	9a07      	ldr	r2, [sp, #28]
 800cb3e:	4654      	mov	r4, sl
 800cb40:	2000      	movs	r0, #0
 800cb42:	f04f 0c0a 	mov.w	ip, #10
 800cb46:	4621      	mov	r1, r4
 800cb48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb4c:	3b30      	subs	r3, #48	; 0x30
 800cb4e:	2b09      	cmp	r3, #9
 800cb50:	d94e      	bls.n	800cbf0 <_vfiprintf_r+0x1c4>
 800cb52:	b1b0      	cbz	r0, 800cb82 <_vfiprintf_r+0x156>
 800cb54:	9207      	str	r2, [sp, #28]
 800cb56:	e014      	b.n	800cb82 <_vfiprintf_r+0x156>
 800cb58:	eba0 0308 	sub.w	r3, r0, r8
 800cb5c:	fa09 f303 	lsl.w	r3, r9, r3
 800cb60:	4313      	orrs	r3, r2
 800cb62:	9304      	str	r3, [sp, #16]
 800cb64:	46a2      	mov	sl, r4
 800cb66:	e7d2      	b.n	800cb0e <_vfiprintf_r+0xe2>
 800cb68:	9b03      	ldr	r3, [sp, #12]
 800cb6a:	1d19      	adds	r1, r3, #4
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	9103      	str	r1, [sp, #12]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	bfbb      	ittet	lt
 800cb74:	425b      	neglt	r3, r3
 800cb76:	f042 0202 	orrlt.w	r2, r2, #2
 800cb7a:	9307      	strge	r3, [sp, #28]
 800cb7c:	9307      	strlt	r3, [sp, #28]
 800cb7e:	bfb8      	it	lt
 800cb80:	9204      	strlt	r2, [sp, #16]
 800cb82:	7823      	ldrb	r3, [r4, #0]
 800cb84:	2b2e      	cmp	r3, #46	; 0x2e
 800cb86:	d10c      	bne.n	800cba2 <_vfiprintf_r+0x176>
 800cb88:	7863      	ldrb	r3, [r4, #1]
 800cb8a:	2b2a      	cmp	r3, #42	; 0x2a
 800cb8c:	d135      	bne.n	800cbfa <_vfiprintf_r+0x1ce>
 800cb8e:	9b03      	ldr	r3, [sp, #12]
 800cb90:	1d1a      	adds	r2, r3, #4
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	9203      	str	r2, [sp, #12]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	bfb8      	it	lt
 800cb9a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cb9e:	3402      	adds	r4, #2
 800cba0:	9305      	str	r3, [sp, #20]
 800cba2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cc88 <_vfiprintf_r+0x25c>
 800cba6:	7821      	ldrb	r1, [r4, #0]
 800cba8:	2203      	movs	r2, #3
 800cbaa:	4650      	mov	r0, sl
 800cbac:	f7f3 fba0 	bl	80002f0 <memchr>
 800cbb0:	b140      	cbz	r0, 800cbc4 <_vfiprintf_r+0x198>
 800cbb2:	2340      	movs	r3, #64	; 0x40
 800cbb4:	eba0 000a 	sub.w	r0, r0, sl
 800cbb8:	fa03 f000 	lsl.w	r0, r3, r0
 800cbbc:	9b04      	ldr	r3, [sp, #16]
 800cbbe:	4303      	orrs	r3, r0
 800cbc0:	3401      	adds	r4, #1
 800cbc2:	9304      	str	r3, [sp, #16]
 800cbc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbc8:	482c      	ldr	r0, [pc, #176]	; (800cc7c <_vfiprintf_r+0x250>)
 800cbca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cbce:	2206      	movs	r2, #6
 800cbd0:	f7f3 fb8e 	bl	80002f0 <memchr>
 800cbd4:	2800      	cmp	r0, #0
 800cbd6:	d03f      	beq.n	800cc58 <_vfiprintf_r+0x22c>
 800cbd8:	4b29      	ldr	r3, [pc, #164]	; (800cc80 <_vfiprintf_r+0x254>)
 800cbda:	bb1b      	cbnz	r3, 800cc24 <_vfiprintf_r+0x1f8>
 800cbdc:	9b03      	ldr	r3, [sp, #12]
 800cbde:	3307      	adds	r3, #7
 800cbe0:	f023 0307 	bic.w	r3, r3, #7
 800cbe4:	3308      	adds	r3, #8
 800cbe6:	9303      	str	r3, [sp, #12]
 800cbe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbea:	443b      	add	r3, r7
 800cbec:	9309      	str	r3, [sp, #36]	; 0x24
 800cbee:	e767      	b.n	800cac0 <_vfiprintf_r+0x94>
 800cbf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800cbf4:	460c      	mov	r4, r1
 800cbf6:	2001      	movs	r0, #1
 800cbf8:	e7a5      	b.n	800cb46 <_vfiprintf_r+0x11a>
 800cbfa:	2300      	movs	r3, #0
 800cbfc:	3401      	adds	r4, #1
 800cbfe:	9305      	str	r3, [sp, #20]
 800cc00:	4619      	mov	r1, r3
 800cc02:	f04f 0c0a 	mov.w	ip, #10
 800cc06:	4620      	mov	r0, r4
 800cc08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc0c:	3a30      	subs	r2, #48	; 0x30
 800cc0e:	2a09      	cmp	r2, #9
 800cc10:	d903      	bls.n	800cc1a <_vfiprintf_r+0x1ee>
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d0c5      	beq.n	800cba2 <_vfiprintf_r+0x176>
 800cc16:	9105      	str	r1, [sp, #20]
 800cc18:	e7c3      	b.n	800cba2 <_vfiprintf_r+0x176>
 800cc1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc1e:	4604      	mov	r4, r0
 800cc20:	2301      	movs	r3, #1
 800cc22:	e7f0      	b.n	800cc06 <_vfiprintf_r+0x1da>
 800cc24:	ab03      	add	r3, sp, #12
 800cc26:	9300      	str	r3, [sp, #0]
 800cc28:	462a      	mov	r2, r5
 800cc2a:	4b16      	ldr	r3, [pc, #88]	; (800cc84 <_vfiprintf_r+0x258>)
 800cc2c:	a904      	add	r1, sp, #16
 800cc2e:	4630      	mov	r0, r6
 800cc30:	f7fc f93e 	bl	8008eb0 <_printf_float>
 800cc34:	4607      	mov	r7, r0
 800cc36:	1c78      	adds	r0, r7, #1
 800cc38:	d1d6      	bne.n	800cbe8 <_vfiprintf_r+0x1bc>
 800cc3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cc3c:	07d9      	lsls	r1, r3, #31
 800cc3e:	d405      	bmi.n	800cc4c <_vfiprintf_r+0x220>
 800cc40:	89ab      	ldrh	r3, [r5, #12]
 800cc42:	059a      	lsls	r2, r3, #22
 800cc44:	d402      	bmi.n	800cc4c <_vfiprintf_r+0x220>
 800cc46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cc48:	f000 faa1 	bl	800d18e <__retarget_lock_release_recursive>
 800cc4c:	89ab      	ldrh	r3, [r5, #12]
 800cc4e:	065b      	lsls	r3, r3, #25
 800cc50:	f53f af12 	bmi.w	800ca78 <_vfiprintf_r+0x4c>
 800cc54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc56:	e711      	b.n	800ca7c <_vfiprintf_r+0x50>
 800cc58:	ab03      	add	r3, sp, #12
 800cc5a:	9300      	str	r3, [sp, #0]
 800cc5c:	462a      	mov	r2, r5
 800cc5e:	4b09      	ldr	r3, [pc, #36]	; (800cc84 <_vfiprintf_r+0x258>)
 800cc60:	a904      	add	r1, sp, #16
 800cc62:	4630      	mov	r0, r6
 800cc64:	f7fc fbb0 	bl	80093c8 <_printf_i>
 800cc68:	e7e4      	b.n	800cc34 <_vfiprintf_r+0x208>
 800cc6a:	bf00      	nop
 800cc6c:	0800d9bc 	.word	0x0800d9bc
 800cc70:	0800d9dc 	.word	0x0800d9dc
 800cc74:	0800d99c 	.word	0x0800d99c
 800cc78:	0800d94c 	.word	0x0800d94c
 800cc7c:	0800d956 	.word	0x0800d956
 800cc80:	08008eb1 	.word	0x08008eb1
 800cc84:	0800ca07 	.word	0x0800ca07
 800cc88:	0800d952 	.word	0x0800d952

0800cc8c <__swbuf_r>:
 800cc8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc8e:	460e      	mov	r6, r1
 800cc90:	4614      	mov	r4, r2
 800cc92:	4605      	mov	r5, r0
 800cc94:	b118      	cbz	r0, 800cc9e <__swbuf_r+0x12>
 800cc96:	6983      	ldr	r3, [r0, #24]
 800cc98:	b90b      	cbnz	r3, 800cc9e <__swbuf_r+0x12>
 800cc9a:	f000 f9d9 	bl	800d050 <__sinit>
 800cc9e:	4b21      	ldr	r3, [pc, #132]	; (800cd24 <__swbuf_r+0x98>)
 800cca0:	429c      	cmp	r4, r3
 800cca2:	d12b      	bne.n	800ccfc <__swbuf_r+0x70>
 800cca4:	686c      	ldr	r4, [r5, #4]
 800cca6:	69a3      	ldr	r3, [r4, #24]
 800cca8:	60a3      	str	r3, [r4, #8]
 800ccaa:	89a3      	ldrh	r3, [r4, #12]
 800ccac:	071a      	lsls	r2, r3, #28
 800ccae:	d52f      	bpl.n	800cd10 <__swbuf_r+0x84>
 800ccb0:	6923      	ldr	r3, [r4, #16]
 800ccb2:	b36b      	cbz	r3, 800cd10 <__swbuf_r+0x84>
 800ccb4:	6923      	ldr	r3, [r4, #16]
 800ccb6:	6820      	ldr	r0, [r4, #0]
 800ccb8:	1ac0      	subs	r0, r0, r3
 800ccba:	6963      	ldr	r3, [r4, #20]
 800ccbc:	b2f6      	uxtb	r6, r6
 800ccbe:	4283      	cmp	r3, r0
 800ccc0:	4637      	mov	r7, r6
 800ccc2:	dc04      	bgt.n	800ccce <__swbuf_r+0x42>
 800ccc4:	4621      	mov	r1, r4
 800ccc6:	4628      	mov	r0, r5
 800ccc8:	f000 f92e 	bl	800cf28 <_fflush_r>
 800cccc:	bb30      	cbnz	r0, 800cd1c <__swbuf_r+0x90>
 800ccce:	68a3      	ldr	r3, [r4, #8]
 800ccd0:	3b01      	subs	r3, #1
 800ccd2:	60a3      	str	r3, [r4, #8]
 800ccd4:	6823      	ldr	r3, [r4, #0]
 800ccd6:	1c5a      	adds	r2, r3, #1
 800ccd8:	6022      	str	r2, [r4, #0]
 800ccda:	701e      	strb	r6, [r3, #0]
 800ccdc:	6963      	ldr	r3, [r4, #20]
 800ccde:	3001      	adds	r0, #1
 800cce0:	4283      	cmp	r3, r0
 800cce2:	d004      	beq.n	800ccee <__swbuf_r+0x62>
 800cce4:	89a3      	ldrh	r3, [r4, #12]
 800cce6:	07db      	lsls	r3, r3, #31
 800cce8:	d506      	bpl.n	800ccf8 <__swbuf_r+0x6c>
 800ccea:	2e0a      	cmp	r6, #10
 800ccec:	d104      	bne.n	800ccf8 <__swbuf_r+0x6c>
 800ccee:	4621      	mov	r1, r4
 800ccf0:	4628      	mov	r0, r5
 800ccf2:	f000 f919 	bl	800cf28 <_fflush_r>
 800ccf6:	b988      	cbnz	r0, 800cd1c <__swbuf_r+0x90>
 800ccf8:	4638      	mov	r0, r7
 800ccfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccfc:	4b0a      	ldr	r3, [pc, #40]	; (800cd28 <__swbuf_r+0x9c>)
 800ccfe:	429c      	cmp	r4, r3
 800cd00:	d101      	bne.n	800cd06 <__swbuf_r+0x7a>
 800cd02:	68ac      	ldr	r4, [r5, #8]
 800cd04:	e7cf      	b.n	800cca6 <__swbuf_r+0x1a>
 800cd06:	4b09      	ldr	r3, [pc, #36]	; (800cd2c <__swbuf_r+0xa0>)
 800cd08:	429c      	cmp	r4, r3
 800cd0a:	bf08      	it	eq
 800cd0c:	68ec      	ldreq	r4, [r5, #12]
 800cd0e:	e7ca      	b.n	800cca6 <__swbuf_r+0x1a>
 800cd10:	4621      	mov	r1, r4
 800cd12:	4628      	mov	r0, r5
 800cd14:	f000 f80c 	bl	800cd30 <__swsetup_r>
 800cd18:	2800      	cmp	r0, #0
 800cd1a:	d0cb      	beq.n	800ccb4 <__swbuf_r+0x28>
 800cd1c:	f04f 37ff 	mov.w	r7, #4294967295
 800cd20:	e7ea      	b.n	800ccf8 <__swbuf_r+0x6c>
 800cd22:	bf00      	nop
 800cd24:	0800d9bc 	.word	0x0800d9bc
 800cd28:	0800d9dc 	.word	0x0800d9dc
 800cd2c:	0800d99c 	.word	0x0800d99c

0800cd30 <__swsetup_r>:
 800cd30:	4b32      	ldr	r3, [pc, #200]	; (800cdfc <__swsetup_r+0xcc>)
 800cd32:	b570      	push	{r4, r5, r6, lr}
 800cd34:	681d      	ldr	r5, [r3, #0]
 800cd36:	4606      	mov	r6, r0
 800cd38:	460c      	mov	r4, r1
 800cd3a:	b125      	cbz	r5, 800cd46 <__swsetup_r+0x16>
 800cd3c:	69ab      	ldr	r3, [r5, #24]
 800cd3e:	b913      	cbnz	r3, 800cd46 <__swsetup_r+0x16>
 800cd40:	4628      	mov	r0, r5
 800cd42:	f000 f985 	bl	800d050 <__sinit>
 800cd46:	4b2e      	ldr	r3, [pc, #184]	; (800ce00 <__swsetup_r+0xd0>)
 800cd48:	429c      	cmp	r4, r3
 800cd4a:	d10f      	bne.n	800cd6c <__swsetup_r+0x3c>
 800cd4c:	686c      	ldr	r4, [r5, #4]
 800cd4e:	89a3      	ldrh	r3, [r4, #12]
 800cd50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd54:	0719      	lsls	r1, r3, #28
 800cd56:	d42c      	bmi.n	800cdb2 <__swsetup_r+0x82>
 800cd58:	06dd      	lsls	r5, r3, #27
 800cd5a:	d411      	bmi.n	800cd80 <__swsetup_r+0x50>
 800cd5c:	2309      	movs	r3, #9
 800cd5e:	6033      	str	r3, [r6, #0]
 800cd60:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd64:	81a3      	strh	r3, [r4, #12]
 800cd66:	f04f 30ff 	mov.w	r0, #4294967295
 800cd6a:	e03e      	b.n	800cdea <__swsetup_r+0xba>
 800cd6c:	4b25      	ldr	r3, [pc, #148]	; (800ce04 <__swsetup_r+0xd4>)
 800cd6e:	429c      	cmp	r4, r3
 800cd70:	d101      	bne.n	800cd76 <__swsetup_r+0x46>
 800cd72:	68ac      	ldr	r4, [r5, #8]
 800cd74:	e7eb      	b.n	800cd4e <__swsetup_r+0x1e>
 800cd76:	4b24      	ldr	r3, [pc, #144]	; (800ce08 <__swsetup_r+0xd8>)
 800cd78:	429c      	cmp	r4, r3
 800cd7a:	bf08      	it	eq
 800cd7c:	68ec      	ldreq	r4, [r5, #12]
 800cd7e:	e7e6      	b.n	800cd4e <__swsetup_r+0x1e>
 800cd80:	0758      	lsls	r0, r3, #29
 800cd82:	d512      	bpl.n	800cdaa <__swsetup_r+0x7a>
 800cd84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd86:	b141      	cbz	r1, 800cd9a <__swsetup_r+0x6a>
 800cd88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd8c:	4299      	cmp	r1, r3
 800cd8e:	d002      	beq.n	800cd96 <__swsetup_r+0x66>
 800cd90:	4630      	mov	r0, r6
 800cd92:	f7ff fb67 	bl	800c464 <_free_r>
 800cd96:	2300      	movs	r3, #0
 800cd98:	6363      	str	r3, [r4, #52]	; 0x34
 800cd9a:	89a3      	ldrh	r3, [r4, #12]
 800cd9c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cda0:	81a3      	strh	r3, [r4, #12]
 800cda2:	2300      	movs	r3, #0
 800cda4:	6063      	str	r3, [r4, #4]
 800cda6:	6923      	ldr	r3, [r4, #16]
 800cda8:	6023      	str	r3, [r4, #0]
 800cdaa:	89a3      	ldrh	r3, [r4, #12]
 800cdac:	f043 0308 	orr.w	r3, r3, #8
 800cdb0:	81a3      	strh	r3, [r4, #12]
 800cdb2:	6923      	ldr	r3, [r4, #16]
 800cdb4:	b94b      	cbnz	r3, 800cdca <__swsetup_r+0x9a>
 800cdb6:	89a3      	ldrh	r3, [r4, #12]
 800cdb8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cdbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdc0:	d003      	beq.n	800cdca <__swsetup_r+0x9a>
 800cdc2:	4621      	mov	r1, r4
 800cdc4:	4630      	mov	r0, r6
 800cdc6:	f000 fa07 	bl	800d1d8 <__smakebuf_r>
 800cdca:	89a0      	ldrh	r0, [r4, #12]
 800cdcc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cdd0:	f010 0301 	ands.w	r3, r0, #1
 800cdd4:	d00a      	beq.n	800cdec <__swsetup_r+0xbc>
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	60a3      	str	r3, [r4, #8]
 800cdda:	6963      	ldr	r3, [r4, #20]
 800cddc:	425b      	negs	r3, r3
 800cdde:	61a3      	str	r3, [r4, #24]
 800cde0:	6923      	ldr	r3, [r4, #16]
 800cde2:	b943      	cbnz	r3, 800cdf6 <__swsetup_r+0xc6>
 800cde4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cde8:	d1ba      	bne.n	800cd60 <__swsetup_r+0x30>
 800cdea:	bd70      	pop	{r4, r5, r6, pc}
 800cdec:	0781      	lsls	r1, r0, #30
 800cdee:	bf58      	it	pl
 800cdf0:	6963      	ldrpl	r3, [r4, #20]
 800cdf2:	60a3      	str	r3, [r4, #8]
 800cdf4:	e7f4      	b.n	800cde0 <__swsetup_r+0xb0>
 800cdf6:	2000      	movs	r0, #0
 800cdf8:	e7f7      	b.n	800cdea <__swsetup_r+0xba>
 800cdfa:	bf00      	nop
 800cdfc:	24000010 	.word	0x24000010
 800ce00:	0800d9bc 	.word	0x0800d9bc
 800ce04:	0800d9dc 	.word	0x0800d9dc
 800ce08:	0800d99c 	.word	0x0800d99c

0800ce0c <abort>:
 800ce0c:	b508      	push	{r3, lr}
 800ce0e:	2006      	movs	r0, #6
 800ce10:	f000 fa52 	bl	800d2b8 <raise>
 800ce14:	2001      	movs	r0, #1
 800ce16:	f7f5 fac1 	bl	800239c <_exit>
	...

0800ce1c <__sflush_r>:
 800ce1c:	898a      	ldrh	r2, [r1, #12]
 800ce1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce22:	4605      	mov	r5, r0
 800ce24:	0710      	lsls	r0, r2, #28
 800ce26:	460c      	mov	r4, r1
 800ce28:	d458      	bmi.n	800cedc <__sflush_r+0xc0>
 800ce2a:	684b      	ldr	r3, [r1, #4]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	dc05      	bgt.n	800ce3c <__sflush_r+0x20>
 800ce30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	dc02      	bgt.n	800ce3c <__sflush_r+0x20>
 800ce36:	2000      	movs	r0, #0
 800ce38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce3e:	2e00      	cmp	r6, #0
 800ce40:	d0f9      	beq.n	800ce36 <__sflush_r+0x1a>
 800ce42:	2300      	movs	r3, #0
 800ce44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ce48:	682f      	ldr	r7, [r5, #0]
 800ce4a:	602b      	str	r3, [r5, #0]
 800ce4c:	d032      	beq.n	800ceb4 <__sflush_r+0x98>
 800ce4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ce50:	89a3      	ldrh	r3, [r4, #12]
 800ce52:	075a      	lsls	r2, r3, #29
 800ce54:	d505      	bpl.n	800ce62 <__sflush_r+0x46>
 800ce56:	6863      	ldr	r3, [r4, #4]
 800ce58:	1ac0      	subs	r0, r0, r3
 800ce5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ce5c:	b10b      	cbz	r3, 800ce62 <__sflush_r+0x46>
 800ce5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ce60:	1ac0      	subs	r0, r0, r3
 800ce62:	2300      	movs	r3, #0
 800ce64:	4602      	mov	r2, r0
 800ce66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ce68:	6a21      	ldr	r1, [r4, #32]
 800ce6a:	4628      	mov	r0, r5
 800ce6c:	47b0      	blx	r6
 800ce6e:	1c43      	adds	r3, r0, #1
 800ce70:	89a3      	ldrh	r3, [r4, #12]
 800ce72:	d106      	bne.n	800ce82 <__sflush_r+0x66>
 800ce74:	6829      	ldr	r1, [r5, #0]
 800ce76:	291d      	cmp	r1, #29
 800ce78:	d82c      	bhi.n	800ced4 <__sflush_r+0xb8>
 800ce7a:	4a2a      	ldr	r2, [pc, #168]	; (800cf24 <__sflush_r+0x108>)
 800ce7c:	40ca      	lsrs	r2, r1
 800ce7e:	07d6      	lsls	r6, r2, #31
 800ce80:	d528      	bpl.n	800ced4 <__sflush_r+0xb8>
 800ce82:	2200      	movs	r2, #0
 800ce84:	6062      	str	r2, [r4, #4]
 800ce86:	04d9      	lsls	r1, r3, #19
 800ce88:	6922      	ldr	r2, [r4, #16]
 800ce8a:	6022      	str	r2, [r4, #0]
 800ce8c:	d504      	bpl.n	800ce98 <__sflush_r+0x7c>
 800ce8e:	1c42      	adds	r2, r0, #1
 800ce90:	d101      	bne.n	800ce96 <__sflush_r+0x7a>
 800ce92:	682b      	ldr	r3, [r5, #0]
 800ce94:	b903      	cbnz	r3, 800ce98 <__sflush_r+0x7c>
 800ce96:	6560      	str	r0, [r4, #84]	; 0x54
 800ce98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ce9a:	602f      	str	r7, [r5, #0]
 800ce9c:	2900      	cmp	r1, #0
 800ce9e:	d0ca      	beq.n	800ce36 <__sflush_r+0x1a>
 800cea0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cea4:	4299      	cmp	r1, r3
 800cea6:	d002      	beq.n	800ceae <__sflush_r+0x92>
 800cea8:	4628      	mov	r0, r5
 800ceaa:	f7ff fadb 	bl	800c464 <_free_r>
 800ceae:	2000      	movs	r0, #0
 800ceb0:	6360      	str	r0, [r4, #52]	; 0x34
 800ceb2:	e7c1      	b.n	800ce38 <__sflush_r+0x1c>
 800ceb4:	6a21      	ldr	r1, [r4, #32]
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	4628      	mov	r0, r5
 800ceba:	47b0      	blx	r6
 800cebc:	1c41      	adds	r1, r0, #1
 800cebe:	d1c7      	bne.n	800ce50 <__sflush_r+0x34>
 800cec0:	682b      	ldr	r3, [r5, #0]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d0c4      	beq.n	800ce50 <__sflush_r+0x34>
 800cec6:	2b1d      	cmp	r3, #29
 800cec8:	d001      	beq.n	800cece <__sflush_r+0xb2>
 800ceca:	2b16      	cmp	r3, #22
 800cecc:	d101      	bne.n	800ced2 <__sflush_r+0xb6>
 800cece:	602f      	str	r7, [r5, #0]
 800ced0:	e7b1      	b.n	800ce36 <__sflush_r+0x1a>
 800ced2:	89a3      	ldrh	r3, [r4, #12]
 800ced4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ced8:	81a3      	strh	r3, [r4, #12]
 800ceda:	e7ad      	b.n	800ce38 <__sflush_r+0x1c>
 800cedc:	690f      	ldr	r7, [r1, #16]
 800cede:	2f00      	cmp	r7, #0
 800cee0:	d0a9      	beq.n	800ce36 <__sflush_r+0x1a>
 800cee2:	0793      	lsls	r3, r2, #30
 800cee4:	680e      	ldr	r6, [r1, #0]
 800cee6:	bf08      	it	eq
 800cee8:	694b      	ldreq	r3, [r1, #20]
 800ceea:	600f      	str	r7, [r1, #0]
 800ceec:	bf18      	it	ne
 800ceee:	2300      	movne	r3, #0
 800cef0:	eba6 0807 	sub.w	r8, r6, r7
 800cef4:	608b      	str	r3, [r1, #8]
 800cef6:	f1b8 0f00 	cmp.w	r8, #0
 800cefa:	dd9c      	ble.n	800ce36 <__sflush_r+0x1a>
 800cefc:	6a21      	ldr	r1, [r4, #32]
 800cefe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cf00:	4643      	mov	r3, r8
 800cf02:	463a      	mov	r2, r7
 800cf04:	4628      	mov	r0, r5
 800cf06:	47b0      	blx	r6
 800cf08:	2800      	cmp	r0, #0
 800cf0a:	dc06      	bgt.n	800cf1a <__sflush_r+0xfe>
 800cf0c:	89a3      	ldrh	r3, [r4, #12]
 800cf0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cf12:	81a3      	strh	r3, [r4, #12]
 800cf14:	f04f 30ff 	mov.w	r0, #4294967295
 800cf18:	e78e      	b.n	800ce38 <__sflush_r+0x1c>
 800cf1a:	4407      	add	r7, r0
 800cf1c:	eba8 0800 	sub.w	r8, r8, r0
 800cf20:	e7e9      	b.n	800cef6 <__sflush_r+0xda>
 800cf22:	bf00      	nop
 800cf24:	20400001 	.word	0x20400001

0800cf28 <_fflush_r>:
 800cf28:	b538      	push	{r3, r4, r5, lr}
 800cf2a:	690b      	ldr	r3, [r1, #16]
 800cf2c:	4605      	mov	r5, r0
 800cf2e:	460c      	mov	r4, r1
 800cf30:	b913      	cbnz	r3, 800cf38 <_fflush_r+0x10>
 800cf32:	2500      	movs	r5, #0
 800cf34:	4628      	mov	r0, r5
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	b118      	cbz	r0, 800cf42 <_fflush_r+0x1a>
 800cf3a:	6983      	ldr	r3, [r0, #24]
 800cf3c:	b90b      	cbnz	r3, 800cf42 <_fflush_r+0x1a>
 800cf3e:	f000 f887 	bl	800d050 <__sinit>
 800cf42:	4b14      	ldr	r3, [pc, #80]	; (800cf94 <_fflush_r+0x6c>)
 800cf44:	429c      	cmp	r4, r3
 800cf46:	d11b      	bne.n	800cf80 <_fflush_r+0x58>
 800cf48:	686c      	ldr	r4, [r5, #4]
 800cf4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0ef      	beq.n	800cf32 <_fflush_r+0xa>
 800cf52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cf54:	07d0      	lsls	r0, r2, #31
 800cf56:	d404      	bmi.n	800cf62 <_fflush_r+0x3a>
 800cf58:	0599      	lsls	r1, r3, #22
 800cf5a:	d402      	bmi.n	800cf62 <_fflush_r+0x3a>
 800cf5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf5e:	f000 f915 	bl	800d18c <__retarget_lock_acquire_recursive>
 800cf62:	4628      	mov	r0, r5
 800cf64:	4621      	mov	r1, r4
 800cf66:	f7ff ff59 	bl	800ce1c <__sflush_r>
 800cf6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf6c:	07da      	lsls	r2, r3, #31
 800cf6e:	4605      	mov	r5, r0
 800cf70:	d4e0      	bmi.n	800cf34 <_fflush_r+0xc>
 800cf72:	89a3      	ldrh	r3, [r4, #12]
 800cf74:	059b      	lsls	r3, r3, #22
 800cf76:	d4dd      	bmi.n	800cf34 <_fflush_r+0xc>
 800cf78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf7a:	f000 f908 	bl	800d18e <__retarget_lock_release_recursive>
 800cf7e:	e7d9      	b.n	800cf34 <_fflush_r+0xc>
 800cf80:	4b05      	ldr	r3, [pc, #20]	; (800cf98 <_fflush_r+0x70>)
 800cf82:	429c      	cmp	r4, r3
 800cf84:	d101      	bne.n	800cf8a <_fflush_r+0x62>
 800cf86:	68ac      	ldr	r4, [r5, #8]
 800cf88:	e7df      	b.n	800cf4a <_fflush_r+0x22>
 800cf8a:	4b04      	ldr	r3, [pc, #16]	; (800cf9c <_fflush_r+0x74>)
 800cf8c:	429c      	cmp	r4, r3
 800cf8e:	bf08      	it	eq
 800cf90:	68ec      	ldreq	r4, [r5, #12]
 800cf92:	e7da      	b.n	800cf4a <_fflush_r+0x22>
 800cf94:	0800d9bc 	.word	0x0800d9bc
 800cf98:	0800d9dc 	.word	0x0800d9dc
 800cf9c:	0800d99c 	.word	0x0800d99c

0800cfa0 <std>:
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	b510      	push	{r4, lr}
 800cfa4:	4604      	mov	r4, r0
 800cfa6:	e9c0 3300 	strd	r3, r3, [r0]
 800cfaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfae:	6083      	str	r3, [r0, #8]
 800cfb0:	8181      	strh	r1, [r0, #12]
 800cfb2:	6643      	str	r3, [r0, #100]	; 0x64
 800cfb4:	81c2      	strh	r2, [r0, #14]
 800cfb6:	6183      	str	r3, [r0, #24]
 800cfb8:	4619      	mov	r1, r3
 800cfba:	2208      	movs	r2, #8
 800cfbc:	305c      	adds	r0, #92	; 0x5c
 800cfbe:	f7fb fedf 	bl	8008d80 <memset>
 800cfc2:	4b05      	ldr	r3, [pc, #20]	; (800cfd8 <std+0x38>)
 800cfc4:	6263      	str	r3, [r4, #36]	; 0x24
 800cfc6:	4b05      	ldr	r3, [pc, #20]	; (800cfdc <std+0x3c>)
 800cfc8:	62a3      	str	r3, [r4, #40]	; 0x28
 800cfca:	4b05      	ldr	r3, [pc, #20]	; (800cfe0 <std+0x40>)
 800cfcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cfce:	4b05      	ldr	r3, [pc, #20]	; (800cfe4 <std+0x44>)
 800cfd0:	6224      	str	r4, [r4, #32]
 800cfd2:	6323      	str	r3, [r4, #48]	; 0x30
 800cfd4:	bd10      	pop	{r4, pc}
 800cfd6:	bf00      	nop
 800cfd8:	0800d2f1 	.word	0x0800d2f1
 800cfdc:	0800d313 	.word	0x0800d313
 800cfe0:	0800d34b 	.word	0x0800d34b
 800cfe4:	0800d36f 	.word	0x0800d36f

0800cfe8 <_cleanup_r>:
 800cfe8:	4901      	ldr	r1, [pc, #4]	; (800cff0 <_cleanup_r+0x8>)
 800cfea:	f000 b8af 	b.w	800d14c <_fwalk_reent>
 800cfee:	bf00      	nop
 800cff0:	0800cf29 	.word	0x0800cf29

0800cff4 <__sfmoreglue>:
 800cff4:	b570      	push	{r4, r5, r6, lr}
 800cff6:	1e4a      	subs	r2, r1, #1
 800cff8:	2568      	movs	r5, #104	; 0x68
 800cffa:	4355      	muls	r5, r2
 800cffc:	460e      	mov	r6, r1
 800cffe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d002:	f7ff fa7f 	bl	800c504 <_malloc_r>
 800d006:	4604      	mov	r4, r0
 800d008:	b140      	cbz	r0, 800d01c <__sfmoreglue+0x28>
 800d00a:	2100      	movs	r1, #0
 800d00c:	e9c0 1600 	strd	r1, r6, [r0]
 800d010:	300c      	adds	r0, #12
 800d012:	60a0      	str	r0, [r4, #8]
 800d014:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d018:	f7fb feb2 	bl	8008d80 <memset>
 800d01c:	4620      	mov	r0, r4
 800d01e:	bd70      	pop	{r4, r5, r6, pc}

0800d020 <__sfp_lock_acquire>:
 800d020:	4801      	ldr	r0, [pc, #4]	; (800d028 <__sfp_lock_acquire+0x8>)
 800d022:	f000 b8b3 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800d026:	bf00      	nop
 800d028:	24000800 	.word	0x24000800

0800d02c <__sfp_lock_release>:
 800d02c:	4801      	ldr	r0, [pc, #4]	; (800d034 <__sfp_lock_release+0x8>)
 800d02e:	f000 b8ae 	b.w	800d18e <__retarget_lock_release_recursive>
 800d032:	bf00      	nop
 800d034:	24000800 	.word	0x24000800

0800d038 <__sinit_lock_acquire>:
 800d038:	4801      	ldr	r0, [pc, #4]	; (800d040 <__sinit_lock_acquire+0x8>)
 800d03a:	f000 b8a7 	b.w	800d18c <__retarget_lock_acquire_recursive>
 800d03e:	bf00      	nop
 800d040:	240007fb 	.word	0x240007fb

0800d044 <__sinit_lock_release>:
 800d044:	4801      	ldr	r0, [pc, #4]	; (800d04c <__sinit_lock_release+0x8>)
 800d046:	f000 b8a2 	b.w	800d18e <__retarget_lock_release_recursive>
 800d04a:	bf00      	nop
 800d04c:	240007fb 	.word	0x240007fb

0800d050 <__sinit>:
 800d050:	b510      	push	{r4, lr}
 800d052:	4604      	mov	r4, r0
 800d054:	f7ff fff0 	bl	800d038 <__sinit_lock_acquire>
 800d058:	69a3      	ldr	r3, [r4, #24]
 800d05a:	b11b      	cbz	r3, 800d064 <__sinit+0x14>
 800d05c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d060:	f7ff bff0 	b.w	800d044 <__sinit_lock_release>
 800d064:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d068:	6523      	str	r3, [r4, #80]	; 0x50
 800d06a:	4b13      	ldr	r3, [pc, #76]	; (800d0b8 <__sinit+0x68>)
 800d06c:	4a13      	ldr	r2, [pc, #76]	; (800d0bc <__sinit+0x6c>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	62a2      	str	r2, [r4, #40]	; 0x28
 800d072:	42a3      	cmp	r3, r4
 800d074:	bf04      	itt	eq
 800d076:	2301      	moveq	r3, #1
 800d078:	61a3      	streq	r3, [r4, #24]
 800d07a:	4620      	mov	r0, r4
 800d07c:	f000 f820 	bl	800d0c0 <__sfp>
 800d080:	6060      	str	r0, [r4, #4]
 800d082:	4620      	mov	r0, r4
 800d084:	f000 f81c 	bl	800d0c0 <__sfp>
 800d088:	60a0      	str	r0, [r4, #8]
 800d08a:	4620      	mov	r0, r4
 800d08c:	f000 f818 	bl	800d0c0 <__sfp>
 800d090:	2200      	movs	r2, #0
 800d092:	60e0      	str	r0, [r4, #12]
 800d094:	2104      	movs	r1, #4
 800d096:	6860      	ldr	r0, [r4, #4]
 800d098:	f7ff ff82 	bl	800cfa0 <std>
 800d09c:	68a0      	ldr	r0, [r4, #8]
 800d09e:	2201      	movs	r2, #1
 800d0a0:	2109      	movs	r1, #9
 800d0a2:	f7ff ff7d 	bl	800cfa0 <std>
 800d0a6:	68e0      	ldr	r0, [r4, #12]
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	2112      	movs	r1, #18
 800d0ac:	f7ff ff78 	bl	800cfa0 <std>
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	61a3      	str	r3, [r4, #24]
 800d0b4:	e7d2      	b.n	800d05c <__sinit+0xc>
 800d0b6:	bf00      	nop
 800d0b8:	0800d548 	.word	0x0800d548
 800d0bc:	0800cfe9 	.word	0x0800cfe9

0800d0c0 <__sfp>:
 800d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c2:	4607      	mov	r7, r0
 800d0c4:	f7ff ffac 	bl	800d020 <__sfp_lock_acquire>
 800d0c8:	4b1e      	ldr	r3, [pc, #120]	; (800d144 <__sfp+0x84>)
 800d0ca:	681e      	ldr	r6, [r3, #0]
 800d0cc:	69b3      	ldr	r3, [r6, #24]
 800d0ce:	b913      	cbnz	r3, 800d0d6 <__sfp+0x16>
 800d0d0:	4630      	mov	r0, r6
 800d0d2:	f7ff ffbd 	bl	800d050 <__sinit>
 800d0d6:	3648      	adds	r6, #72	; 0x48
 800d0d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d0dc:	3b01      	subs	r3, #1
 800d0de:	d503      	bpl.n	800d0e8 <__sfp+0x28>
 800d0e0:	6833      	ldr	r3, [r6, #0]
 800d0e2:	b30b      	cbz	r3, 800d128 <__sfp+0x68>
 800d0e4:	6836      	ldr	r6, [r6, #0]
 800d0e6:	e7f7      	b.n	800d0d8 <__sfp+0x18>
 800d0e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d0ec:	b9d5      	cbnz	r5, 800d124 <__sfp+0x64>
 800d0ee:	4b16      	ldr	r3, [pc, #88]	; (800d148 <__sfp+0x88>)
 800d0f0:	60e3      	str	r3, [r4, #12]
 800d0f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d0f6:	6665      	str	r5, [r4, #100]	; 0x64
 800d0f8:	f000 f847 	bl	800d18a <__retarget_lock_init_recursive>
 800d0fc:	f7ff ff96 	bl	800d02c <__sfp_lock_release>
 800d100:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d104:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d108:	6025      	str	r5, [r4, #0]
 800d10a:	61a5      	str	r5, [r4, #24]
 800d10c:	2208      	movs	r2, #8
 800d10e:	4629      	mov	r1, r5
 800d110:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d114:	f7fb fe34 	bl	8008d80 <memset>
 800d118:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d11c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d120:	4620      	mov	r0, r4
 800d122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d124:	3468      	adds	r4, #104	; 0x68
 800d126:	e7d9      	b.n	800d0dc <__sfp+0x1c>
 800d128:	2104      	movs	r1, #4
 800d12a:	4638      	mov	r0, r7
 800d12c:	f7ff ff62 	bl	800cff4 <__sfmoreglue>
 800d130:	4604      	mov	r4, r0
 800d132:	6030      	str	r0, [r6, #0]
 800d134:	2800      	cmp	r0, #0
 800d136:	d1d5      	bne.n	800d0e4 <__sfp+0x24>
 800d138:	f7ff ff78 	bl	800d02c <__sfp_lock_release>
 800d13c:	230c      	movs	r3, #12
 800d13e:	603b      	str	r3, [r7, #0]
 800d140:	e7ee      	b.n	800d120 <__sfp+0x60>
 800d142:	bf00      	nop
 800d144:	0800d548 	.word	0x0800d548
 800d148:	ffff0001 	.word	0xffff0001

0800d14c <_fwalk_reent>:
 800d14c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d150:	4606      	mov	r6, r0
 800d152:	4688      	mov	r8, r1
 800d154:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d158:	2700      	movs	r7, #0
 800d15a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d15e:	f1b9 0901 	subs.w	r9, r9, #1
 800d162:	d505      	bpl.n	800d170 <_fwalk_reent+0x24>
 800d164:	6824      	ldr	r4, [r4, #0]
 800d166:	2c00      	cmp	r4, #0
 800d168:	d1f7      	bne.n	800d15a <_fwalk_reent+0xe>
 800d16a:	4638      	mov	r0, r7
 800d16c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d170:	89ab      	ldrh	r3, [r5, #12]
 800d172:	2b01      	cmp	r3, #1
 800d174:	d907      	bls.n	800d186 <_fwalk_reent+0x3a>
 800d176:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d17a:	3301      	adds	r3, #1
 800d17c:	d003      	beq.n	800d186 <_fwalk_reent+0x3a>
 800d17e:	4629      	mov	r1, r5
 800d180:	4630      	mov	r0, r6
 800d182:	47c0      	blx	r8
 800d184:	4307      	orrs	r7, r0
 800d186:	3568      	adds	r5, #104	; 0x68
 800d188:	e7e9      	b.n	800d15e <_fwalk_reent+0x12>

0800d18a <__retarget_lock_init_recursive>:
 800d18a:	4770      	bx	lr

0800d18c <__retarget_lock_acquire_recursive>:
 800d18c:	4770      	bx	lr

0800d18e <__retarget_lock_release_recursive>:
 800d18e:	4770      	bx	lr

0800d190 <__swhatbuf_r>:
 800d190:	b570      	push	{r4, r5, r6, lr}
 800d192:	460e      	mov	r6, r1
 800d194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d198:	2900      	cmp	r1, #0
 800d19a:	b096      	sub	sp, #88	; 0x58
 800d19c:	4614      	mov	r4, r2
 800d19e:	461d      	mov	r5, r3
 800d1a0:	da07      	bge.n	800d1b2 <__swhatbuf_r+0x22>
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	602b      	str	r3, [r5, #0]
 800d1a6:	89b3      	ldrh	r3, [r6, #12]
 800d1a8:	061a      	lsls	r2, r3, #24
 800d1aa:	d410      	bmi.n	800d1ce <__swhatbuf_r+0x3e>
 800d1ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1b0:	e00e      	b.n	800d1d0 <__swhatbuf_r+0x40>
 800d1b2:	466a      	mov	r2, sp
 800d1b4:	f000 f902 	bl	800d3bc <_fstat_r>
 800d1b8:	2800      	cmp	r0, #0
 800d1ba:	dbf2      	blt.n	800d1a2 <__swhatbuf_r+0x12>
 800d1bc:	9a01      	ldr	r2, [sp, #4]
 800d1be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d1c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d1c6:	425a      	negs	r2, r3
 800d1c8:	415a      	adcs	r2, r3
 800d1ca:	602a      	str	r2, [r5, #0]
 800d1cc:	e7ee      	b.n	800d1ac <__swhatbuf_r+0x1c>
 800d1ce:	2340      	movs	r3, #64	; 0x40
 800d1d0:	2000      	movs	r0, #0
 800d1d2:	6023      	str	r3, [r4, #0]
 800d1d4:	b016      	add	sp, #88	; 0x58
 800d1d6:	bd70      	pop	{r4, r5, r6, pc}

0800d1d8 <__smakebuf_r>:
 800d1d8:	898b      	ldrh	r3, [r1, #12]
 800d1da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d1dc:	079d      	lsls	r5, r3, #30
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	d507      	bpl.n	800d1f4 <__smakebuf_r+0x1c>
 800d1e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d1e8:	6023      	str	r3, [r4, #0]
 800d1ea:	6123      	str	r3, [r4, #16]
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	6163      	str	r3, [r4, #20]
 800d1f0:	b002      	add	sp, #8
 800d1f2:	bd70      	pop	{r4, r5, r6, pc}
 800d1f4:	ab01      	add	r3, sp, #4
 800d1f6:	466a      	mov	r2, sp
 800d1f8:	f7ff ffca 	bl	800d190 <__swhatbuf_r>
 800d1fc:	9900      	ldr	r1, [sp, #0]
 800d1fe:	4605      	mov	r5, r0
 800d200:	4630      	mov	r0, r6
 800d202:	f7ff f97f 	bl	800c504 <_malloc_r>
 800d206:	b948      	cbnz	r0, 800d21c <__smakebuf_r+0x44>
 800d208:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d20c:	059a      	lsls	r2, r3, #22
 800d20e:	d4ef      	bmi.n	800d1f0 <__smakebuf_r+0x18>
 800d210:	f023 0303 	bic.w	r3, r3, #3
 800d214:	f043 0302 	orr.w	r3, r3, #2
 800d218:	81a3      	strh	r3, [r4, #12]
 800d21a:	e7e3      	b.n	800d1e4 <__smakebuf_r+0xc>
 800d21c:	4b0d      	ldr	r3, [pc, #52]	; (800d254 <__smakebuf_r+0x7c>)
 800d21e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d220:	89a3      	ldrh	r3, [r4, #12]
 800d222:	6020      	str	r0, [r4, #0]
 800d224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d228:	81a3      	strh	r3, [r4, #12]
 800d22a:	9b00      	ldr	r3, [sp, #0]
 800d22c:	6163      	str	r3, [r4, #20]
 800d22e:	9b01      	ldr	r3, [sp, #4]
 800d230:	6120      	str	r0, [r4, #16]
 800d232:	b15b      	cbz	r3, 800d24c <__smakebuf_r+0x74>
 800d234:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d238:	4630      	mov	r0, r6
 800d23a:	f000 f8d1 	bl	800d3e0 <_isatty_r>
 800d23e:	b128      	cbz	r0, 800d24c <__smakebuf_r+0x74>
 800d240:	89a3      	ldrh	r3, [r4, #12]
 800d242:	f023 0303 	bic.w	r3, r3, #3
 800d246:	f043 0301 	orr.w	r3, r3, #1
 800d24a:	81a3      	strh	r3, [r4, #12]
 800d24c:	89a0      	ldrh	r0, [r4, #12]
 800d24e:	4305      	orrs	r5, r0
 800d250:	81a5      	strh	r5, [r4, #12]
 800d252:	e7cd      	b.n	800d1f0 <__smakebuf_r+0x18>
 800d254:	0800cfe9 	.word	0x0800cfe9

0800d258 <_malloc_usable_size_r>:
 800d258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d25c:	1f18      	subs	r0, r3, #4
 800d25e:	2b00      	cmp	r3, #0
 800d260:	bfbc      	itt	lt
 800d262:	580b      	ldrlt	r3, [r1, r0]
 800d264:	18c0      	addlt	r0, r0, r3
 800d266:	4770      	bx	lr

0800d268 <_raise_r>:
 800d268:	291f      	cmp	r1, #31
 800d26a:	b538      	push	{r3, r4, r5, lr}
 800d26c:	4604      	mov	r4, r0
 800d26e:	460d      	mov	r5, r1
 800d270:	d904      	bls.n	800d27c <_raise_r+0x14>
 800d272:	2316      	movs	r3, #22
 800d274:	6003      	str	r3, [r0, #0]
 800d276:	f04f 30ff 	mov.w	r0, #4294967295
 800d27a:	bd38      	pop	{r3, r4, r5, pc}
 800d27c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d27e:	b112      	cbz	r2, 800d286 <_raise_r+0x1e>
 800d280:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d284:	b94b      	cbnz	r3, 800d29a <_raise_r+0x32>
 800d286:	4620      	mov	r0, r4
 800d288:	f000 f830 	bl	800d2ec <_getpid_r>
 800d28c:	462a      	mov	r2, r5
 800d28e:	4601      	mov	r1, r0
 800d290:	4620      	mov	r0, r4
 800d292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d296:	f000 b817 	b.w	800d2c8 <_kill_r>
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d00a      	beq.n	800d2b4 <_raise_r+0x4c>
 800d29e:	1c59      	adds	r1, r3, #1
 800d2a0:	d103      	bne.n	800d2aa <_raise_r+0x42>
 800d2a2:	2316      	movs	r3, #22
 800d2a4:	6003      	str	r3, [r0, #0]
 800d2a6:	2001      	movs	r0, #1
 800d2a8:	e7e7      	b.n	800d27a <_raise_r+0x12>
 800d2aa:	2400      	movs	r4, #0
 800d2ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	4798      	blx	r3
 800d2b4:	2000      	movs	r0, #0
 800d2b6:	e7e0      	b.n	800d27a <_raise_r+0x12>

0800d2b8 <raise>:
 800d2b8:	4b02      	ldr	r3, [pc, #8]	; (800d2c4 <raise+0xc>)
 800d2ba:	4601      	mov	r1, r0
 800d2bc:	6818      	ldr	r0, [r3, #0]
 800d2be:	f7ff bfd3 	b.w	800d268 <_raise_r>
 800d2c2:	bf00      	nop
 800d2c4:	24000010 	.word	0x24000010

0800d2c8 <_kill_r>:
 800d2c8:	b538      	push	{r3, r4, r5, lr}
 800d2ca:	4d07      	ldr	r5, [pc, #28]	; (800d2e8 <_kill_r+0x20>)
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	4608      	mov	r0, r1
 800d2d2:	4611      	mov	r1, r2
 800d2d4:	602b      	str	r3, [r5, #0]
 800d2d6:	f7f5 f851 	bl	800237c <_kill>
 800d2da:	1c43      	adds	r3, r0, #1
 800d2dc:	d102      	bne.n	800d2e4 <_kill_r+0x1c>
 800d2de:	682b      	ldr	r3, [r5, #0]
 800d2e0:	b103      	cbz	r3, 800d2e4 <_kill_r+0x1c>
 800d2e2:	6023      	str	r3, [r4, #0]
 800d2e4:	bd38      	pop	{r3, r4, r5, pc}
 800d2e6:	bf00      	nop
 800d2e8:	240007f4 	.word	0x240007f4

0800d2ec <_getpid_r>:
 800d2ec:	f7f5 b83e 	b.w	800236c <_getpid>

0800d2f0 <__sread>:
 800d2f0:	b510      	push	{r4, lr}
 800d2f2:	460c      	mov	r4, r1
 800d2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2f8:	f000 f894 	bl	800d424 <_read_r>
 800d2fc:	2800      	cmp	r0, #0
 800d2fe:	bfab      	itete	ge
 800d300:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d302:	89a3      	ldrhlt	r3, [r4, #12]
 800d304:	181b      	addge	r3, r3, r0
 800d306:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d30a:	bfac      	ite	ge
 800d30c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d30e:	81a3      	strhlt	r3, [r4, #12]
 800d310:	bd10      	pop	{r4, pc}

0800d312 <__swrite>:
 800d312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d316:	461f      	mov	r7, r3
 800d318:	898b      	ldrh	r3, [r1, #12]
 800d31a:	05db      	lsls	r3, r3, #23
 800d31c:	4605      	mov	r5, r0
 800d31e:	460c      	mov	r4, r1
 800d320:	4616      	mov	r6, r2
 800d322:	d505      	bpl.n	800d330 <__swrite+0x1e>
 800d324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d328:	2302      	movs	r3, #2
 800d32a:	2200      	movs	r2, #0
 800d32c:	f000 f868 	bl	800d400 <_lseek_r>
 800d330:	89a3      	ldrh	r3, [r4, #12]
 800d332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d33a:	81a3      	strh	r3, [r4, #12]
 800d33c:	4632      	mov	r2, r6
 800d33e:	463b      	mov	r3, r7
 800d340:	4628      	mov	r0, r5
 800d342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d346:	f000 b817 	b.w	800d378 <_write_r>

0800d34a <__sseek>:
 800d34a:	b510      	push	{r4, lr}
 800d34c:	460c      	mov	r4, r1
 800d34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d352:	f000 f855 	bl	800d400 <_lseek_r>
 800d356:	1c43      	adds	r3, r0, #1
 800d358:	89a3      	ldrh	r3, [r4, #12]
 800d35a:	bf15      	itete	ne
 800d35c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d35e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d366:	81a3      	strheq	r3, [r4, #12]
 800d368:	bf18      	it	ne
 800d36a:	81a3      	strhne	r3, [r4, #12]
 800d36c:	bd10      	pop	{r4, pc}

0800d36e <__sclose>:
 800d36e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d372:	f000 b813 	b.w	800d39c <_close_r>
	...

0800d378 <_write_r>:
 800d378:	b538      	push	{r3, r4, r5, lr}
 800d37a:	4d07      	ldr	r5, [pc, #28]	; (800d398 <_write_r+0x20>)
 800d37c:	4604      	mov	r4, r0
 800d37e:	4608      	mov	r0, r1
 800d380:	4611      	mov	r1, r2
 800d382:	2200      	movs	r2, #0
 800d384:	602a      	str	r2, [r5, #0]
 800d386:	461a      	mov	r2, r3
 800d388:	f7f5 f82f 	bl	80023ea <_write>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_write_r+0x1e>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_write_r+0x1e>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	240007f4 	.word	0x240007f4

0800d39c <_close_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d06      	ldr	r5, [pc, #24]	; (800d3b8 <_close_r+0x1c>)
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	4604      	mov	r4, r0
 800d3a4:	4608      	mov	r0, r1
 800d3a6:	602b      	str	r3, [r5, #0]
 800d3a8:	f7f5 f83b 	bl	8002422 <_close>
 800d3ac:	1c43      	adds	r3, r0, #1
 800d3ae:	d102      	bne.n	800d3b6 <_close_r+0x1a>
 800d3b0:	682b      	ldr	r3, [r5, #0]
 800d3b2:	b103      	cbz	r3, 800d3b6 <_close_r+0x1a>
 800d3b4:	6023      	str	r3, [r4, #0]
 800d3b6:	bd38      	pop	{r3, r4, r5, pc}
 800d3b8:	240007f4 	.word	0x240007f4

0800d3bc <_fstat_r>:
 800d3bc:	b538      	push	{r3, r4, r5, lr}
 800d3be:	4d07      	ldr	r5, [pc, #28]	; (800d3dc <_fstat_r+0x20>)
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	4604      	mov	r4, r0
 800d3c4:	4608      	mov	r0, r1
 800d3c6:	4611      	mov	r1, r2
 800d3c8:	602b      	str	r3, [r5, #0]
 800d3ca:	f7f5 f836 	bl	800243a <_fstat>
 800d3ce:	1c43      	adds	r3, r0, #1
 800d3d0:	d102      	bne.n	800d3d8 <_fstat_r+0x1c>
 800d3d2:	682b      	ldr	r3, [r5, #0]
 800d3d4:	b103      	cbz	r3, 800d3d8 <_fstat_r+0x1c>
 800d3d6:	6023      	str	r3, [r4, #0]
 800d3d8:	bd38      	pop	{r3, r4, r5, pc}
 800d3da:	bf00      	nop
 800d3dc:	240007f4 	.word	0x240007f4

0800d3e0 <_isatty_r>:
 800d3e0:	b538      	push	{r3, r4, r5, lr}
 800d3e2:	4d06      	ldr	r5, [pc, #24]	; (800d3fc <_isatty_r+0x1c>)
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	4604      	mov	r4, r0
 800d3e8:	4608      	mov	r0, r1
 800d3ea:	602b      	str	r3, [r5, #0]
 800d3ec:	f7f5 f835 	bl	800245a <_isatty>
 800d3f0:	1c43      	adds	r3, r0, #1
 800d3f2:	d102      	bne.n	800d3fa <_isatty_r+0x1a>
 800d3f4:	682b      	ldr	r3, [r5, #0]
 800d3f6:	b103      	cbz	r3, 800d3fa <_isatty_r+0x1a>
 800d3f8:	6023      	str	r3, [r4, #0]
 800d3fa:	bd38      	pop	{r3, r4, r5, pc}
 800d3fc:	240007f4 	.word	0x240007f4

0800d400 <_lseek_r>:
 800d400:	b538      	push	{r3, r4, r5, lr}
 800d402:	4d07      	ldr	r5, [pc, #28]	; (800d420 <_lseek_r+0x20>)
 800d404:	4604      	mov	r4, r0
 800d406:	4608      	mov	r0, r1
 800d408:	4611      	mov	r1, r2
 800d40a:	2200      	movs	r2, #0
 800d40c:	602a      	str	r2, [r5, #0]
 800d40e:	461a      	mov	r2, r3
 800d410:	f7f5 f82e 	bl	8002470 <_lseek>
 800d414:	1c43      	adds	r3, r0, #1
 800d416:	d102      	bne.n	800d41e <_lseek_r+0x1e>
 800d418:	682b      	ldr	r3, [r5, #0]
 800d41a:	b103      	cbz	r3, 800d41e <_lseek_r+0x1e>
 800d41c:	6023      	str	r3, [r4, #0]
 800d41e:	bd38      	pop	{r3, r4, r5, pc}
 800d420:	240007f4 	.word	0x240007f4

0800d424 <_read_r>:
 800d424:	b538      	push	{r3, r4, r5, lr}
 800d426:	4d07      	ldr	r5, [pc, #28]	; (800d444 <_read_r+0x20>)
 800d428:	4604      	mov	r4, r0
 800d42a:	4608      	mov	r0, r1
 800d42c:	4611      	mov	r1, r2
 800d42e:	2200      	movs	r2, #0
 800d430:	602a      	str	r2, [r5, #0]
 800d432:	461a      	mov	r2, r3
 800d434:	f7f4 ffbc 	bl	80023b0 <_read>
 800d438:	1c43      	adds	r3, r0, #1
 800d43a:	d102      	bne.n	800d442 <_read_r+0x1e>
 800d43c:	682b      	ldr	r3, [r5, #0]
 800d43e:	b103      	cbz	r3, 800d442 <_read_r+0x1e>
 800d440:	6023      	str	r3, [r4, #0]
 800d442:	bd38      	pop	{r3, r4, r5, pc}
 800d444:	240007f4 	.word	0x240007f4

0800d448 <_init>:
 800d448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d44a:	bf00      	nop
 800d44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d44e:	bc08      	pop	{r3}
 800d450:	469e      	mov	lr, r3
 800d452:	4770      	bx	lr

0800d454 <_fini>:
 800d454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d456:	bf00      	nop
 800d458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d45a:	bc08      	pop	{r3}
 800d45c:	469e      	mov	lr, r3
 800d45e:	4770      	bx	lr
