{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747170437631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747170437631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 00:07:17 2025 " "Processing started: Wed May 14 00:07:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747170437631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747170437631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module_tb -c top_module_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module_tb -c top_module_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747170437631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747170438744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747170438744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "top_module_tb.v" "" { Text "C:/Users/carme/Desktop/game-arcade-FPGA/top_module_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747170449449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747170449449 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "clk top_module_tb.v(11) " "Verilog HDL error at top_module_tb.v(11): can't find port \"clk\"" {  } { { "top_module_tb.v" "" { Text "C:/Users/carme/Desktop/game-arcade-FPGA/top_module_tb.v" 11 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747170449450 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "rst top_module_tb.v(12) " "Verilog HDL error at top_module_tb.v(12): can't find port \"rst\"" {  } { { "top_module_tb.v" "" { Text "C:/Users/carme/Desktop/game-arcade-FPGA/top_module_tb.v" 12 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747170449450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747170449671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 14 00:07:29 2025 " "Processing ended: Wed May 14 00:07:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747170449671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747170449671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747170449671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747170449671 ""}
