// Seed: 3767642898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout tri id_13;
  input wire id_12;
  inout wire id_11;
  assign module_1.id_8 = 0;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_13 = -1;
  logic id_18;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_4,
      id_4,
      id_7,
      id_7,
      id_4,
      id_3,
      id_8,
      id_1,
      id_8,
      id_7,
      id_4,
      id_1,
      id_3
  );
  inout wand id_8;
  input wire id_7;
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_8 = id_1;
  final if (1) $clog2(59);
  ;
  assign id_8 = 1;
  logic [-1 'b0 : ""] id_11;
  assign id_9 = id_7;
  assign id_4 = id_6[1];
endmodule
