/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [10:0] _01_;
  wire [14:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [16:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = in_data[147] ? celloutsig_1_7z : celloutsig_1_6z;
  assign celloutsig_1_11z = celloutsig_1_2z[7] ? celloutsig_1_7z : celloutsig_1_5z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[190]);
  assign celloutsig_0_9z = celloutsig_0_1z | celloutsig_0_2z[1];
  assign celloutsig_1_0z = in_data[141] | in_data[128];
  assign celloutsig_1_6z = celloutsig_1_1z | celloutsig_1_4z[2];
  assign celloutsig_1_3z = in_data[162] ^ celloutsig_1_2z[9];
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_0z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 11'h000;
    else _01_ <= in_data[20:10];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[5:1] >= _01_[4:0];
  assign celloutsig_0_1z = in_data[16:14] >= _01_[8:6];
  assign celloutsig_1_15z = in_data[135:132] >= { in_data[187], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_17z[10:3], celloutsig_1_0z, celloutsig_1_3z } * celloutsig_1_17z[12:3];
  assign celloutsig_1_19z = { celloutsig_1_10z[8:0], celloutsig_1_15z } * { in_data[119:118], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_2z = { in_data[180:173], celloutsig_1_0z, celloutsig_1_0z } * { in_data[154:148], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = { celloutsig_1_12z[18:5], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } * celloutsig_1_12z[26:10];
  assign celloutsig_0_5z = - { in_data[38:30], celloutsig_0_4z };
  assign celloutsig_0_7z = - { in_data[83:79], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_2z = - in_data[5:0];
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z[4:3], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_2z[7:4] << { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z } << { in_data[115:108], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_2z[9:7], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z } << { celloutsig_1_9z[6:3], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_14z = celloutsig_0_8z[9:5] >> celloutsig_0_5z[4:0];
  assign celloutsig_0_8z = celloutsig_0_7z >>> { _01_[8:0], _00_, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_7z[14:0] >>> { in_data[56:49], celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_1_12z = { in_data[183:179], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_7z } ^ { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z };
  assign { out_data[137:128], out_data[105:96], out_data[46:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
