# vsim . 
# Start time: 22:04:50 on Oct 08,2023
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 22:04:50 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do de1soc_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:30 on Oct 08,2023
# vlog -reportprogress 300 ../verilog/cnn.sv ../verilog/de1soc_top.sv ../verilog/img_model.sv 
# -- Compiling module cnn_top
# -- Compiling module cnn_layer
# ** Warning: ../verilog/cnn.sv(25): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(27): (vlog-13314) Defaulting port 'in_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module shift_buffer_array
# ** Warning: ../verilog/cnn.sv(159): (vlog-13314) Defaulting port 'next_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module kernal_array
# ** Warning: ../verilog/cnn.sv(210): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(212): (vlog-13314) Defaulting port 'image_values_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module de1soc_top
# -- Compiling module serialize
# -- Compiling module img_model_top
# 
# Top level modules:
# 	cnn_layer
# 	de1soc_top
# 	serialize
# 	img_model_top
# End time: 22:05:30 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:30 on Oct 08,2023
# vlog -reportprogress 300 de1soc_tb.sv 
# -- Compiling module de1soc_tb
# 
# Top level modules:
# 	de1soc_tb
# End time: 22:05:30 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim de1soc_tb 
# Start time: 22:05:30 on Oct 08,2023
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 5.10.0-25-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.de1soc_tb
# Loading work.cnn_layer
# Loading work.shift_buffer_array
# Loading work.kernal_array
# Read result for row=          2
# Read result for row=          3
# Read result for row=          4
# Read result for row=          5
# Read result for row=          6
# Read result for row=          7
# Read result for row=          8
# Read result for row=          9
# Read result for row=         10
# Read result for row=         11
# Read result for row=         12
# Read result for row=         13
# Read result for row=         14
# Read result for row=         15
# Read result for row=         16
# Read result for row=         17
# Read result for row=         18
# Read result for row=         19
# Read result for row=         20
# Read result for row=         21
# Read result for row=         22
# Read result for row=         23
# Read result for row=         24
# Read result for row=         25
# Read result for row=         26
# Ran out of time -- terminating!
# ** Note: $stop    : de1soc_tb.sv(86)
#    Time: 100001 ns  Iteration: 0  Instance: /de1soc_tb
# Break in Module de1soc_tb at de1soc_tb.sv line 86
do de1soc_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:37 on Oct 08,2023
# vlog -reportprogress 300 ../verilog/cnn.sv ../verilog/de1soc_top.sv ../verilog/img_model.sv 
# -- Compiling module cnn_top
# -- Compiling module cnn_layer
# ** Warning: ../verilog/cnn.sv(25): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(27): (vlog-13314) Defaulting port 'in_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module shift_buffer_array
# ** Warning: ../verilog/cnn.sv(163): (vlog-13314) Defaulting port 'next_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module kernal_array
# ** Warning: ../verilog/cnn.sv(214): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(216): (vlog-13314) Defaulting port 'image_values_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module de1soc_top
# -- Compiling module serialize
# -- Compiling module img_model_top
# 
# Top level modules:
# 	cnn_layer
# 	de1soc_top
# 	serialize
# 	img_model_top
# End time: 22:07:37 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:07:37 on Oct 08,2023
# vlog -reportprogress 300 de1soc_tb.sv 
# -- Compiling module de1soc_tb
# 
# Top level modules:
# 	de1soc_tb
# End time: 22:07:37 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:07:37 on Oct 08,2023, Elapsed time: 0:02:07
# Errors: 0, Warnings: 0
# vsim de1soc_tb 
# Start time: 22:07:37 on Oct 08,2023
# Loading sv_std.std
# Loading work.de1soc_tb
# Loading work.cnn_layer
# Loading work.shift_buffer_array
# Loading work.kernal_array
# Read result for row=          2
# Read result for row=          3
# Read result for row=          4
# Read result for row=          5
# Read result for row=          6
# Read result for row=          7
# Read result for row=          8
# Read result for row=          9
# Read result for row=         10
# Read result for row=         11
# Read result for row=         12
# Read result for row=         13
# Read result for row=         14
# Read result for row=         15
# Read result for row=         16
# Read result for row=         17
# Read result for row=         18
# Read result for row=         19
# Read result for row=         20
# Read result for row=         21
# Read result for row=         22
# Read result for row=         23
# Read result for row=         24
# Read result for row=         25
# Read result for row=         26
# Read result for row=         27
# ** Note: $stop    : de1soc_tb.sv(132)
#    Time: 9141 ns  Iteration: 0  Instance: /de1soc_tb
# Break in Module de1soc_tb at de1soc_tb.sv line 132
do de1soc_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:21 on Oct 08,2023
# vlog -reportprogress 300 ../verilog/cnn.sv ../verilog/de1soc_top.sv ../verilog/img_model.sv 
# -- Compiling module cnn_top
# -- Compiling module cnn_layer
# ** Warning: ../verilog/cnn.sv(25): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(27): (vlog-13314) Defaulting port 'in_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Error: (vlog-13069) ../verilog/cnn.sv(34): near ";": syntax error, unexpected ';', expecting ')'.
# -- Compiling module de1soc_top
# -- Compiling module serialize
# -- Compiling module img_model_top
# End time: 22:15:21 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# ** Error: /nfs/ug/cad/cad1/Altera/20.1/modelsim_ae/linuxaloem/vlog failed.
# Error in macro ./de1soc_tb.do line 1
# /nfs/ug/cad/cad1/Altera/20.1/modelsim_ae/linuxaloem/vlog failed.
#     while executing
# "vlog ../verilog/*.sv"
do de1soc_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:37 on Oct 08,2023
# vlog -reportprogress 300 ../verilog/cnn.sv ../verilog/de1soc_top.sv ../verilog/img_model.sv 
# -- Compiling module cnn_top
# -- Compiling module cnn_layer
# ** Warning: ../verilog/cnn.sv(25): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(27): (vlog-13314) Defaulting port 'in_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module shift_buffer_array
# ** Warning: ../verilog/cnn.sv(174): (vlog-13314) Defaulting port 'next_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module kernal_array
# ** Warning: ../verilog/cnn.sv(225): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(227): (vlog-13314) Defaulting port 'image_values_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module de1soc_top
# -- Compiling module serialize
# -- Compiling module img_model_top
# 
# Top level modules:
# 	cnn_layer
# 	de1soc_top
# 	serialize
# 	img_model_top
# End time: 22:15:37 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:37 on Oct 08,2023
# vlog -reportprogress 300 de1soc_tb.sv 
# -- Compiling module de1soc_tb
# 
# Top level modules:
# 	de1soc_tb
# End time: 22:15:37 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:15:39 on Oct 08,2023, Elapsed time: 0:08:02
# Errors: 1, Warnings: 0
# vsim de1soc_tb 
# Start time: 22:15:39 on Oct 08,2023
# Loading sv_std.std
# Loading work.de1soc_tb
# Loading work.cnn_layer
# Loading work.shift_buffer_array
# Loading work.kernal_array
# ** UI-Msg: (vish-4014) No objects found matching 'unsigned'.
# Error in macro ./de1soc_tb.do line 6
# ** UI-Msg: (vish-4014) No objects found matching 'unsigned'.
#     while executing
# "add wave layer0/* unsigned"
do de1soc_tb.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:49 on Oct 08,2023
# vlog -reportprogress 300 ../verilog/cnn.sv ../verilog/de1soc_top.sv ../verilog/img_model.sv 
# -- Compiling module cnn_top
# -- Compiling module cnn_layer
# ** Warning: ../verilog/cnn.sv(25): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(27): (vlog-13314) Defaulting port 'in_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module shift_buffer_array
# ** Warning: ../verilog/cnn.sv(174): (vlog-13314) Defaulting port 'next_row_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module kernal_array
# ** Warning: ../verilog/cnn.sv(225): (vlog-13314) Defaulting port 'kernal_weights_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../verilog/cnn.sv(227): (vlog-13314) Defaulting port 'image_values_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module de1soc_top
# -- Compiling module serialize
# -- Compiling module img_model_top
# 
# Top level modules:
# 	cnn_layer
# 	de1soc_top
# 	serialize
# 	img_model_top
# End time: 22:15:49 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:49 on Oct 08,2023
# vlog -reportprogress 300 de1soc_tb.sv 
# -- Compiling module de1soc_tb
# 
# Top level modules:
# 	de1soc_tb
# End time: 22:15:49 on Oct 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:15:50 on Oct 08,2023, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim de1soc_tb 
# Start time: 22:15:50 on Oct 08,2023
# Loading sv_std.std
# Loading work.de1soc_tb
# Loading work.cnn_layer
# Loading work.shift_buffer_array
# Loading work.kernal_array
# Read result for row=          2
# Read result for row=          3
# Read result for row=          4
# Read result for row=          5
# Read result for row=          6
# Read result for row=          7
# Read result for row=          8
# Read result for row=          9
# Read result for row=         10
# Read result for row=         11
# Read result for row=         12
# Read result for row=         13
# Read result for row=         14
# Read result for row=         15
# Read result for row=         16
# Read result for row=         17
# Read result for row=         18
# Read result for row=         19
# Read result for row=         20
# Read result for row=         21
# Read result for row=         22
# Read result for row=         23
# Read result for row=         24
# Read result for row=         25
# Read result for row=         26
# Read result for row=         27
# Have read the last row
# ** Note: $stop    : de1soc_tb.sv(137)
#    Time: 9141 ns  Iteration: 0  Instance: /de1soc_tb
# Break in Module de1soc_tb at de1soc_tb.sv line 137
