Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov  1 15:40:13 2025
| Host         : DESKTOP-NEV10SI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_reg_bank_top_timing_summary_routed.rpt -pb uart_reg_bank_top_timing_summary_routed.pb -rpx uart_reg_bank_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_reg_bank_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.489        0.000                      0                  176        0.119        0.000                      0                  176       40.416        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.489        0.000                      0                  176        0.119        0.000                      0                  176       40.416        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.489ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.704ns (20.978%)  route 2.652ns (79.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.215 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.788     8.534    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.517    88.215    u_rx/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[10]/C
                         clock pessimism              0.272    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.429    88.023    u_rx/baud_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 79.489    

Slack (MET) :             79.489ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.704ns (20.978%)  route 2.652ns (79.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.215 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.788     8.534    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.517    88.215    u_rx/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[11]/C
                         clock pessimism              0.272    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.429    88.023    u_rx/baud_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 79.489    

Slack (MET) :             79.489ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.704ns (20.978%)  route 2.652ns (79.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.215 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.788     8.534    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.517    88.215    u_rx/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[8]/C
                         clock pessimism              0.272    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.429    88.023    u_rx/baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 79.489    

Slack (MET) :             79.489ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.704ns (20.978%)  route 2.652ns (79.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 88.215 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.788     8.534    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.517    88.215    u_rx/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  u_rx/baud_counter_reg[9]/C
                         clock pessimism              0.272    88.487    
                         clock uncertainty           -0.035    88.452    
    SLICE_X4Y43          FDRE (Setup_fdre_C_R)       -0.429    88.023    u_rx/baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.023    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 79.489    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.880%)  route 2.514ns (78.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.214 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.650     8.396    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    88.214    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[4]/C
                         clock pessimism              0.297    88.511    
                         clock uncertainty           -0.035    88.476    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.429    88.047    u_rx/baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         88.047    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.880%)  route 2.514ns (78.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.214 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.650     8.396    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    88.214    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
                         clock pessimism              0.297    88.511    
                         clock uncertainty           -0.035    88.476    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.429    88.047    u_rx/baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         88.047    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.880%)  route 2.514ns (78.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.214 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.650     8.396    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    88.214    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[6]/C
                         clock pessimism              0.297    88.511    
                         clock uncertainty           -0.035    88.476    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.429    88.047    u_rx/baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.047    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/baud_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.880%)  route 2.514ns (78.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 88.214 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_rx/baud_counter_reg[5]/Q
                         net (fo=3, routed)           1.059     6.693    u_rx/baud_counter_reg[5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.817 f  u_rx/baud_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.805     7.622    u_rx/baud_counter[0]_i_3__0_n_0
    SLICE_X3Y42          LUT3 (Prop_lut3_I0_O)        0.124     7.746 r  u_rx/baud_counter[0]_i_1__0/O
                         net (fo=12, routed)          0.650     8.396    u_rx/baud_counter[0]_i_1__0_n_0
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516    88.214    u_rx/clk_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  u_rx/baud_counter_reg[7]/C
                         clock pessimism              0.297    88.511    
                         clock uncertainty           -0.035    88.476    
    SLICE_X4Y42          FDRE (Setup_fdre_C_R)       -0.429    88.047    u_rx/baud_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.047    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.734ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/received_data_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.259%)  route 2.732ns (76.741%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.217 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  u_rx/baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  u_rx/baud_counter_reg[3]/Q
                         net (fo=3, routed)           0.750     6.384    u_rx/baud_counter_reg[3]
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.124     6.508 r  u_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.790     7.298    u_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  u_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=16, routed)          1.192     8.614    u_rx/half_tick__9
    SLICE_X0Y43          LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  u_rx/received_data_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     8.738    u_rx/received_data_buffer[5]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  u_rx/received_data_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.519    88.217    u_rx/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  u_rx/received_data_buffer_reg[5]/C
                         clock pessimism              0.259    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.031    88.472    u_rx/received_data_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 79.734    

Slack (MET) :             79.740ns  (required time - arrival time)
  Source:                 u_rx/baud_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_rx/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk_pin rise@83.333ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.828ns (23.299%)  route 2.726ns (76.701%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.217 - 83.333 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.634     5.178    u_rx/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  u_rx/baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  u_rx/baud_counter_reg[3]/Q
                         net (fo=3, routed)           0.750     6.384    u_rx/baud_counter_reg[3]
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.124     6.508 r  u_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.790     7.298    u_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.124     7.422 r  u_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=16, routed)          1.186     8.608    u_rx/half_tick__9
    SLICE_X3Y44          LUT6 (Prop_lut6_I1_O)        0.124     8.732 r  u_rx/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     8.732    u_rx/bit_index[0]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  u_rx/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.607    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.698 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.519    88.217    u_rx/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  u_rx/bit_index_reg[0]/C
                         clock pessimism              0.259    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    88.472    u_rx/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                 79.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.562%)  route 0.265ns (67.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.265     1.891    register_bank_reg_0_3_6_7/A0
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.015    register_bank_reg_0_3_6_7/WCLK
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y43          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.772    register_bank_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.562%)  route 0.265ns (67.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.265     1.891    register_bank_reg_0_3_6_7/A0
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.015    register_bank_reg_0_3_6_7/WCLK
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y43          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.772    register_bank_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.562%)  route 0.265ns (67.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.265     1.891    register_bank_reg_0_3_6_7__0/A0
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.015    register_bank_reg_0_3_6_7__0/WCLK
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7__0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y43          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.772    register_bank_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.562%)  route 0.265ns (67.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.265     1.891    register_bank_reg_0_3_6_7__0/A0
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.866     2.015    register_bank_reg_0_3_6_7__0/WCLK
    SLICE_X2Y43          RAMD32                                       r  register_bank_reg_0_3_6_7__0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X2Y43          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.772    register_bank_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_rx/o_received_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.499    u_rx/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  u_rx/o_received_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  u_rx/o_received_data_reg[4]/Q
                         net (fo=1, routed)           0.104     1.731    register_bank_reg_0_3_0_5/DIC0
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    register_bank_reg_0_3_0_5/WCLK
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.604    register_bank_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_rx/o_received_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.499    u_rx/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  u_rx/o_received_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  u_rx/o_received_data_reg[2]/Q
                         net (fo=1, routed)           0.155     1.795    register_bank_reg_0_3_0_5/DIB0
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    register_bank_reg_0_3_0_5/WCLK
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.660    register_bank_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            u_tx/tx_data_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X2Y42          FDRE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.049     1.711    u_tx/Q[3]
    SLICE_X3Y42          FDRE                                         r  u_tx/tx_data_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    u_tx/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  u_tx/tx_data_buffer_reg[3]/C
                         clock pessimism             -0.503     1.511    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.047     1.558    u_tx/tx_data_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_rx/o_received_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.595     1.499    u_rx/clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  u_rx/o_received_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  u_rx/o_received_data_reg[3]/Q
                         net (fo=1, routed)           0.161     1.800    register_bank_reg_0_3_0_5/DIB1
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    register_bank_reg_0_3_0_5/WCLK
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y42          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.638    register_bank_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.691%)  route 0.318ns (71.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.318     1.944    register_bank_reg_0_3_0_5/ADDRD0
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    register_bank_reg_0_3_0_5/WCLK
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y42          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.771    register_bank_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 write_addr_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            register_bank_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.691%)  route 0.318ns (71.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  write_addr_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  write_addr_buffer_reg[0]/Q
                         net (fo=15, routed)          0.318     1.944    register_bank_reg_0_3_0_5/ADDRD0
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.865     2.014    register_bank_reg_0_3_0_5/WCLK
    SLICE_X2Y42          RAMD32                                       r  register_bank_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X2Y42          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.771    register_bank_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.666 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X1Y42    state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         83.333      82.333     SLICE_X2Y42    tx_data_reg[5]/C
Min Period        n/a     FDSE/C      n/a            1.000         83.333      82.333     SLICE_X2Y43    tx_data_reg[6]/C
Min Period        n/a     FDSE/C      n/a            1.000         83.333      82.333     SLICE_X2Y43    tx_data_reg[7]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         41.667      40.417     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         41.666      40.416     SLICE_X2Y42    register_bank_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/o_uart_tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 4.043ns (68.414%)  route 1.866ns (31.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.637     5.181    u_tx/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  u_tx/o_uart_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.699 r  u_tx/o_uart_tx_reg_reg/Q
                         net (fo=1, routed)           1.866     7.565    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.090 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.090    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tx/o_uart_tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.390ns (77.070%)  route 0.413ns (22.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.594     1.498    u_tx/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  u_tx/o_uart_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  u_tx/o_uart_tx_reg_reg/Q
                         net (fo=1, routed)           0.413     2.075    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.301 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.301    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            u_rx/uart_rx_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.368ns  (logic 1.466ns (61.918%)  route 0.902ns (38.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.902     2.368    u_rx/uart_rx_IBUF
    SLICE_X0Y38          FDRE                                         r  u_rx/uart_rx_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.516     4.881    u_rx/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  u_rx/uart_rx_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            u_rx/uart_rx_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.234ns (39.420%)  route 0.360ns (60.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.594    u_rx/uart_rx_IBUF
    SLICE_X0Y38          FDRE                                         r  u_rx/uart_rx_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    u_rx/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  u_rx/uart_rx_meta_reg/C





