#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Feb 20 20:17:46 2025
# Process ID: 9568
# Current directory: C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.runs/synth_1
# Command line: vivado.exe -log stopwatch_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_top.tcl
# Log file: C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.runs/synth_1/stopwatch_top.vds
# Journal file: C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.runs/synth_1\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :27917 MB
# Total Virtual     :61937 MB
# Available Virtual :22355 MB
#-----------------------------------------------------------
source stopwatch_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/utils_1/imports/synth_1/watch_counter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/utils_1/imports/synth_1/watch_counter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top stopwatch_top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1359.730 ; gain = 447.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:70]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:70]
WARNING: [Synth 8-10604] concatenation with an unsized literal will be treated as 32 bits [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:71]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_top' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pulse_10ms' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/pulse_10ms.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pulse_10ms' (0#1) [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/pulse_10ms.v:23]
INFO: [Synth 8-6157] synthesizing module 'watch_counter' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_counter.v:23]
WARNING: [Synth 8-6090] variable 'sec_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_counter.v:42]
WARNING: [Synth 8-6090] variable 'sec_cnt' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_counter.v:43]
INFO: [Synth 8-6155] done synthesizing module 'watch_counter' (0#1) [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_counter.v:23]
WARNING: [Synth 8-7071] port 'pls_10ms' of module 'watch_counter' is unconnected for instance 'uut_wcounter' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:45]
WARNING: [Synth 8-7023] instance 'uut_wcounter' of module 'watch_counter' has 6 connections declared, but only 5 given [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:45]
INFO: [Synth 8-6157] synthesizing module 'watch_control' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:78]
WARNING: [Synth 8-567] referenced signal 'BTN0_mode' should be on the sensitivity list [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:77]
WARNING: [Synth 8-567] referenced signal 'BTN0_cnt' should be on the sensitivity list [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:77]
INFO: [Synth 8-6155] done synthesizing module 'watch_control' (0#1) [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:23]
WARNING: [Synth 8-7071] port 'RST' of module 'watch_control' is unconnected for instance 'uut_wcntrl' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:47]
WARNING: [Synth 8-7023] instance 'uut_wcntrl' of module 'watch_control' has 10 connections declared, but only 9 given [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'hex2bcd' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex2bcd' (0#1) [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'hex' does not match port width (7) of module 'hex2bcd' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:49]
WARNING: [Synth 8-7071] port 'BCD' of module 'hex2bcd' is unconnected for instance 'uut_h2b' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:49]
WARNING: [Synth 8-7023] instance 'uut_h2b' of module 'hex2bcd' has 4 connections declared, but only 3 given [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'my_disp_mod' [C:/Users/user/source/repos/Verilog_lab/my_disp_mod/my_disp_mod.srcs/sources_1/new/my_disp_mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_disp_mod' (0#1) [C:/Users/user/source/repos/Verilog_lab/my_disp_mod/my_disp_mod.srcs/sources_1/new/my_disp_mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_top' (0#1) [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/stopwatch_top.v:23]
WARNING: [Synth 8-7129] Port RST in module watch_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module watch_counter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.500 ; gain = 558.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.500 ; gain = 558.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.500 ; gain = 558.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1470.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/constrs_1/new/stopwatch.xdc]
Finished Parsing XDC File [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/constrs_1/new/stopwatch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/constrs_1/new/stopwatch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1503.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1503.320 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'curr_state_reg' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'disp_mode_reg' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.srcs/sources_1/new/watch_control.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uut_wcntrl/curr_state_reg[1]) is unused and will be removed from module stopwatch_top.
WARNING: [Synth 8-3332] Sequential element (uut_wcntrl/curr_state_reg[0]) is unused and will be removed from module stopwatch_top.
WARNING: [Synth 8-3332] Sequential element (uut_wcntrl/disp_mode_reg) is unused and will be removed from module stopwatch_top.
WARNING: [Synth 8-3332] Sequential element (uut_wcntrl/next_state_reg[1]) is unused and will be removed from module stopwatch_top.
WARNING: [Synth 8-3332] Sequential element (uut_wcntrl/next_state_reg[0]) is unused and will be removed from module stopwatch_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     3|
|4     |LUT3   |     1|
|5     |LUT4   |     3|
|6     |LUT5   |     1|
|7     |LUT6   |     2|
|8     |FDRE   |    24|
|9     |IBUF   |     1|
|10    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1503.320 ; gain = 558.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1503.320 ; gain = 591.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1503.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9366f789
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1503.320 ; gain = 994.758
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/source/repos/Verilog_lab/StopWatch_0219/StopWatch_0219.runs/synth_1/stopwatch_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file stopwatch_top_utilization_synth.rpt -pb stopwatch_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 20:18:11 2025...
