# 2020-SRAM-training-cource
## Description
In this Lab, we will learn how to use memory compiler to generate SRAM and register files
## Labs
1. Dual-Port SRAM
2. Asynchronous FIFO Memory Replacement (implementation uses [Asynchronous dual clock FIFO](https://github.com/dpretet/async_fifo)). 

