
---------- Begin Simulation Statistics ----------
final_tick                               13761323505396                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128837                       # Simulator instruction rate (inst/s)
host_mem_usage                               17209472                       # Number of bytes of host memory used
host_op_rate                                   220570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3311.79                       # Real time elapsed on the host
host_tick_rate                               12763773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   426679562                       # Number of instructions simulated
sim_ops                                     730479485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042271                       # Number of seconds simulated
sim_ticks                                 42270909444                       # Number of ticks simulated
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      3015309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      6031194                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          241                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu0.num_fp_insts                           20                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu0.num_int_insts                           8                       # number of integer instructions
system.cpu0.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1791432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3570449                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          271                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         7                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         11                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       601820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          803                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1203580                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          803                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu2.num_fp_insts                           12                       # number of float instructions
system.cpu2.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu2.num_int_insts                          16                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        40461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        81750                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu3.num_int_insts                          23                       # number of integer instructions
system.cpu3.num_int_register_reads                 63                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                11                       # number of times the integer registers were written
system.cpu3.num_load_insts                          1                       # Number of load instructions
system.cpu3.num_mem_refs                           12                       # number of memory refs
system.cpu3.num_store_insts                        11                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       11     47.83%     47.83% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     47.83% # Class of executed instruction
system.cpu3.op_class::MemRead                       1      4.35%     52.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                     11     47.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      3025451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        6073648                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2460969                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5001160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3065882                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1450869                       # number of cc regfile writes
system.switch_cpus0.committedInsts           85340011                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             93818144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.487457                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.487457                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        156765273                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        70727144                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   7994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts         1846                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          541197                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.882725                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            55042708                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          10497278                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26349377                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     26372582                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     10512962                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     93903483                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     44545430                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1019                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    112052815                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        240581                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     21436902                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          2197                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     21714611                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          714                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        129241724                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             93860180                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.534290                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         69052543                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.739408                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              93860829                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       122069405                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       12095304                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.672288                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.672288                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     13639000     12.17%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu           15      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     12.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     26690941     23.82%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       526740      0.47%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16153461     14.42%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     50.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15048392     13.43%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite            8      0.00%     64.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29497997     26.32%     90.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     10497283      9.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     112053837                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      101306556                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    192750629                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     81224152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     81314829                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           12690730                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.113256                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         171800      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2053862     16.18%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     17.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      1712457     13.49%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2827916     22.28%     53.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite            0      0.00%     53.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      5200897     40.98%     94.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       723798      5.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      23438011                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    170980278                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12636028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12674658                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          93903483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        112053837                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        85290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued          863                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined       145192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    126931643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.882789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.996142                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    101581631     80.03%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2709118      2.13%     82.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2753565      2.17%     84.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2269554      1.79%     86.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6057605      4.77%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3854533      3.04%     93.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2941628      2.32%     96.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2235998      1.76%     98.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2528011      1.99%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    126931643                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.882733                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       898013                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       245548                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     26372582                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10512962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       57881249                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               126939637                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         81379463                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        33091902                       # number of cc regfile writes
system.switch_cpus1.committedInsts           53852868                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             92784477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.357156                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.357156                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  13811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1259527                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21513478                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.164821                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36749103                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           7661475                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       69121749                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     33372260                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        45195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      8628919                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    168583223                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     29087628                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3793635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    147861994                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6148774                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1218097                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6465789                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         3117                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       688958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       570569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        154420172                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            146086343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655387                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        101204951                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.150833                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             147083718                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       211832647                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      118760866                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.424240                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.424240                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass        62562      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112713327     74.32%     74.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       153759      0.10%     74.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       388442      0.26%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     30369077     20.03%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7968469      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151655636                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            2933015                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019340                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2576539     87.85%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        329311     11.23%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        27165      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     154526089                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    433729563                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146086343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    244384816                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         168583223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        151655636                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     75798643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       559457                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     80703553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    126925826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.194837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.361163                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     94475832     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4981880      3.93%     78.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      3321092      2.62%     80.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2264214      1.78%     82.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3362681      2.65%     85.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4357655      3.43%     88.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5268907      4.15%     92.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4762031      3.75%     96.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4131534      3.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    126925826                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.194707                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3142199                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1025810                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     33372260                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8628919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       79664332                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               126939637                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         10236739                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         9475426                       # number of cc regfile writes
system.switch_cpus2.committedInsts           37486619                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             65586141                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.386265                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.386265                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         67852082                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        51237448                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 299161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        27112                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         1783890                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.539495                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            19011913                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3050793                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        9494077                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     15884128                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        26123                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3272652                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     68915326                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     15961120                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        86211                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     68483359                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         22356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      8173802                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         52558                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      8212458                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          597                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          998                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        26114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         68052093                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             68045297                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.658908                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         44840095                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.536045                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              68272495                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        50595813                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11955131                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.295311                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.295311                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       236331      0.34%      0.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     17275775     25.19%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1025      0.00%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     25.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     13937419     20.33%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     45.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        18631      0.03%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          413      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     45.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd      8069743     11.77%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       841425      1.23%     58.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult      9146673     13.34%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     72.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1930986      2.82%     75.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       275805      0.40%     75.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     14059275     20.50%     95.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      2776069      4.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      68569570                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       54722085                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    109024065                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     53984438                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     56473910                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             538060                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007847                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16650      3.09%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         8271      1.54%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          2358      0.44%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        42403      7.88%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv          249      0.05%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       143892     26.74%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     39.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44859      8.34%     48.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        42977      7.99%     56.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       207670     38.60%     94.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        28731      5.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      14149214                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    155310036                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14060859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     15771038                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          68896531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         68569570                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined      3329061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        16425                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined      1982169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    126640476                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.541451                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.711716                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    111737220     88.23%     88.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2353798      1.86%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1788590      1.41%     91.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1446576      1.14%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1604994      1.27%     93.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1695972      1.34%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1667265      1.32%     96.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1373050      1.08%     97.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2973011      2.35%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    126640476                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.540175                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1366634                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1430327                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     15884128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3272652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       22573018                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               126939637                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        259356526                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       245126895                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            478290631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.507759                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.507759                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            58184                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           58240                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 704396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2281378                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        48989456                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.331492                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           144440776                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          39859950                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       13084577                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    112096065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        26615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45135873                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589977634                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    104580826                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6034864                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    549838006                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         9348                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1900226                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         9392                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        46221                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1115872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1165506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        633712926                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            547000376                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.652255                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        413342573                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.309138                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             548958222                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       796811450                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      461878083                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.969440                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.969440                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1087932      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    403181718     72.53%     72.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      4091015      0.74%     73.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       223890      0.04%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    106629283     19.18%     92.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     40542247      7.29%     99.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        58504      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        58289      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     555872878                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         169272                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       286096                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       116241                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       120810                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           19468262                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035023                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       14321075     73.56%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     73.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       4197990     21.56%     95.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       896718      4.61%     99.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        22857      0.12%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        29622      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     574083936                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1258810382                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    546884135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    701588586                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589977634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        555872878                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    111686894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1647227                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    144129045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    126235241                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.403468                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.767666                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     24295073     19.25%     19.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4018435      3.18%     22.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5452210      4.32%     26.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8829111      6.99%     33.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     12308237      9.75%     43.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14220076     11.26%     54.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21670882     17.17%     71.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19425666     15.39%     87.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     16015551     12.69%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    126235241                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.379033                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     19256453                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     11993652                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    112096065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45135873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      254187106                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               126939637                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     24110765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24110766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25057594                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25057595                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      2576409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2576416                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      8522206                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8522213                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 143040139839                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 143040139839                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 143040139839                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 143040139839                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     26687174                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26687182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     33579800                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33579808                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.875000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.096541                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096541                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.875000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.253790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.253790                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 55519.189631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55519.038788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 16784.402987                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16784.389200                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     48847696                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1498714                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    32.593074                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3015309                       # number of writebacks
system.cpu0.dcache.writebacks::total          3015309                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      2468435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2468435                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      2468435                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2468435                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       107974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       107974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3015828                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3015828                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   9875754360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9875754360                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 500625103104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 500625103104                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.004046                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004046                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.089811                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089811                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91464.189157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91464.189157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 165999.222470                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165999.222470                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3015309                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     13939593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13939594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2251864                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2251870                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129199733604                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129199733604                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     16191457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16191464                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.139077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.139078                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 57374.572178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57374.419307                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      2242792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2242792                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         9072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9072                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   1639915443                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1639915443                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 180766.693452                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 180766.693452                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     10171172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10171172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       324545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       324546                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  13840406235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13840406235                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     10495717                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10495718                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.030922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 42645.569135                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42645.437735                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       225643                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       225643                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        98902                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98902                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   8235838917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8235838917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.009423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 83272.723676                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83272.723676                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       946829                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       946829                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      5945797                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      5945797                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6892626                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6892626                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.862632                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.862632                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data      2907854                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total      2907854                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data 490749348744                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 490749348744                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.421879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.421879                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 168766.846184                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 168766.846184                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.913795                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28073416                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3015821                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.308714                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.045099                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.868696                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000088                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999744                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        271654285                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       271654285                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           27                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      7443167                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7443194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           27                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      7443167                       # number of overall hits
system.cpu0.icache.overall_hits::total        7443194                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4856472                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4856472                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4856472                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4856472                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           29                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      7443216                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7443245                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           29                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      7443216                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7443245                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.068966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.068966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 99111.673469                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95224.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 99111.673469                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95224.941176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      4840155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4840155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      4840155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4840155                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 98778.673469                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98778.673469                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 98778.673469                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98778.673469                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           27                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      7443167                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7443194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4856472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4856472                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      7443216                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7443245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 99111.673469                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95224.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      4840155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4840155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 98778.673469                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98778.673469                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           50.995903                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7443245                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         145945.980392                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    48.995903                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.095695                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.099601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         59546011                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        59546011                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2916969                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      3926610                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       913242                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         98903                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        98903                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2916982                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      9046964                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            9047066                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    385992320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           385995584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1824543                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              116770752                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4840428                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000050                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.007056                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4840187    100.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 241      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4840428                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      4016580399                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           9.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3012798186                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          7.1                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1187413                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1187413                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1187413                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1187413                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1828414                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1828472                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1828414                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1828472                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      4806855                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 492638895639                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 492643702494                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      4806855                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 492638895639                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 492643702494                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3015827                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      3015885                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3015827                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      3015885                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.606273                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.606280                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.606273                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.606280                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 98099.081633                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 269435.092730                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 269429.175013                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 98099.081633                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 269435.092730                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 269429.175013                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1824543                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1824543                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1828414                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1828463                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1828414                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1828463                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      4790538                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 492030038106                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 492034828644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      4790538                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 492030038106                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 492034828644                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.606273                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.606277                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.606273                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.606277                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97766.081633                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 269102.095098                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 269097.503556                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97766.081633                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 269102.095098                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 269097.503556                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1824543                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2558380                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2558380                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2558380                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2558380                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       456929                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       456929                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       456929                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       456929                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        44980                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        44980                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        53922                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        53923                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   7942124259                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   7942124259                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        98902                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        98903                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.545206                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.545211                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 147289.126127                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 147286.394655                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        53922                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        53922                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7924168233                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   7924168233                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.545206                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.545201                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146956.126127                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 146956.126127                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1142433                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1142433                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1774492                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1774549                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      4806855                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 484696771380                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 484701578235                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2916925                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2916982                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.608343                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.608351                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98099.081633                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 273146.777433                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 273140.712505                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1774492                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1774541                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4790538                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 484105869873                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 484110660411                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.608343                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608348                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97766.081633                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 272813.779872                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 272808.946320                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4093.364140                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           6031181                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1828639                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.298180                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     1.021158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002191                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.008858                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     0.051339                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4092.280594                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000249                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.999092                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         3445                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        98327743                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       98327743                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  42270899121                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31410.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31410.numOps                      0                       # Number of Ops committed
system.cpu0.thread31410.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            6                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     26887510                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26887516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            6                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     26887510                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26887516                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2496626                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2496629                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      2496629                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2496632                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 192683474649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 192683474649                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 192683474649                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 192683474649                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     29384136                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29384145                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     29384139                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29384148                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.084965                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084965                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.084965                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084965                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 77177.548679                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77177.455941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 77177.455941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77177.363203                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1292                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.750000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778391                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778391                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       704691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       704691                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       704691                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       704691                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1791935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1791935                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1791937                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1791937                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 102579440544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102579440544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 102580195788                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102580195788                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060983                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060983                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060983                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060983                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 57245.067786                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57245.067786                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 57245.425363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57245.425363                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778391                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     21967845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21967847                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2266713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2266713                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 189962222958                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 189962222958                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     24234558                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24234560                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 83805.149994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83805.149994                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       704643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       704643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1562070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1562070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  99934986645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99934986645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064456                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 63975.997647                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63975.997647                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      4919665                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4919669                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            3                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       229913                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       229916                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2721251691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2721251691                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      5149578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5149585                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428571                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11836.006189                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11835.851750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       229865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       229865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2644453899                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2644453899                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044638                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044638                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11504.378218                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11504.378218                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       755244                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       755244                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       377622                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       377622                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.786126                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28689049                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1778903                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.127382                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.002627                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.783499                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999577                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        236852087                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       236852087                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           20                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     22978351                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22978371                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           20                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     22978351                       # number of overall hits
system.cpu1.icache.overall_hits::total       22978371                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          117                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          117                       # number of overall misses
system.cpu1.icache.overall_misses::total          120                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11733588                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11733588                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11733588                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11733588                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     22978468                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22978491                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     22978468                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22978491                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.130435                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.130435                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 100287.076923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97779.900000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 100287.076923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97779.900000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           37                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      8590734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8590734                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      8590734                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8590734                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107384.175000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 107384.175000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107384.175000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 107384.175000                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           20                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     22978351                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22978371                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          117                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11733588                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11733588                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     22978468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22978491                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 100287.076923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97779.900000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      8590734                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8590734                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 107384.175000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 107384.175000                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           80.299081                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22978454                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               83                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         276848.843373                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    77.299082                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.150975                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.156834                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        183828011                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       183828011                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1562154                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1160698                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1414821                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        13071                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        13071                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        216832                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       216832                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1562155                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          166                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5362340                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5362506                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    227666816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           227672128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                       797128                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               51016192                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2589186                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.014414                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2588792     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 346      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2589186                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2373365925                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.6                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          79920                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1781473743                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       977863                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         977863                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       977863                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        977863                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data       801038                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total       801124                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data       801038                       # number of overall misses
system.cpu1.l2cache.overall_misses::total       801124                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      8535456                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  97487168913                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  97495704369                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      8535456                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  97487168913                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  97495704369                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1778901                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1778987                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1778901                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1778987                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.450299                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.450326                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.450299                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.450326                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 106693.200000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 121701.054024                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 121698.643867                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 106693.200000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 121701.054024                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 121698.643867                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks       797128                       # number of writebacks
system.cpu1.l2cache.writebacks::total          797128                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data       801037                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total       801117                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data       801037                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total       801117                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      8508816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  97220413602                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  97228922418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      8508816                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  97220413602                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  97228922418                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.450299                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.450322                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.450299                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.450322                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 106360.200000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 121368.193482                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 121366.694775                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 106360.200000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 121368.193482                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 121366.694775                       # average overall mshr miss latency
system.cpu1.l2cache.replacements               797128                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       981454                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       981454                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       981454                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       981454                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       796893                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       796893                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       796893                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       796893                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        13071                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        13071                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        13071                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        13071                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       111210                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       111210                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       105619                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       105622                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2000879118                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2000879118                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       216829                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       216832                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.487107                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.487114                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 18944.310380                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 18943.772301                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       105618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       105618                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   1965698001                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1965698001                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.487103                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.487096                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18611.392007                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18611.392007                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       866653                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       866653                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       695419                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       695502                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8535456                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  95486289795                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  95494825251                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1562072                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1562155                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.445190                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.445220                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 106693.200000                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 137307.565360                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 137303.451681                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       695419                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       695499                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8508816                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  95254715601                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  95263224417                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.445190                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.445218                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 106360.200000                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 136974.565839                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 136971.044411                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4079.619214                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3570403                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs          801224                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.456186                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.412501                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.021195                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.035318                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.424509                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4078.725691                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000101                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000104                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995783                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.996001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          520                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2016                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1552                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        57927704                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       57927704                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  42270899121                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31410.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31410.numOps                      0                       # Number of Ops committed
system.cpu1.thread31410.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16718266                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16718266                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16829316                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16829316                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1810260                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1810264                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1858178                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1858182                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 281687424917                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 281687424917                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 281687424917                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 281687424917                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     18528526                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18528530                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     18687494                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18687498                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097701                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097701                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.099434                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099434                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 155606.059305                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 155605.715474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 151593.348386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 151593.022060                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1409322                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       253385                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18307                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            414                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    76.982684                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   612.041063                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       600570                       # number of writebacks
system.cpu2.dcache.writebacks::total           600570                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1241757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1241757                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1241757                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1241757                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       568503                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       568503                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       602165                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       602165                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  81981895352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  81981895352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  90763978145                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  90763978145                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.030683                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.030683                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.032223                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.032223                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 144206.618702                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144206.618702                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 150729.414936                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 150729.414936                       # average overall mshr miss latency
system.cpu2.dcache.replacements                600570                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     14292164                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14292164                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1741856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1741860                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 277205915934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 277205915934                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     16034020                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16034024                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.108635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.108635                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 159143.991199                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 159143.625741                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1241754                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1241754                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       500102                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       500102                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  77523239160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  77523239160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.031190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 155014.855290                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 155014.855290                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      2426102                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2426102                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        68404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        68404                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4481508983                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4481508983                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      2494506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2494506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.027422                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.027422                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 65515.305874                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65515.305874                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        68401                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        68401                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4458656192                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4458656192                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.027421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.027421                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 65184.079063                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65184.079063                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       111050                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       111050                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        47918                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        47918                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       158968                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       158968                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.301432                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.301432                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33662                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33662                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   8782082793                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   8782082793                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.211753                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.211753                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 260890.107332                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 260890.107332                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.763849                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17431482                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           601082                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.000173                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052596951                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003777                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.760071                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999531                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999539                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        150101066                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       150101066                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           15                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      4504159                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4504174                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           15                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      4504159                       # number of overall hits
system.cpu2.icache.overall_hits::total        4504174                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          878                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           880                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          878                       # number of overall misses
system.cpu2.icache.overall_misses::total          880                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    211358763                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    211358763                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    211358763                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    211358763                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           17                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      4505037                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4505054                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           17                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      4505037                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4505054                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.117647                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.117647                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 240727.520501                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 240180.412500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 240727.520501                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 240180.412500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu2.icache.writebacks::total              164                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          205                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          673                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          673                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          673                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    166416084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    166416084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    166416084                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    166416084                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000149                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000149                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000149                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000149                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 247275.013373                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 247275.013373                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 247275.013373                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 247275.013373                       # average overall mshr miss latency
system.cpu2.icache.replacements                   164                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           15                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      4504159                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4504174                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          880                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    211358763                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    211358763                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      4505037                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4505054                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 240727.520501                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 240180.412500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          673                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    166416084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    166416084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 247275.013373                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 247275.013373                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          335.908387                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4504849                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              675                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          6673.850370                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.743583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   334.164804                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003405                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.652666                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.656071                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         36041107                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        36041107                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         534440                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       262266                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       684365                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1084                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1084                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         67317                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        67317                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       534443                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1514                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1804905                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            1806419                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        53696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     76905728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            76959424                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       345897                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               22137408                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        948741                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000850                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.029135                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              947935     99.92%     99.92% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 806      0.08%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          948741                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       800879318                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         672327                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      600837894                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       252050                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         252050                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       252050                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        252050                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          673                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       349031                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       349710                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          673                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       349031                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       349710                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    165945222                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  89305282323                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  89471227545                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    165945222                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  89305282323                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  89471227545                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          673                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       601081                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       601760                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          673                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       601081                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       601760                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.580672                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.581145                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.580672                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.581145                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 246575.367013                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 255866.333715                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 255844.063781                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 246575.367013                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 255866.333715                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 255844.063781                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       345897                       # number of writebacks
system.cpu2.l2cache.writebacks::total          345897                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          673                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       349031                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       349704                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          673                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       349031                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       349704                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    165721113                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  89189055999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  89354777112                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    165721113                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  89189055999                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  89354777112                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.580672                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.581135                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.580672                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.581135                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 246242.367013                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 255533.336578                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 255515.456249                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 246242.367013                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 255533.336578                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 255515.456249                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               345897                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       189774                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       189774                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       189774                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       189774                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       410957                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       410957                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       410957                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       410957                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1084                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1084                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1084                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1084                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        49455                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        49455                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        17862                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        17862                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   4223927178                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   4223927178                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        67317                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        67317                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.265342                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.265342                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 236475.600605                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 236475.600605                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        17862                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        17862                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4217979132                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   4217979132                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.265342                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.265342                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 236142.600605                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 236142.600605                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       202595                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       202595                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          673                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       331169                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       331848                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    165945222                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  85081355145                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  85247300367                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          673                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       533764                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       534443                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.620441                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620923                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 246575.367013                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 256912.196326                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 256886.587736                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          673                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       331169                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       331842                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    165721113                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  84971076867                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  85136797980                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.620441                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620912                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 246242.367013                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 256579.199342                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 256558.235486                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4083.438804                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1203572                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          349993                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.438846                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     4.129032                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.010236                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.739171                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     5.308171                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4073.252193                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001008                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000180                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.001296                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.994446                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.996933                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         3005                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        19607193                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       19607193                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  42270899121                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    117381590                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       117381597                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    130094060                       # number of overall hits
system.cpu3.dcache.overall_hits::total      130094067                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          466                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          548                       # number of overall misses
system.cpu3.dcache.overall_misses::total          553                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     84388527                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     84388527                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     84388527                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     84388527                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           12                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    117382056                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    117382068                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           12                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    130094608                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    130094620                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.416667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.416667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 181091.259657                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 179168.847134                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 153993.662409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 152601.314647                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          216                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          216                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          311                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          311                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     51412536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     51412536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     61053552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     61053552                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 205650.144000                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 205650.144000                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 196313.672026                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 196313.672026                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     80310133                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80310133                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          361                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          362                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     63586683                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63586683                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     80310494                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     80310495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 176140.396122                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 175653.820442                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          214                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          214                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     30702267                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     30702267                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 208858.959184                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 208858.959184                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            7                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     37071457                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      37071464                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            4                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     20801844                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20801844                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data           11                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     37071562                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     37071573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.363636                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 198112.800000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 190842.605505                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     20710269                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20710269                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 201070.572816                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 201070.572816                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     12712470                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     12712470                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           82                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           82                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     12712552                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     12712552                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      9641016                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      9641016                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 158049.442623                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 158049.442623                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          304.598811                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          130094383                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              316                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         411691.085443                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   299.598811                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.009766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.585154                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.594920                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1040757276                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1040757276                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                         11                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45319933                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45319952                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45319933                       # number of overall hits
system.cpu3.icache.overall_hits::total       45319952                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        44279                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         44282                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        44279                       # number of overall misses
system.cpu3.icache.overall_misses::total        44282                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    634805559                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    634805559                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    634805559                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    634805559                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45364212                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45364234                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45364212                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45364234                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14336.492671                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14335.521408                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14336.492671                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14335.521408                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40461                       # number of writebacks
system.cpu3.icache.writebacks::total            40461                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3309                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3309                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3309                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3309                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        40970                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40970                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        40970                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40970                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    505945881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    505945881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    505945881                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    505945881                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000903                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12349.179424                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12349.179424                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12349.179424                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12349.179424                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40461                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45319933                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45319952                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        44279                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        44282                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    634805559                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    634805559                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45364212                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45364234                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14336.492671                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14335.521408                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3309                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3309                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        40970                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40970                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    505945881                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    505945881                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000903                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12349.179424                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12349.179424                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          499.360983                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45360925                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40973                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1107.093086                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.120244                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   499.240739                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000235                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.975080                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.975314                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        362954845                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       362954845                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          41182                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        40461                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        41182                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       122407                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          632                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             123039                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5211776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        20224                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             5232000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         41289                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000073                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.008524                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               41286     99.99%     99.99% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                   3      0.01%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           41289                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        54167112                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       40929030                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         310689                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        39554                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          39556                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        39554                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         39556                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1733                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1733                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    329785884                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     60830775                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    390616659                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    329785884                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     60830775                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    390616659                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        40970                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          311                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        41289                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        40970                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          311                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        41289                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.034562                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.041972                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.034562                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993569                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.041972                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 232899.635593                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 196863.349515                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 225399.110791                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 232899.635593                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 196863.349515                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 225399.110791                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1725                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1725                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    329314356                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     60727878                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    390042234                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    329314356                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     60727878                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    390042234                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.034562                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.041779                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.034562                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993569                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.041779                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 232566.635593                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 196530.349515                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 226111.440000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 232566.635593                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 196530.349515                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 226111.440000                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        40458                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        40458                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        40458                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        40458                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          107                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     20641671                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     20641671                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          107                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 200404.572816                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 192912.813084                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          103                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     20607372                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     20607372                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.962617                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 200071.572816                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 200071.572816                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        39554                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        39556                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1626                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    329785884                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     40189104                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    369974988                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        40970                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        41182                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.034562                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.990385                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.039483                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 232899.635593                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 195092.737864                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 227536.892989                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1622                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    329314356                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     40120506                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    369434862                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.034562                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.990385                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.039386                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 232566.635593                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 194759.737864                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 227765.019729                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1650.324593                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             81747                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1733                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           47.170802                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     5.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1344.683412                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   297.641182                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.001221                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.328292                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.072666                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.402911                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1732                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.423096                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1309685                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1309685                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052606275                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  42270899121                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2803508                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       3023988                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1346332                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1056894                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             177513                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            177513                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2803523                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      5481230                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      2399147                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      1044511                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3466                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 8928354                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    233776640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    102273536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     44467264                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                380628352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           2460917                       # Total snoops (count)
system.l3bus.snoopTraffic                    89857472                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5509159                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5509159    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5509159                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           3048396450                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1221100900                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           533556868                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           233498134                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1150842                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       438119                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data         2676                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              440796                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       438119                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data         2676                       # number of overall hits
system.l3cache.overall_hits::total             440796                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1828412                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       362918                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          673                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       346355                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          309                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           2540240                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1828412                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       362918                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          673                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       346355                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1416                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          309                       # number of overall misses
system.l3cache.overall_misses::total          2540240                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      4594734                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 484448268396                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8174484                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  87771991862                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    162951864                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  87696124689                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    323560436                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     59478793                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 660475145258                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      4594734                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 484448268396                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8174484                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  87771991862                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    162951864                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  87696124689                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    323560436                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     59478793                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 660475145258                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1828412                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           80                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data       801037                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          673                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       349031                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1416                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          309                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         2981036                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1828412                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           80                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data       801037                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          673                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       349031                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1416                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          309                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        2981036                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.453060                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.992333                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.852133                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.453060                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.992333                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.852133                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 93770.081633                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 264955.747608                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 103474.481013                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 241850.753785                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 242127.583952                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 253197.224492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 228503.132768                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 192488.003236                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 260005.017344                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 93770.081633                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 264955.747608                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 103474.481013                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 241850.753785                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 242127.583952                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 253197.224492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 228503.132768                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 192488.003236                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 260005.017344                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1404023                       # number of writebacks
system.l3cache.writebacks::total              1404023                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1828412                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       362918                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          673                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       346355                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1416                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          309                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      2540211                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1828412                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       362918                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          673                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       346355                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1416                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          309                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      2540211                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      4268394                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 472271104416                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      7648344                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  85354957982                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    158469684                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  85389420369                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    314129876                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     57420853                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 643557419918                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      4268394                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 472271104416                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      7648344                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  85354957982                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    158469684                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  85389420369                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    314129876                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     57420853                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 643557419918                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.453060                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.992333                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.852124                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.453060                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.992333                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.852124                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87110.081633                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 258295.780391                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96814.481013                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 235190.753785                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 235467.583952                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 246537.282179                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 221843.132768                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 185828.003236                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 253348.017121                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87110.081633                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 258295.780391                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96814.481013                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 235190.753785                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 235467.583952                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 246537.282179                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 221843.132768                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 185828.003236                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 253348.017121                       # average overall mshr miss latency
system.l3cache.replacements                   2460917                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1619965                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1619965                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1619965                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1619965                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1346332                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1346332                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1346332                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1346332                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       105411                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          297                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           105708                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        53922                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          207                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        17565                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          103                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          71805                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   7707093627                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     42775846                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   4140037461                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     20188456                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  11910095390                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        53922                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       105618                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        17862                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          103                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       177513                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001960                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.983373                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.404506                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 142930.411094                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 206646.599034                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 235698.119044                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 196004.427184                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 165867.215236                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        53922                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          207                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        17565                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          103                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        71797                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   7347973107                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     41397226                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   4023054561                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     19502476                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  11431927370                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001960                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.983373                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.404461                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 136270.411094                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 199986.599034                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 229038.119044                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 189344.427184                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 159225.697035                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       332708                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data         2379                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       335088                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1774490                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       362711                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          673                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       328790                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          206                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      2468435                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      4594734                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 476741174769                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8174484                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  87729216016                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    162951864                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  83556087228                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    323560436                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     39290337                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 648565049868                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1774490                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           80                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       695419                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          673                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       331169                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1416                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          206                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2803523                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.987500                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.521572                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.992816                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.880476                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93770.081633                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 268663.770869                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 103474.481013                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 241870.844876                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 242127.583952                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 254132.081961                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 228503.132768                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 190729.791262                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 262743.418347                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1774490                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       362711                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          673                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       328790                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1416                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          206                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      2468414                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      4268394                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 464923131309                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7648344                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85313560756                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    158469684                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  81366365808                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    314129876                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     37918377                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 632125492548                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.987500                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.521572                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.992816                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.880469                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87110.081633                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 262003.804648                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96814.481013                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 235210.844876                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 235467.583952                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 247472.142729                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 221843.132768                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 184069.791262                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 256085.686011                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64299.913535                       # Cycle average of tags in use
system.l3cache.tags.total_refs                3407093                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              2966297                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.148601                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719098581254                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64299.913535                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.981139                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.981139                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64584                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          928                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         6414                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        53132                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         4110                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.985474                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             98123625                       # Number of tag accesses
system.l3cache.tags.data_accesses            98123625                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1404020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1828411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    362916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    346346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000073574026                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        87740                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        87741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3068394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1350335                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2540207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1404020                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2540207                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1404020                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      79.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2540207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1404020                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   91463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  103207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  115063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  123741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  134596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  143145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  154536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 174764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 176860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 171934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 162158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 146154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 128983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 111284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  85022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  66699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  50362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  32414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  19864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  11625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   6543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   3760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   2830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   2562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   2338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   2073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   1883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                   1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                   1176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                    722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                    330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  15082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  25362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  31803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  39137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  46855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  55315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  63515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  70118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  72050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  42629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  37525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  32699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  29558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  26752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  23895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  21657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  19730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  17990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  16801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  15919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  14773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  13860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  13331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  12814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  12507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  12143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  11488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  11462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  11672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  12171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  12428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  12839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  13792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  14424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  15221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  16317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  17481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  19036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  20933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  23023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 24951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 26820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 28287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 29103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 29594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 29640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 29296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 21386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 13280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  5419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    24                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        87741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.951106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.362407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    200.648047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        87740    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58368-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         87741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        87740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87692     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         87740                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               162573248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89857280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3845.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2125.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42270731289                       # Total gap between requests
system.mem_ctrls.avgGap                      10717.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    117018304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     23226624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        43072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     22166144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     89851840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 74188.136504480368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 2768293976.618233680725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 119609.444568447929                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 549470647.911428451538                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1018951.344235005789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 524382945.424097061157                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2143885.740619269200                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 467839.473058865929                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2125618804.559543609619                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1828411                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       362918                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          673                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       346352                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          309                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1404020                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      2432440                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 403493898995                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4687181                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  71710073376                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst    133182922                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  72365092816                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst    260934854                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     45823685                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3316159680588                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     49641.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    220680.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     59331.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    197593.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    197894.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    208935.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    184276.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    148296.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2361903.45                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    117018176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     23226752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        43072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     22166528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     162574976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        43072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       142528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     89857280                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     89857280                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1828409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       362918                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          673                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       346352                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          309                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2540234                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1404020                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1404020                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        74188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   2768290949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       119609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    549473676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1018951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    524392030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2143886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       467839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3846025036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        74188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       119609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1018951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2143886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3371775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2125747498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2125747498                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2125747498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        74188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   2768290949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       119609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    549473676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1018951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    524392030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2143886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       467839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5971772534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2540199                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1403935                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        80259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        76864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        79362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        85049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        80669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        75655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        74788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        82915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        81161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        82272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        76156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        84260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        79984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        78791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        75600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        81878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        82527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        80823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        75798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        74476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        85551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        79882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        79863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        76538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        77318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        82948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        80461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        76525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        76144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        82412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        77729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        41712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        42891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        44278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        48011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        44149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        39437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        44229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        45016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        44982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        43385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        41517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        44143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        46916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        43733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        41421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        44674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        44456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        47040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        42844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        41551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        44367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        46980                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        43799                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        41298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        43414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        43294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        47137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        42573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        39628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        44680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        45375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        45005                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            503582965361                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8463943068                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       548016126269                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               198245.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          215737.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1686501                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             289890                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           20.65                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1967729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   128.281340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    92.705205                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.626267                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1354564     68.84%     68.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       412603     20.97%     89.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        80889      4.11%     93.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        35377      1.80%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        20511      1.04%     96.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        14078      0.72%     97.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10243      0.52%     97.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7959      0.40%     98.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        31505      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1967729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             162572736                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           89851840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3845.972044                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2125.618805                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   31.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    6136889941.727999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8158858450.680006                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   10684881729.043299                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  5276665289.279905                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15070137828.678240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 35650657010.808090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 201799823.769611                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  81179890073.990326                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1920.467081                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3807300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38463526194                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2468423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1404020                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1056893                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71805                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71805                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2468431                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      7541377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      7541377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7541377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    252431872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    252431872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               252431872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2540236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2540236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2540236                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          3535573696                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4649405357                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         542771                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       542755                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1847                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       189793                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         189790                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.998419                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        85853                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts         1846                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    126919504                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.739194                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.090802                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    106313752     83.76%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      5889966      4.64%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      2503220      1.97%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1623252      1.28%     91.66% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1002043      0.79%     92.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       493622      0.39%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       447985      0.35%     93.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       277522      0.22%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      8368142      6.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    126919504                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     85340011                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      93818144                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           36815218                       # Number of memory references committed
system.switch_cpus0.commit.loads             26319494                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            541108                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          81215468                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           42373142                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     13634612     14.53%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     26688194     28.45%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       526740      0.56%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16153380     17.22%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      7044752      7.51%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19274742     20.54%     88.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10495724     11.19%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     93818144                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      8368142                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         1582743                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    113432242                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          8491923                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      3422502                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          2197                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       188231                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      93917016                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           26370751                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           10497278                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                27987                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                  600                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles         6495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              85522511                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             542771                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       189797                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            126922950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           4396                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          7443216                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    126931643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.740675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.122681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       111214828     87.62%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          894027      0.70%     88.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          643475      0.51%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3          940379      0.74%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1705556      1.34%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         2132657      1.68%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1275562      1.00%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         1127135      0.89%     94.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6998024      5.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    126931643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004276                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.673726                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            7443216                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3286649                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads          53063                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          714                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores         17235                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache       1496150                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  42270909444                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          2197                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         3065698                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       48653865                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10372561                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     64837286                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      93907945                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       6048876                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      49813581                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      12176683                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     84304574                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          285362268                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        85761737                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        156808317                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     84229053                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           75471                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         18102350                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               212455359                       # The number of ROB reads
system.switch_cpus0.rob.writes              187820183                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         85340011                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           93818144                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       30741924                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     20410848                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1215483                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10737369                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10722139                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.858159                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        4260141                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      4003005                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      3961086                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        41919                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         8675                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     75802883                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1215448                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    116227826                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.798298                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.064466                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     93839263     80.74%     80.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      6301403      5.42%     86.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      2717007      2.34%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2874762      2.47%     90.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1827912      1.57%     92.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       820496      0.71%     93.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       452622      0.39%     93.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       859974      0.74%     94.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      6534387      5.62%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    116227826                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     53852868                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted      92784477                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           23610134                       # Number of memory references committed
system.switch_cpus1.commit.loads             18460556                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          13867936                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           92674625                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1786911                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass        56462      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     68625290     73.96%     74.02% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       118769      0.13%     74.15% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       373822      0.40%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     18460556     19.90%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      5149578      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total     92784477                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      6534387                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         3830557                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     93486514                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         24954209                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      3436442                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1218097                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      9979968                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     186830800                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          197                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           29087613                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            7661475                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               329988                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                60426                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1008241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             115894093                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           30741924                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     18943366                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            124699453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2436264                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         22978468                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           71                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    126925826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.581850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.795265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        89870279     70.81%     70.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         2980390      2.35%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         2631765      2.07%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4658522      3.67%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4577228      3.61%     82.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         2596023      2.05%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2489591      1.96%     86.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         4644610      3.66%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12477418      9.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    126925826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.242178                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.912986                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           22978468                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            4852610                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14911686                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        86977                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         3117                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3479336                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          410                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  42270909444                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1218097                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5365100                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       79769503                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         26455807                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14117307                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     180390690                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       679886                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6046623                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      11095443                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         97998                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    188261857                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          482211212                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       269370420                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps     97792007                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        90469726                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9798073                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               278280799                       # The number of ROB reads
system.switch_cpus1.rob.writes              347936164                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         53852868                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps           92784477                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        1864753                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      1833415                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        26810                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1751582                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1749811                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.898891                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          26113                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups         2295                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits         1790                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          505                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      2798689                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        27005                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    126265105                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.519432                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.864919                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    114750399     90.88%     90.88% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      2042268      1.62%     92.50% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2       934848      0.74%     93.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3       673273      0.53%     93.77% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       348547      0.28%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       365633      0.29%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       288312      0.23%     94.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       192467      0.15%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6669358      5.28%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    126265105                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     37486619                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      65586141                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           17555257                       # Number of memory references committed
system.switch_cpus2.commit.loads             15062376                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706647                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          52708016                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           28586854                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls         1709                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass        26707      0.04%      0.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     16459543     25.10%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         1020      0.00%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     25.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     13616929     20.76%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     45.90% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        18534      0.03%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          413      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     45.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      8039835     12.26%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       840264      1.28%     59.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.47% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      9027639     13.76%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1723813      2.63%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        86231      0.13%     75.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13338563     20.34%     96.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      2406650      3.67%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     65586141                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6669358                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles          933978                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    115902731                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8019748                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      1731452                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         52558                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1727586                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          198                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      69644032                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          914                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           16222836                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3052421                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                25387                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  380                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        85023                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              40442157                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            1864753                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1777714                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            126499893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         105510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          393                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2412                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines          4505037                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    126640476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.563573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.927145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       115144909     90.92%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          621003      0.49%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          807517      0.64%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          978794      0.77%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          822097      0.65%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          495175      0.39%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          507583      0.40%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          718157      0.57%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         6545241      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    126640476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.014690                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.318594                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            4505434                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  427                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads              29759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads         821719                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          597                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        779765                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache         18638                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  42270909444                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         52558                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         1568186                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       25786967                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          9057770                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     90174986                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      69201390                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3958105                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7782632                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      79046707                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       9982954                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     73408654                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          153222813                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        51160655                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         68892256                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     70297264                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         3111266                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8867652                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               187654849                       # The number of ROB reads
system.switch_cpus2.rob.writes              137145168                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         37486619                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           65586141                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       61406094                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     51879959                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1969383                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     35763323                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35655833                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.699441                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         212192                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       176038                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       164225                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        11813                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          130                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    111686918                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1862547                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    111259124                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.298889                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.231454                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18744154     16.85%     16.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17234316     15.49%     32.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5625967      5.06%     37.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     11947878     10.74%     48.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3985068      3.58%     51.71% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      5929716      5.33%     57.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4710531      4.23%     61.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4543243      4.08%     65.36% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38538251     34.64%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    111259124                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     478290631                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          124129154                       # Number of memory references committed
system.switch_cpus3.commit.loads             87057698                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          45560206                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            114136                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          475927609                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       139734                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       975197      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    348981726     72.96%     73.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3980939      0.83%     74.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       223615      0.05%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     87000714     18.19%     92.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     37014304      7.74%     99.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        56984      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        57152      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    478290631                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38538251                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9667266                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     22179338                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         84029367                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      8459037                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1900226                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     34294291                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       109349                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     622477250                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       444528                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          104581522                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           39860058                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   93                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2203798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             338865042                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           61406094                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     36032250                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            122024381                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4014124                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         45364212                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        15137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    126235241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.143209                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.086922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        17917480     14.19%     14.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         8698085      6.89%     21.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4749395      3.76%     24.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        10900668      8.64%     33.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6913879      5.48%     38.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         7767156      6.15%     45.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6876722      5.45%     50.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8691106      6.88%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        53720750     42.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    126235241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.483742                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.669497                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45364212                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   33                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13761323505396                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           11558372                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       25038342                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         3178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        46221                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       8064410                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  42270909444                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1900226                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13636394                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       13123550                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         88250746                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      9324318                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     610815382                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41441                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2454359                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       5045321                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         58392                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    788658021                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1499417500                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       905472139                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            59266                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    616822722                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       171835136                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         29218392                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               662698422                       # The number of ROB reads
system.switch_cpus3.rob.writes             1194964074                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          478290631                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
