Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Sep 12 16:23:32 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file register_file_timing_summary_routed.rpt -pb register_file_timing_summary_routed.pb -rpx register_file_timing_summary_routed.rpx -warn_on_violation
| Design       : register_file
| Device       : 7a35t-fgg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.063        0.000                      0                   32        0.259        0.000                      0                   32        3.950        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.063        0.000                      0                   32        0.259        0.000                      0                   32        3.950        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r2_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.388ns = ( 13.388 - 10.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.294     3.703    register_reg_r2_0_7_12_15/WCLK
    SLICE_X2Y32          RAMD32                                       r  register_reg_r2_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.677 r  register_reg_r2_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.677    read_out_1_reg0[15]
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.195    13.388    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[15]/C
                         clock pessimism              0.315    13.703    
                         clock uncertainty           -0.035    13.668    
    SLICE_X2Y32          FDRE (Setup_fdre_C_D)        0.072    13.740    read_out_1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r2_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.701    register_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y30          RAMD32                                       r  register_reg_r2_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.675 r  register_reg_r2_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.675    read_out_1_reg0[3]
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.193    13.386    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[3]/C
                         clock pessimism              0.315    13.701    
                         clock uncertainty           -0.035    13.666    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.072    13.738    read_out_1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r2_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 13.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.296     3.705    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.679 r  register_reg_r2_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.679    read_out_1_reg0[9]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196    13.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[9]/C
                         clock pessimism              0.316    13.705    
                         clock uncertainty           -0.035    13.670    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.072    13.742    read_out_1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r1_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 13.387 - 10.000 ) 
    Source Clock Delay      (SCD):    3.702ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.293     3.702    register_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.676 r  register_reg_r1_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.676    read_out_2_reg0[15]
    SLICE_X2Y31          FDRE                                         r  read_out_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.194    13.387    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  read_out_2_reg[15]/C
                         clock pessimism              0.315    13.702    
                         clock uncertainty           -0.035    13.667    
    SLICE_X2Y31          FDRE (Setup_fdre_C_D)        0.072    13.739    read_out_2_reg[15]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r1_0_7_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.700    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.674 r  register_reg_r1_0_7_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.674    read_out_2_reg0[3]
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.192    13.385    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[3]/C
                         clock pessimism              0.315    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.072    13.737    read_out_2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 register_reg_r1_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.974ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 13.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.295     3.704    register_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y33          RAMD32                                       r  register_reg_r1_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.974     4.678 r  register_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.000     4.678    read_out_2_reg0[9]
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196    13.389    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[9]/C
                         clock pessimism              0.315    13.704    
                         clock uncertainty           -0.035    13.669    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.072    13.741    read_out_2_reg[9]
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 register_reg_r2_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.971ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.386ns = ( 13.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.701    register_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y30          RAMD32                                       r  register_reg_r2_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.971     4.672 r  register_reg_r2_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     4.672    read_out_1_reg0[5]
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.193    13.386    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[5]/C
                         clock pessimism              0.315    13.701    
                         clock uncertainty           -0.035    13.666    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.070    13.736    read_out_1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 register_reg_r2_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.971ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 13.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.296     3.705    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.971     4.676 r  register_reg_r2_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     4.676    read_out_1_reg0[11]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196    13.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[11]/C
                         clock pessimism              0.316    13.705    
                         clock uncertainty           -0.035    13.670    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)        0.070    13.740    read_out_1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 register_reg_r1_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.971ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns = ( 13.389 - 10.000 ) 
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.295     3.704    register_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y33          RAMD32                                       r  register_reg_r1_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.971     4.675 r  register_reg_r1_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     4.675    read_out_2_reg0[11]
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196    13.389    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[11]/C
                         clock pessimism              0.315    13.704    
                         clock uncertainty           -0.035    13.669    
    SLICE_X2Y33          FDRE (Setup_fdre_C_D)        0.070    13.739    read_out_2_reg[11]
  -------------------------------------------------------------------
                         required time                         13.739    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 register_reg_r1_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.971ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.700ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.700    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.971     4.671 r  register_reg_r1_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     4.671    read_out_2_reg0[5]
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U20                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700    10.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    12.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.192    13.385    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[5]/C
                         clock pessimism              0.315    13.700    
                         clock uncertainty           -0.035    13.665    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.070    13.735    read_out_2_reg[5]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  9.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 register_reg_r2_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.462    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.852 r  register_reg_r2_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.000     1.852    read_out_1_reg0[10]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.978    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[10]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131     1.593    read_out_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 register_reg_r1_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    register_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y33          RAMD32                                       r  register_reg_r1_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.851 r  register_reg_r1_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.000     1.851    read_out_2_reg0[10]
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.977    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[10]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.592    read_out_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 register_reg_r1_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.847 r  register_reg_r1_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.847    read_out_2_reg0[4]
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[4]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131     1.588    read_out_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 register_reg_r2_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.458    register_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y30          RAMD32                                       r  register_reg_r2_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.848 r  register_reg_r2_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.848    read_out_1_reg0[4]
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.974    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[4]/C
                         clock pessimism             -0.516     1.458    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131     1.589    read_out_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r2_0_7_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.460    register_reg_r2_0_7_12_15/WCLK
    SLICE_X2Y32          RAMD32                                       r  register_reg_r2_0_7_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.854 r  register_reg_r2_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.000     1.854    read_out_1_reg0[14]
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.976    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[14]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.131     1.591    read_out_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r1_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    register_reg_r1_0_7_6_11/WCLK
    SLICE_X2Y33          RAMD32                                       r  register_reg_r1_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.855 r  register_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.000     1.855    read_out_2_reg0[8]
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.977    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[8]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.592    read_out_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r2_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.458    register_reg_r2_0_7_0_5/WCLK
    SLICE_X2Y30          RAMD32                                       r  register_reg_r2_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.852 r  register_reg_r2_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.000     1.852    read_out_1_reg0[2]
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     1.974    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[2]/C
                         clock pessimism             -0.516     1.458    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.131     1.589    read_out_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r2_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.462    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.856 r  register_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.000     1.856    read_out_1_reg0[8]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.978    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[8]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.131     1.593    read_out_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r1_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.851 r  register_reg_r1_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.000     1.851    read_out_2_reg0[2]
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[2]/C
                         clock pessimism             -0.516     1.457    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131     1.588    read_out_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register_reg_r1_0_7_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.459    register_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.853 r  register_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.000     1.853    read_out_2_reg0[14]
    SLICE_X2Y31          FDRE                                         r  read_out_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.975    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  read_out_2_reg[14]/C
                         clock pessimism             -0.516     1.459    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.131     1.590    read_out_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y30    read_out_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y34    read_out_1_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y34    read_out_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    read_out_1_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    read_out_1_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    read_out_1_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y32    read_out_1_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y30    read_out_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y30    read_out_1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         5.000       3.950      SLICE_X2Y29    register_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_out_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.847ns  (logic 2.713ns (55.970%)  route 2.134ns (44.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.294     3.703    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.361     4.064 r  read_out_1_reg[14]/Q
                         net (fo=1, routed)           2.134     6.199    read_out_1_OBUF[14]
    N20                  OBUF (Prop_obuf_I_O)         2.352     8.550 r  read_out_1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.550    read_out_1[14]
    N20                                                               r  read_out_1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.791ns  (logic 2.725ns (56.888%)  route 2.065ns (43.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.294     3.703    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.361     4.064 r  read_out_1_reg[12]/Q
                         net (fo=1, routed)           2.065     6.130    read_out_1_OBUF[12]
    K13                  OBUF (Prop_obuf_I_O)         2.364     8.494 r  read_out_1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.494    read_out_1[12]
    K13                                                               r  read_out_1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.627ns  (logic 2.638ns (57.007%)  route 1.989ns (42.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.294     3.703    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.393     4.096 r  read_out_1_reg[15]/Q
                         net (fo=1, routed)           1.989     6.086    read_out_1_OBUF[15]
    N19                  OBUF (Prop_obuf_I_O)         2.245     8.330 r  read_out_1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.330    read_out_1[15]
    N19                                                               r  read_out_1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.568ns  (logic 2.728ns (59.723%)  route 1.840ns (40.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.296     3.705    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.361     4.066 r  read_out_1_reg[10]/Q
                         net (fo=1, routed)           1.840     5.906    read_out_1_OBUF[10]
    M13                  OBUF (Prop_obuf_I_O)         2.367     8.274 r  read_out_1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.274    read_out_1[10]
    M13                                                               r  read_out_1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.569ns  (logic 2.654ns (58.087%)  route 1.915ns (41.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.701    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.393     4.094 r  read_out_1_reg[5]/Q
                         net (fo=1, routed)           1.915     6.009    read_out_1_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         2.261     8.270 r  read_out_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.270    read_out_1[5]
    L15                                                               r  read_out_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.543ns  (logic 2.737ns (60.234%)  route 1.807ns (39.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.296     3.705    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.361     4.066 r  read_out_1_reg[6]/Q
                         net (fo=1, routed)           1.807     5.873    read_out_1_OBUF[6]
    L14                  OBUF (Prop_obuf_I_O)         2.376     8.249 r  read_out_1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.249    read_out_1[6]
    L14                                                               r  read_out_1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.544ns  (logic 2.736ns (60.201%)  route 1.808ns (39.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.701    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.361     4.062 r  read_out_1_reg[4]/Q
                         net (fo=1, routed)           1.808     5.871    read_out_1_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         2.375     8.245 r  read_out_1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.245    read_out_1[4]
    L16                                                               r  read_out_1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.505ns  (logic 2.639ns (58.586%)  route 1.866ns (41.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.294     3.703    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  read_out_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.393     4.096 r  read_out_1_reg[13]/Q
                         net (fo=1, routed)           1.866     5.962    read_out_1_OBUF[13]
    M20                  OBUF (Prop_obuf_I_O)         2.246     8.208 r  read_out_1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.208    read_out_1[13]
    M20                                                               r  read_out_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.490ns  (logic 2.638ns (58.764%)  route 1.851ns (41.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.296     3.705    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.393     4.098 r  read_out_1_reg[11]/Q
                         net (fo=1, routed)           1.851     5.950    read_out_1_OBUF[11]
    K14                  OBUF (Prop_obuf_I_O)         2.245     8.195 r  read_out_1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.195    read_out_1[11]
    K14                                                               r  read_out_1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.456ns  (logic 2.682ns (60.178%)  route 1.775ns (39.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.334    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.410 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.291     3.701    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  read_out_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.361     4.062 r  read_out_1_reg[0]/Q
                         net (fo=1, routed)           1.775     5.837    read_out_1_OBUF[0]
    M17                  OBUF (Prop_obuf_I_O)         2.321     8.158 r  read_out_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.158    read_out_1[0]
    M17                                                               r  read_out_1[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_out_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.359ns (81.218%)  route 0.314ns (18.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  read_out_2_reg[1]/Q
                         net (fo=1, routed)           0.314     1.935    read_out_2_OBUF[1]
    AB22                 OBUF (Prop_obuf_I_O)         1.195     3.131 r  read_out_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.131    read_out_2[1]
    AB22                                                              r  read_out_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.343ns (79.827%)  route 0.339ns (20.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  read_out_2_reg[3]/Q
                         net (fo=1, routed)           0.339     1.960    read_out_2_OBUF[3]
    Y22                  OBUF (Prop_obuf_I_O)         1.179     3.139 r  read_out_2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.139    read_out_2[3]
    Y22                                                               r  read_out_2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.393ns (81.511%)  route 0.316ns (18.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.148     1.605 r  read_out_2_reg[2]/Q
                         net (fo=1, routed)           0.316     1.921    read_out_2_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.245     3.166 r  read_out_2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.166    read_out_2[2]
    AB21                                                              r  read_out_2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.353ns (78.972%)  route 0.360ns (21.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     1.457    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  read_out_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  read_out_2_reg[5]/Q
                         net (fo=1, routed)           0.360     1.981    read_out_2_OBUF[5]
    AA21                 OBUF (Prop_obuf_I_O)         1.189     3.170 r  read_out_2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.170    read_out_2[5]
    AA21                                                              r  read_out_2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.317ns (76.430%)  route 0.406ns (23.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  read_out_2_reg[9]/Q
                         net (fo=1, routed)           0.406     2.031    read_out_2_OBUF[9]
    T20                  OBUF (Prop_obuf_I_O)         1.153     3.184 r  read_out_2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.184    read_out_2[9]
    T20                                                               r  read_out_2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.338ns (77.550%)  route 0.387ns (22.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  read_out_2_reg[7]/Q
                         net (fo=1, routed)           0.387     2.012    read_out_2_OBUF[7]
    W22                  OBUF (Prop_obuf_I_O)         1.174     3.186 r  read_out_2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.186    read_out_2[7]
    W22                                                               r  read_out_2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.350ns (77.912%)  route 0.383ns (22.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     1.609 r  read_out_2_reg[10]/Q
                         net (fo=1, routed)           0.383     1.992    read_out_2_OBUF[10]
    T19                  OBUF (Prop_obuf_I_O)         1.202     3.194 r  read_out_2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.194    read_out_2[10]
    T19                                                               r  read_out_2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.313ns (75.766%)  route 0.420ns (24.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.625 r  read_out_2_reg[11]/Q
                         net (fo=1, routed)           0.420     2.045    read_out_2_OBUF[11]
    R19                  OBUF (Prop_obuf_I_O)         1.149     3.194 r  read_out_2_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.194    read_out_2[11]
    R19                                                               r  read_out_2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.318ns (75.969%)  route 0.417ns (24.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.459    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  read_out_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.623 r  read_out_2_reg[13]/Q
                         net (fo=1, routed)           0.417     2.040    read_out_2_OBUF[13]
    U21                  OBUF (Prop_obuf_I_O)         1.154     3.194 r  read_out_2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.194    read_out_2[13]
    U21                                                               r  read_out_2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_out_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_out_2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.381ns (79.169%)  route 0.363ns (20.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.845    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.461    clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  read_out_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.148     1.609 r  read_out_2_reg[6]/Q
                         net (fo=1, routed)           0.363     1.972    read_out_2_OBUF[6]
    AA20                 OBUF (Prop_obuf_I_O)         1.233     3.205 r  read_out_2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.205    read_out_2[6]
    AA20                                                              r  read_out_2[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.925ns  (logic 0.921ns (31.476%)  route 2.004ns (68.524%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          2.004     2.825    register_reg_r2_0_7_6_11/ADDRC1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     2.925 r  register_reg_r2_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.000     2.925    read_out_1_reg0[10]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[10]/C

Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.922ns  (logic 0.918ns (31.406%)  route 2.004ns (68.594%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          2.004     2.825    register_reg_r2_0_7_6_11/ADDRC1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     2.922 r  register_reg_r2_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.922    read_out_1_reg0[11]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[11]/C

Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.844ns  (logic 0.921ns (32.373%)  route 1.923ns (67.627%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          1.923     2.744    register_reg_r2_0_7_6_11/ADDRA1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     2.844 r  register_reg_r2_0_7_6_11/RAMA/O
                         net (fo=1, routed)           0.000     2.844    read_out_1_reg0[6]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[6]/C

Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.841ns  (logic 0.918ns (32.302%)  route 1.923ns (67.698%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          1.923     2.744    register_reg_r2_0_7_6_11/ADDRA1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     2.841 r  register_reg_r2_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.000     2.841    read_out_1_reg0[7]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[7]/C

Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.839ns  (logic 0.919ns (32.360%)  route 1.920ns (67.640%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          1.920     2.741    register_reg_r2_0_7_6_11/ADDRB1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     2.839 r  register_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.000     2.839    read_out_1_reg0[8]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[8]/C

Slack:                    inf
  Source:                 read_addr_1[1]
                            (input port)
  Destination:            read_out_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.838ns  (logic 0.918ns (32.336%)  route 1.920ns (67.664%))
  Logic Levels:           2  (IBUF=1 RAMD32=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  read_addr_1[1] (IN)
                         net (fo=0)                   0.000     0.000    read_addr_1[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.821     0.821 r  read_addr_1_IBUF[1]_inst/O
                         net (fo=18, routed)          1.920     2.741    register_reg_r2_0_7_6_11/ADDRB1
    SLICE_X2Y34          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     2.838 r  register_reg_r2_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.838    read_out_1_reg0[9]
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  read_out_1_reg[9]/C

Slack:                    inf
  Source:                 write_addr[1]
                            (input port)
  Destination:            register_reg_r2_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.832ns (29.959%)  route 1.946ns (70.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  write_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    write_addr[1]
    Y19                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  write_addr_IBUF[1]_inst/O
                         net (fo=48, routed)          1.946     2.778    register_reg_r2_0_7_6_11/ADDRD1
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMA/CLK

Slack:                    inf
  Source:                 write_addr[1]
                            (input port)
  Destination:            register_reg_r2_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.832ns (29.959%)  route 1.946ns (70.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  write_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    write_addr[1]
    Y19                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  write_addr_IBUF[1]_inst/O
                         net (fo=48, routed)          1.946     2.778    register_reg_r2_0_7_6_11/ADDRD1
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMA_D1/CLK

Slack:                    inf
  Source:                 write_addr[1]
                            (input port)
  Destination:            register_reg_r2_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.832ns (29.959%)  route 1.946ns (70.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  write_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    write_addr[1]
    Y19                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  write_addr_IBUF[1]_inst/O
                         net (fo=48, routed)          1.946     2.778    register_reg_r2_0_7_6_11/ADDRD1
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB/CLK

Slack:                    inf
  Source:                 write_addr[1]
                            (input port)
  Destination:            register_reg_r2_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.832ns (29.959%)  route 1.946ns (70.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  write_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    write_addr[1]
    Y19                  IBUF (Prop_ibuf_I_O)         0.832     0.832 r  write_addr_IBUF[1]_inst/O
                         net (fo=48, routed)          1.946     2.778    register_reg_r2_0_7_6_11/ADDRD1
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.700     0.700 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421     2.121    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.193 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.196     3.389    register_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y34          RAMD32                                       r  register_reg_r2_0_7_6_11/RAMB_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMD32                                       r  register_reg_r1_0_7_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMS32                                       r  register_reg_r1_0_7_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMS32                                       r  register_reg_r1_0_7_0_5/RAMD/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.206ns (35.321%)  route 0.378ns (64.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.378     0.584    register_reg_r1_0_7_0_5/WE
    SLICE_X2Y29          RAMS32                                       r  register_reg_r1_0_7_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     1.973    register_reg_r1_0_7_0_5/WCLK
    SLICE_X2Y29          RAMS32                                       r  register_reg_r1_0_7_0_5/RAMD_D1/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.206ns (34.821%)  route 0.386ns (65.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.386     0.592    register_reg_r1_0_7_12_15/WE
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.975    register_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMA/CLK

Slack:                    inf
  Source:                 write_en
                            (input port)
  Destination:            register_reg_r1_0_7_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.206ns (34.821%)  route 0.386ns (65.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  write_en (IN)
                         net (fo=0)                   0.000     0.000    write_en
    W19                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  write_en_IBUF_inst/O
                         net (fo=48, routed)          0.386     0.592    register_reg_r1_0_7_12_15/WE
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.089    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.118 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.975    register_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y31          RAMD32                                       r  register_reg_r1_0_7_12_15/RAMA_D1/CLK





