{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416857648408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416857648408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 13:34:08 2014 " "Processing started: Mon Nov 24 13:34:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416857648408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416857648408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off partA -c partA " "Command: quartus_map --read_settings_files=on --write_settings_files=off partA -c partA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416857648408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416857648876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xorfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xorfour " "Found entity 1: xorfour" {  } { { "xorfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/xorfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector21 " "Found entity 1: Selector21" {  } { { "Selector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Selector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quadselector21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file quadselector21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QuadSelector21 " "Found entity 1: QuadSelector21" {  } { { "QuadSelector21.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/QuadSelector21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowdetect.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflowdetect.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetect " "Found entity 1: overflowDetect" {  } { { "overflowDetect.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/overflowDetect.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Adder " "Found entity 1: Lab2Adder" {  } { { "Lab2Adder.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Lab2Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/InstructionRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/FlagRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andfour.bdf 1 1 " "Found 1 design units, including 1 entities, in source file andfour.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 andfour " "Found entity 1: andfour" {  } { { "andfour.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/andfour.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubovr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addersubovr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addersubovr " "Found entity 1: addersubovr" {  } { { "addersubovr.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/addersubovr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857648985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "Accumulator.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscramf14a.v 1 1 " "Found 1 design units, including 1 entities, in source file triscramf14a.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMf14A " "Found entity 1: TRISCRAMf14A" {  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodedecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcodedecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 opCodeDecoder " "Found entity 1: opCodeDecoder" {  } { { "opCodeDecoder.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/opCodeDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acccontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file acccontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 accController " "Found entity 1: accController" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649016 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(21) " "Verilog HDL or VHDL warning at accController.v(21): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 21 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(27) " "Verilog HDL or VHDL warning at accController.v(27): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 27 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(34) " "Verilog HDL or VHDL warning at accController.v(34): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 34 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(40) " "Verilog HDL or VHDL warning at accController.v(40): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 40 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(54) " "Verilog HDL or VHDL warning at accController.v(54): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 54 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "accController.v(60) " "Verilog HDL or VHDL warning at accController.v(60): conditional expression evaluates to a constant" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 60 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1416857649032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "partA " "Elaborating entity \"partA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416857649094 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "InstructionRegister inst19 " "Block or symbol \"InstructionRegister\" of instance \"inst19\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1416857649110 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst " "Block or symbol \"GND\" of instance \"inst\" overlaps another block or symbol" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 64 96 128 96 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1416857649110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:MemAddSel " "Elaborating entity \"74157\" for hierarchy \"74157:MemAddSel\"" {  } { { "partA.bdf" "MemAddSel" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:MemAddSel " "Elaborated megafunction instantiation \"74157:MemAddSel\"" {  } { { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 88 128 320 208 "MemAddSel" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "partA.bdf" "PC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 80 536 696 240 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 ProgramCounter:PC\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProgramCounter:PC\|74193:inst " "Elaborated megafunction instantiation \"ProgramCounter:PC\|74193:inst\"" {  } { { "ProgramCounter.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/ProgramCounter.bdf" { { 264 632 752 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acccontrol.bdf 1 1 " "Using design file acccontrol.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 accControl " "Found entity 1: accControl" {  } { { "acccontrol.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1416857649188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accControl accControl:inst18 " "Elaborating entity \"accControl\" for hierarchy \"accControl:inst18\"" {  } { { "partA.bdf" "inst18" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 424 920 1112 520 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accController accControl:inst18\|accController:inst1 " "Elaborating entity \"accController\" for hierarchy \"accControl:inst18\|accController:inst1\"" {  } { { "acccontrol.bdf" "inst1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { { 240 600 752 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649188 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "accController.v(18) " "Verilog HDL Case Statement information at accController.v(18): all case item expressions in this case statement are onehot" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1416857649188 "|partA|accControl:inst18|accController:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opCodeDecoder accControl:inst18\|opCodeDecoder:inst " "Elaborating entity \"opCodeDecoder\" for hierarchy \"accControl:inst18\|opCodeDecoder:inst\"" {  } { { "acccontrol.bdf" "inst" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/acccontrol.bdf" { { 216 296 432 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst19 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst19\"" {  } { { "partA.bdf" "inst19" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 232 920 1080 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMf14A TRISCRAMf14A:inst1 " "Elaborating entity \"TRISCRAMf14A\" for hierarchy \"TRISCRAMf14A:inst1\"" {  } { { "partA.bdf" "inst1" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\"" {  } { { "TRISCRAMf14A.v" "altsyncram_component" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\"" {  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMf14A.hex " "Parameter \"init_file\" = \"TRISCRAMf14A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649250 ""}  } { { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416857649250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqh1 " "Found entity 1: altsyncram_uqh1" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416857649328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqh1 TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated " "Elaborating entity \"altsyncram_uqh1\" for hierarchy \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator Accumulator:ACC " "Elaborating entity \"Accumulator\" for hierarchy \"Accumulator:ACC\"" {  } { { "partA.bdf" "ACC" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 368 384 640 520 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourtosev.v 1 1 " "Using design file fourtosev.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosev " "Found entity 1: fourtosev" {  } { { "fourtosev.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/fourtosev.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416857649359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1416857649359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosev fourtosev:MDoutHex " "Elaborating entity \"fourtosev\" for hierarchy \"fourtosev:MDoutHex\"" {  } { { "partA.bdf" "MDoutHex" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { -88 1040 1152 88 "MDoutHex" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416857649359 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[0\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649437 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[1\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649437 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[2\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649437 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[3\] " "Synthesized away node \"TRISCRAMf14A:inst1\|altsyncram:altsyncram_component\|altsyncram_uqh1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_uqh1.tdf" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/db/altsyncram_uqh1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "TRISCRAMf14A.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/TRISCRAMf14A.v" 85 0 0 } } { "partA.bdf" "" { Schematic "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/partA.bdf" { { 272 104 320 400 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857649437 "|partA|TRISCRAMf14A:inst1|altsyncram:altsyncram_component|altsyncram_uqh1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1416857649437 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1416857649437 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C3 C3 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C3\" to the node \"C3\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C2 C2 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C2\" to the node \"C2\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C4 C4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C4\" to the node \"C4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C42 C42 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C42\" to the node \"C42\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C9 C9 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C9\" to the node \"C9\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C8 C8 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C8\" to the node \"C8\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C0 C0 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C0\" to the node \"C0\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C7 C7 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C7\" to the node \"C7\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C4 inst4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C4\" to the node \"inst4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "accControl:inst18\|accController:inst1\|C42 inst4 " "Converted the fanout from the always-enabled tri-state buffer \"accControl:inst18\|accController:inst1\|C42\" to the node \"inst4\" into a wire" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1416857649858 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1416857649858 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C2 ProgramCounter:PC\|74193:inst\|5 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C2\" to the node \"ProgramCounter:PC\|74193:inst\|5\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C9 Accumulator:ACC\|74193:inst2\|5 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C9\" to the node \"Accumulator:ACC\|74193:inst2\|5\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C8 Accumulator:ACC\|74193:inst2\|25 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C8\" to the node \"Accumulator:ACC\|74193:inst2\|25\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C0 ProgramCounter:PC\|74193:inst\|25 " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C0\" to the node \"ProgramCounter:PC\|74193:inst\|25\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857649858 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "accControl:inst18\|accController:inst1\|C7 InstructionRegister:inst19\|inst " "Converted the fan-out from the tri-state buffer \"accControl:inst18\|accController:inst1\|C7\" to the node \"InstructionRegister:inst19\|inst\" into an OR gate" {  } { { "accController.v" "" { Text "C:/Users/Scott/Google Drive/SchoolWork/UTA/2014Fall/CSE 2441/Projects/TRISCProject-PartA/accController.v" 4 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416857649858 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416857649858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1416857649905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416857650092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416857650092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416857650155 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416857650155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416857650155 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416857650155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416857650155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416857650170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 13:34:10 2014 " "Processing ended: Mon Nov 24 13:34:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416857650170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416857650170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416857650170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416857650170 ""}
