In progress \
&emsp;[Add Zvbb extension](https://github.com/riscv/sail-riscv/pull/558) \
&emsp;[zcmp扩展](https://github.com/riscv/sail-riscv/pull/610) \
&emsp;[Remove vlenb register](https://github.com/riscv/sail-riscv/pull/607)
