<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\0_code\Gowin\ministar_eth_audio\FPGA_Design\impl\gwsynthesis\gowin_empu_hyperram.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\0_code\Gowin\ministar_eth_audio\FPGA_Design\src\gowin_empu.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\0_code\Gowin\ministar_eth_audio\FPGA_Design\src\gowin_empu_hyperram.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 03 01:06:06 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2232</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1994</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>32</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>mii_txclk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>eth_tx_clk </td>
</tr>
<tr>
<td>mii_rxclk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td>eth_rx_clk </td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>0.000</td>
<td>6.944</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk27m</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk27m</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk27m</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk27m</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>mii_txclk</td>
<td>25.000(MHz)</td>
<td>82.473(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mii_rxclk</td>
<td>25.000(MHz)</td>
<td>86.288(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>36.000(MHz)</td>
<td>78.899(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk27m!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLLVR/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mii_txclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mii_txclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mii_rxclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mii_rxclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.552</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>6.027</td>
</tr>
<tr>
<td>2</td>
<td>7.782</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>5.825</td>
</tr>
<tr>
<td>3</td>
<td>7.877</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>5.730</td>
</tr>
<tr>
<td>4</td>
<td>8.325</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>5.281</td>
</tr>
<tr>
<td>5</td>
<td>8.512</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>5.331</td>
</tr>
<tr>
<td>6</td>
<td>9.095</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>4.776</td>
</tr>
<tr>
<td>7</td>
<td>9.362</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>4.509</td>
</tr>
<tr>
<td>8</td>
<td>9.362</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>4.509</td>
</tr>
<tr>
<td>9</td>
<td>9.428</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.415</td>
</tr>
<tr>
<td>10</td>
<td>9.428</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.415</td>
</tr>
<tr>
<td>11</td>
<td>9.428</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.415</td>
</tr>
<tr>
<td>12</td>
<td>9.740</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.103</td>
</tr>
<tr>
<td>13</td>
<td>9.740</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.103</td>
</tr>
<tr>
<td>14</td>
<td>9.757</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.086</td>
</tr>
<tr>
<td>15</td>
<td>9.757</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.086</td>
</tr>
<tr>
<td>16</td>
<td>9.757</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>4.086</td>
</tr>
<tr>
<td>17</td>
<td>9.901</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.677</td>
</tr>
<tr>
<td>18</td>
<td>9.901</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.677</td>
</tr>
<tr>
<td>19</td>
<td>9.901</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.677</td>
</tr>
<tr>
<td>20</td>
<td>10.017</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.562</td>
</tr>
<tr>
<td>21</td>
<td>10.069</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.509</td>
</tr>
<tr>
<td>22</td>
<td>10.080</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>13.889</td>
<td>0.014</td>
<td>3.499</td>
</tr>
<tr>
<td>23</td>
<td>10.168</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>3.438</td>
</tr>
<tr>
<td>24</td>
<td>10.168</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>3.438</td>
</tr>
<tr>
<td>25</td>
<td>10.185</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
<td>13.889</td>
<td>-0.014</td>
<td>3.421</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.370</td>
<td>your_instance_name/fifo_inst/Equal.wbin_6_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[9]</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>2</td>
<td>0.373</td>
<td>your_instance_name/fifo_inst/Equal.wbin_7_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[10]</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.428</td>
</tr>
<tr>
<td>3</td>
<td>0.411</td>
<td>u_udp/u_ip_receive/rec_pkt_done_s0/Q</td>
<td>u_pulse_sync_pro/pulse_inv_s1/CE</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>4</td>
<td>0.413</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>5</td>
<td>0.413</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0/CE</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.424</td>
</tr>
<tr>
<td>6</td>
<td>0.415</td>
<td>u_udp/u_ip_send/skip_en_s0/Q</td>
<td>u_udp/u_ip_send/cur_state.st_check_sum_s1/CE</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.426</td>
</tr>
<tr>
<td>7</td>
<td>0.490</td>
<td>your_instance_name/fifo_inst/Equal.rptr_1_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>-0.174</td>
<td>0.694</td>
</tr>
<tr>
<td>8</td>
<td>0.490</td>
<td>your_instance_name/fifo_inst/Equal.rptr_3_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>-0.174</td>
<td>0.694</td>
</tr>
<tr>
<td>9</td>
<td>0.490</td>
<td>your_instance_name/fifo_inst/Equal.rptr_7_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>-0.174</td>
<td>0.694</td>
</tr>
<tr>
<td>10</td>
<td>0.490</td>
<td>your_instance_name/fifo_inst/Equal.rptr_8_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>-0.174</td>
<td>0.694</td>
</tr>
<tr>
<td>11</td>
<td>0.503</td>
<td>your_instance_name/fifo_inst/Equal.rptr_5_s0/Q</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>-0.174</td>
<td>0.707</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>u_pulse_sync_pro/pulse_inv_s1/Q</td>
<td>u_pulse_sync_pro/pulse_inv_s1/D</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.524</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0/Q</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0/D</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>14</td>
<td>0.524</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3/Q</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>15</td>
<td>0.524</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0/Q</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.524</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.524</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.524</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.525</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1/Q</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1/D</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>20</td>
<td>0.525</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0/Q</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0/D</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>21</td>
<td>0.525</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0/Q</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0/D</td>
<td>mii_rxclk:[R]</td>
<td>mii_rxclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>22</td>
<td>0.525</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3/Q</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>23</td>
<td>0.525</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4/Q</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>24</td>
<td>0.525</td>
<td>u_udp/u_ip_send/cnt_2_s2/Q</td>
<td>u_udp/u_ip_send/cnt_2_s2/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>25</td>
<td>0.525</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0/Q</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0/D</td>
<td>mii_txclk:[R]</td>
<td>mii_txclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.660</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>3.085</td>
</tr>
<tr>
<td>2</td>
<td>25.378</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>27.778</td>
<td>0.000</td>
<td>2.367</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.627</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.638</td>
</tr>
<tr>
<td>2</td>
<td>2.018</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.029</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td>6</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0</td>
</tr>
<tr>
<td>7</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1</td>
</tr>
<tr>
<td>8</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2</td>
</tr>
<tr>
<td>9</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3</td>
</tr>
<tr>
<td>10</td>
<td>12.905</td>
<td>13.831</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.213</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.484</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n498_s0/S0</td>
</tr>
<tr>
<td>18.808</td>
<td>0.324</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n498_s0/O</td>
</tr>
<tr>
<td>21.213</td>
<td>2.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.698, 28.167%; route: 3.990, 66.198%; tC2Q: 0.340, 5.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/I1</td>
</tr>
<tr>
<td>5.682</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/F</td>
</tr>
<tr>
<td>6.293</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/I0</td>
</tr>
<tr>
<td>7.108</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.797, 48.025%; route: 2.688, 46.144%; tC2Q: 0.340, 5.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/F</td>
</tr>
<tr>
<td>4.824</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15/I1</td>
</tr>
<tr>
<td>5.433</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15/F</td>
</tr>
<tr>
<td>6.404</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s13/I0</td>
</tr>
<tr>
<td>7.013</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s13/F</td>
</tr>
<tr>
<td>7.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.592, 45.239%; route: 2.798, 48.834%; tC2Q: 0.340, 5.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/F</td>
</tr>
<tr>
<td>4.824</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15/I1</td>
</tr>
<tr>
<td>5.433</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15/F</td>
</tr>
<tr>
<td>5.800</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/I3</td>
</tr>
<tr>
<td>6.564</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.748, 52.028%; route: 2.194, 41.541%; tC2Q: 0.340, 6.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>20.517</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 40.032%; route: 2.857, 53.598%; tC2Q: 0.340, 6.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>15.154</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.837, 38.465%; route: 2.599, 54.423%; tC2Q: 0.340, 7.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.154</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.837, 40.742%; route: 2.332, 51.725%; tC2Q: 0.340, 7.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C8[0][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.227</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/I2</td>
</tr>
<tr>
<td>2.992</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C8[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/I0</td>
</tr>
<tr>
<td>4.457</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s3/F</td>
</tr>
<tr>
<td>5.073</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s4/F</td>
</tr>
<tr>
<td>5.792</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>15.154</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.837, 40.742%; route: 2.332, 51.725%; tC2Q: 0.340, 7.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.601</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 48.332%; route: 1.942, 43.976%; tC2Q: 0.340, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.601</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 48.332%; route: 1.942, 43.976%; tC2Q: 0.340, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.601</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 48.332%; route: 1.942, 43.976%; tC2Q: 0.340, 7.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.289</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 52.011%; route: 1.629, 39.711%; tC2Q: 0.340, 8.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.289</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 52.011%; route: 1.629, 39.711%; tC2Q: 0.340, 8.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.272</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 52.230%; route: 1.612, 39.458%; tC2Q: 0.340, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.272</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 52.230%; route: 1.612, 39.458%; tC2Q: 0.340, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.247</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/I2</td>
</tr>
<tr>
<td>19.007</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/MOSI_MASTER_s3/F</td>
</tr>
<tr>
<td>19.272</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.134, 52.230%; route: 1.612, 39.458%; tC2Q: 0.340, 8.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.507</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n503_s0/S0</td>
</tr>
<tr>
<td>18.857</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n503_s0/O</td>
</tr>
<tr>
<td>18.863</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 46.870%; route: 1.614, 43.895%; tC2Q: 0.340, 9.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.507</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n502_s0/S0</td>
</tr>
<tr>
<td>18.857</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n502_s0/O</td>
</tr>
<tr>
<td>18.863</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 46.870%; route: 1.614, 43.895%; tC2Q: 0.340, 9.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.631</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>18.507</td>
<td>0.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n501_s0/S0</td>
</tr>
<tr>
<td>18.857</td>
<td>0.350</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n501_s0/O</td>
</tr>
<tr>
<td>18.863</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 46.870%; route: 1.614, 43.895%; tC2Q: 0.340, 9.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.616</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>17.933</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n499_s0/I3</td>
</tr>
<tr>
<td>18.748</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n499_s0/F</td>
</tr>
<tr>
<td>18.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 61.017%; route: 1.049, 29.448%; tC2Q: 0.340, 9.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/Q</td>
</tr>
<tr>
<td>16.253</td>
<td>0.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/I2</td>
</tr>
<tr>
<td>17.017</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s1/F</td>
</tr>
<tr>
<td>17.022</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/I3</td>
</tr>
<tr>
<td>17.616</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R13C11[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n459_s0/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n506_s0/I2</td>
</tr>
<tr>
<td>18.695</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n506_s0/F</td>
</tr>
<tr>
<td>18.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.124, 60.516%; route: 1.046, 29.806%; tC2Q: 0.340, 9.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>15.526</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/Q</td>
</tr>
<tr>
<td>16.143</td>
<td>0.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2/I1</td>
</tr>
<tr>
<td>16.958</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C9[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2/F</td>
</tr>
<tr>
<td>17.920</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/I3</td>
</tr>
<tr>
<td>18.685</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/F</td>
</tr>
<tr>
<td>18.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>28.765</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 45.129%; route: 1.580, 45.165%; tC2Q: 0.340, 9.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/F</td>
</tr>
<tr>
<td>2.661</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/I2</td>
</tr>
<tr>
<td>3.270</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 63.642%; route: 0.910, 26.480%; tC2Q: 0.340, 9.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/F</td>
</tr>
<tr>
<td>2.661</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/I2</td>
</tr>
<tr>
<td>3.270</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 63.642%; route: 0.910, 26.480%; tC2Q: 0.340, 9.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[2][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C10[2][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>1.884</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C10[3][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n87_s1/F</td>
</tr>
<tr>
<td>2.661</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/I2</td>
</tr>
<tr>
<td>3.270</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n73_s1/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I2</td>
</tr>
<tr>
<td>4.705</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>4.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/CLK</td>
</tr>
<tr>
<td>14.889</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 63.954%; route: 0.894, 26.120%; tC2Q: 0.340, 9.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[2][A]</td>
<td>your_instance_name/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C32[2][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wbin_6_s0/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.992</td>
<td>0.056</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 42.013%; tC2Q: 0.247, 57.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>your_instance_name/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wbin_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>0.992</td>
<td>0.056</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>your_instance_name/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 42.337%; tC2Q: 0.247, 57.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_receive/rec_pkt_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pulse_sync_pro/pulse_inv_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td>u_udp/u_ip_receive/rec_pkt_done_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C22[2][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/rec_pkt_done_s0/Q</td>
</tr>
<tr>
<td>1.359</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">u_pulse_sync_pro/pulse_inv_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/pulse_inv_s1/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/pulse_inv_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>1.663</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C10[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>1.663</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.177, 41.734%; tC2Q: 0.247, 58.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_send/skip_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_send/cur_state.st_check_sum_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>u_udp/u_ip_send/skip_en_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>43</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/skip_en_s0/Q</td>
</tr>
<tr>
<td>1.188</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/cur_state.st_check_sum_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_udp/u_ip_send/cur_state.st_check_sum_s1/CLK</td>
</tr>
<tr>
<td>0.774</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>u_udp/u_ip_send/cur_state.st_check_sum_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 41.973%; tC2Q: 0.247, 58.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>your_instance_name/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 64.410%; tC2Q: 0.247, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>your_instance_name/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 64.410%; tC2Q: 0.247, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C35[1][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 64.410%; tC2Q: 0.247, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C33[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 64.410%; tC2Q: 0.247, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>your_instance_name/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td>your_instance_name/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][B]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>1.470</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.966</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>0.966</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>your_instance_name/fifo_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.174</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.460, 65.086%; tC2Q: 0.247, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pulse_sync_pro/pulse_inv_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pulse_sync_pro/pulse_inv_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/pulse_inv_s1/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">u_pulse_sync_pro/pulse_inv_s1/Q</td>
</tr>
<tr>
<td>1.185</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/n9_s2/I</td>
</tr>
<tr>
<td>1.461</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" background: #97FFFF;">u_pulse_sync_pro/n9_s2/O</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td style=" font-weight:bold;">u_pulse_sync_pro/pulse_inv_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/pulse_inv_s1/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C22[0][A]</td>
<td>u_pulse_sync_pro/pulse_inv_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/cur_state.st_rx_end_s0/Q</td>
</tr>
<tr>
<td>1.185</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_udp/u_ip_receive/next_state.st_rx_end_s8/I1</td>
</tr>
<tr>
<td>1.461</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_receive/next_state.st_rx_end_s8/F</td>
</tr>
<tr>
<td>1.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/cur_state.st_rx_end_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>u_udp/u_ip_receive/cur_state.st_rx_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_31_s3/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_udp/u_crc32_d4/n151_s3/I2</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_crc32_d4/n151_s3/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_31_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_31_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/ip_head[2]_9_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_udp/u_ip_send/n1741_s7/I3</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_send/n1741_s7/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/ip_head[2]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[1][A]</td>
<td>u_udp/u_ip_send/ip_head[2]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/I2</td>
</tr>
<tr>
<td>1.764</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1/I2</td>
</tr>
<tr>
<td>1.764</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.488</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n190_s1/I0</td>
</tr>
<tr>
<td>1.764</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/n190_s1/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_udp/u_ip_receive/n879_s6/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_receive/n879_s6/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>u_udp/u_ip_receive/n874_s1/I2</td>
</tr>
<tr>
<td>1.462</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_receive/n874_s1/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>u_udp/u_ip_receive/data_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_rxclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_udp/u_ip_receive/n872_s1/I3</td>
</tr>
<tr>
<td>1.462</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_receive/n872_s1/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_receive/data_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_rxclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>251</td>
<td>IOT20[B]</td>
<td>eth_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.936</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.936</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_udp/u_ip_receive/data_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 66.814%; route: 0.311, 33.186%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_20_s3/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_udp/u_crc32_d4/n162_s3/I2</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_crc32_d4/n162_s3/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C12[0][A]</td>
<td>u_udp/u_crc32_d4/crc_data_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_30_s4/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_udp/u_crc32_d4/n152_s3/I0</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">u_udp/u_crc32_d4/n152_s3/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_crc32_d4/crc_data_30_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>u_udp/u_crc32_d4/crc_data_30_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_send/cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_send/cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>u_udp/u_ip_send/cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/cnt_2_s2/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>u_udp/u_ip_send/n1893_s12/I3</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_send/n1893_s12/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>u_udp/u_ip_send/cnt_2_s2/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>u_udp/u_ip_send/cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mii_txclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/real_add_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_udp/u_ip_send/n1207_s1/I3</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_udp/u_ip_send/n1207_s1/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_udp/u_ip_send/real_add_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mii_txclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>264</td>
<td>IOT20[A]</td>
<td>eth_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_udp/u_ip_send/real_add_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>2.236</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/I1</td>
</tr>
<tr>
<td>3.050</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/F</td>
</tr>
<tr>
<td>4.369</td>
<td>1.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 26.394%; route: 1.931, 62.598%; tC2Q: 0.340, 11.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.283</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>2.236</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/I1</td>
</tr>
<tr>
<td>3.050</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/F</td>
</tr>
<tr>
<td>3.651</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.061</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLK</td>
</tr>
<tr>
<td>29.029</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 34.401%; route: 1.213, 51.252%; tC2Q: 0.340, 14.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.181, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/I1</td>
</tr>
<tr>
<td>2.453</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0/F</td>
</tr>
<tr>
<td>2.877</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 32.757%; route: 0.854, 52.162%; tC2Q: 0.247, 15.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[2][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/CLK</td>
</tr>
<tr>
<td>1.486</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C8[2][B]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/I1</td>
</tr>
<tr>
<td>2.453</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0/F</td>
</tr>
<tr>
<td>3.268</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.103</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>181</td>
<td>PLL_L</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.239</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 26.445%; route: 1.245, 61.379%; tC2Q: 0.247, 12.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_AHB_TOARM_Top/ahb_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_7_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>14.991</td>
<td>1.103</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.186</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>28.880</td>
<td>1.103</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLLVR/pllvr_inst/CLKOUTD</td>
</tr>
<tr>
<td>29.017</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>u_Gowin_EMPU_Top/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/tx_shift_data_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>264</td>
<td>eth_tx_clk_d</td>
<td>27.875</td>
<td>0.195</td>
</tr>
<tr>
<td>251</td>
<td>eth_rx_clk_d</td>
<td>28.411</td>
<td>0.439</td>
</tr>
<tr>
<td>181</td>
<td>master_hclk</td>
<td>7.552</td>
<td>0.195</td>
</tr>
<tr>
<td>69</td>
<td>cnt[0]</td>
<td>30.387</td>
<td>3.179</td>
</tr>
<tr>
<td>52</td>
<td>tx_bit_sel[0]</td>
<td>31.198</td>
<td>3.263</td>
</tr>
<tr>
<td>50</td>
<td>cnt[1]</td>
<td>30.394</td>
<td>3.063</td>
</tr>
<tr>
<td>48</td>
<td>n2337_3</td>
<td>36.376</td>
<td>1.483</td>
</tr>
<tr>
<td>44</td>
<td>n32_3</td>
<td>32.351</td>
<td>1.611</td>
</tr>
<tr>
<td>43</td>
<td>skip_en</td>
<td>34.626</td>
<td>2.814</td>
</tr>
<tr>
<td>40</td>
<td>cnt[2]</td>
<td>31.461</td>
<td>1.938</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C1</td>
<td>63.89%</td>
</tr>
<tr>
<td>R6C26</td>
<td>56.94%</td>
</tr>
<tr>
<td>R9C1</td>
<td>52.78%</td>
</tr>
<tr>
<td>R9C15</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C1</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C9</td>
<td>50.00%</td>
</tr>
<tr>
<td>R11C27</td>
<td>50.00%</td>
</tr>
<tr>
<td>R9C10</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C11</td>
<td>48.61%</td>
</tr>
<tr>
<td>R9C26</td>
<td>47.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk27m -period 37.037 -waveform {0 18.518} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mii_txclk -period 40 -waveform {0 20} [get_ports {eth_tx_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mii_rxclk -period 40 -waveform {0 20} [get_ports {eth_rx_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
