Loading plugins phase: Elapsed time ==> 0s.470ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -d CY8C4245AXI-483 -s C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.147ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.124ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  2 UART TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -dcpsoc3 2 UART TEST.v -verilog
======================================================================

======================================================================
Compiling:  2 UART TEST.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -dcpsoc3 2 UART TEST.v -verilog
======================================================================

======================================================================
Compiling:  2 UART TEST.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -dcpsoc3 -verilog 2 UART TEST.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Apr 04 14:53:11 2017


======================================================================
Compiling:  2 UART TEST.v
Program  :   vpp
Options  :    -yv2 -q10 2 UART TEST.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Apr 04 14:53:11 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '2 UART TEST.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  2 UART TEST.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -dcpsoc3 -verilog 2 UART TEST.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Apr 04 14:53:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\codegentemp\2 UART TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\codegentemp\2 UART TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  2 UART TEST.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -dcpsoc3 -verilog 2 UART TEST.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Apr 04 14:53:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\codegentemp\2 UART TEST.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\codegentemp\2 UART TEST.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_148
	Net_149
	Net_158
	Net_159
	Net_160
	Net_161
	Net_162
	Net_163
	Net_164
	\UARTT:Net_1257\
	\UARTT:uncfg_rx_irq\
	\UARTT:Net_1099\
	\UARTT:Net_1258\
	Net_66
	Net_67
	Net_76
	Net_77
	Net_78
	Net_79
	Net_80
	Net_81
	Net_82


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:sclk_s_wire\ to \UART:select_s_wire\
Aliasing \UART:mosi_s_wire\ to \UART:select_s_wire\
Aliasing \UART:miso_m_wire\ to \UART:select_s_wire\
Aliasing zero to \UART:select_s_wire\
Aliasing one to \UART:tmpOE__tx_net_0\
Aliasing \UART:tmpOE__rx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UART:cts_wire\ to \UART:select_s_wire\
Aliasing \UARTT:select_s_wire\ to \UART:select_s_wire\
Aliasing \UARTT:sclk_s_wire\ to \UART:select_s_wire\
Aliasing \UARTT:mosi_s_wire\ to \UART:select_s_wire\
Aliasing \UARTT:miso_m_wire\ to \UART:select_s_wire\
Aliasing \UARTT:tmpOE__tx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UARTT:tmpOE__rx_net_0\ to \UART:tmpOE__tx_net_0\
Aliasing \UARTT:cts_wire\ to \UART:select_s_wire\
Removing Rhs of wire \UART:rx_wire\[5] = \UART:Net_1268\[6]
Removing Lhs of wire \UART:Net_1170\[9] = \UART:Net_847\[3]
Removing Lhs of wire \UART:sclk_s_wire\[10] = \UART:select_s_wire\[4]
Removing Lhs of wire \UART:mosi_s_wire\[11] = \UART:select_s_wire\[4]
Removing Lhs of wire \UART:miso_m_wire\[12] = \UART:select_s_wire\[4]
Removing Rhs of wire zero[19] = \UART:select_s_wire\[4]
Removing Rhs of wire one[20] = \UART:tmpOE__tx_net_0\[14]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[25] = one[20]
Removing Lhs of wire \UART:cts_wire\[29] = zero[19]
Removing Lhs of wire \UARTT:select_s_wire\[57] = zero[19]
Removing Rhs of wire \UARTT:rx_wire\[58] = \UARTT:Net_1268\[59]
Removing Lhs of wire \UARTT:Net_1170\[62] = \UARTT:Net_847\[56]
Removing Lhs of wire \UARTT:sclk_s_wire\[63] = zero[19]
Removing Lhs of wire \UARTT:mosi_s_wire\[64] = zero[19]
Removing Lhs of wire \UARTT:miso_m_wire\[65] = zero[19]
Removing Lhs of wire \UARTT:tmpOE__tx_net_0\[67] = one[20]
Removing Lhs of wire \UARTT:tmpOE__rx_net_0\[76] = one[20]
Removing Lhs of wire \UARTT:cts_wire\[80] = zero[19]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj" -dcpsoc3 "2 UART TEST.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.603ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Tuesday, 04 April 2017 14:53:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Garuba Abdulmalik\Documents\PSoC Creator\PSOC GSM SERIAL Com\2 UART TEST.cydsn\2 UART TEST.cyprj -d CY8C4245AXI-483 2 UART TEST.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UARTT_SCBCLK'. Signal=\UARTT:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UARTT:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UARTT:tx(0)\__PA ,
            input => \UARTT:tx_wire\ ,
            pad => \UARTT:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UARTT:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UARTT:rx(0)\__PA ,
            fb => \UARTT:rx_wire\ ,
            pad => \UARTT:rx(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =UART_isr
        PORT MAP (
            interrupt => Net_150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UARTT_isr
        PORT MAP (
            interrupt => Net_68 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    6 :   30 :   36 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.013ms
Tech Mapping phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1999994s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014231 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
Error: plm.M0046: E2809: Unable to find a valid placement for pins and fixed-function blocks. See the Digital Placement's Detailed placement messages section in the report file for details.
Error: plm.M0046: E2055: An error occurred during placement of the design.
"C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\bin/sjplacer.exe" --proj-name "2 UART TEST" --netlist-vh2 "2 UART TEST_p.vh2" --arch-file "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/arch/p4_udb2x2a.ark" --rrg-file "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata" --irq-file "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata" --dsi-conn-file "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata" --pins-file "pins_44-TQFP.xml" --lib-file "2 UART TEST_p.lib" --sdc-file "2 UART TEST.sdc" --io-pcf "2 UART TEST.pci" --outdir .
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
E2809: Unable to find a valid placement for pins and fixed-function blocks. See the Digital Placement's Detailed placement messages section in the report file for details.
I2722: The following instances could not be placed:
   \UART:SCB\ (2 location(s): F(SCB,0) F(SCB,1))
Fixed function block and pin placement:
   F(Clock,0): ClockBlock
   F(SCB,1): \UARTT:SCB\
   F(CLK_GEN,0): ClockGenBlock
   P0[5]: \UART:tx(0)\
   P0[4]: \UART:rx(0)\
   P3[0]: \UARTT:rx(0)\
   P3[1]: \UARTT:tx(0)\

E2055: An error occurred during placement of the design.
</CYPRESSTAG>
Error: plm.M0046: "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\bin/sjplacer.exe" failed (0x00000001)
Digital Placement phase: Elapsed time ==> 1s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 1s.896ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 1s.898ms
Fitter phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.061ms
Cleanup phase: Elapsed time ==> 0s.003ms
