// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Tue Feb 10 15:33:51 2026
// Host        : ARSHAD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mobilenet_bd_pointwise_conv_0_0_sim_netlist.v
// Design      : mobilenet_bd_pointwise_conv_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "mobilenet_bd_pointwise_conv_0_0,pointwise_conv,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "pointwise_conv,Vivado 2025.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARVALID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWVALID,
    m_axi_gmem_BID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RID,
    m_axi_gmem_RLAST,
    m_axi_gmem_RREADY,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WID,
    m_axi_gmem_WLAST,
    m_axi_gmem_WREADY,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN mobilenet_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "35'b00000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "35'b00000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "35'b00000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "35'b00000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "35'b00000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "35'b00000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "35'b00000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "35'b00000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "35'b00000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "35'b00000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "35'b00000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "35'b00000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "35'b00000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "35'b00000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "35'b00000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "35'b00000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "35'b00000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "35'b00000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "35'b00000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "35'b00000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "35'b00000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "35'b00000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "35'b00000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "35'b00000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "35'b00001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "35'b00010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "35'b00100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "35'b01000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "35'b10000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "35'b00000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "35'b00000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "35'b00000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "35'b00000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "35'b00000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "35'b00000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "35'b00000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "35'b00000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "35'b00000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "35'b00000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "35'b00000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "35'b00000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "35'b00000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "35'b00000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "35'b00000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "35'b00000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "35'b00000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "35'b00000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "35'b00000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "35'b00000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "35'b00000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "35'b00000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "35'b00000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "35'b00000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "35'b00000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "35'b00000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "35'b00000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "35'b00000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "35'b00000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "35'b00000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "35'b00001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "35'b00010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "35'b00100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "35'b01000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "35'b10000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "35'b00000000000000000000000000000001000" *) (* ap_ST_fsm_state5 = "35'b00000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "35'b00000000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "35'b00000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "35'b00000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "35'b00000000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire [5:0]add_ln24_fu_219_p2;
  wire [5:0]add_ln24_reg_665;
  wire [5:0]add_ln25_fu_427_p2;
  wire [5:0]add_ln25_reg_753;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [34:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire control_s_axi_U_n_1;
  wire [63:4]empty_20_fu_454_p2;
  wire [63:1]empty_21_fu_465_p2;
  wire [63:2]empty_22_fu_476_p2;
  wire [63:1]empty_23_fu_487_p2;
  wire [63:3]empty_24_fu_498_p2;
  wire [63:1]empty_25_fu_509_p2;
  wire [63:3]empty_26_fu_520_p2;
  wire [63:2]empty_27_fu_531_p2;
  wire [63:3]empty_28_fu_542_p2;
  wire [63:2]empty_29_fu_553_p2;
  wire [63:2]empty_30_fu_564_p2;
  wire [63:2]empty_31_fu_575_p2;
  wire [63:2]empty_32_fu_586_p2;
  wire [63:2]empty_33_fu_597_p2;
  wire [63:1]empty_34_fu_608_p2;
  wire [63:0]empty_35_fu_619_p2;
  wire gmem_0_ARREADY;
  wire gmem_0_BVALID;
  wire [7:0]gmem_0_RDATA;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire [7:0]gmem_addr_10_read_reg_899;
  wire [63:2]gmem_addr_10_reg_812;
  wire \gmem_addr_10_reg_812[12]_i_2_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_3_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_4_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_5_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_6_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_7_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_8_n_0 ;
  wire \gmem_addr_10_reg_812[12]_i_9_n_0 ;
  wire \gmem_addr_10_reg_812[16]_i_2_n_0 ;
  wire \gmem_addr_10_reg_812[16]_i_3_n_0 ;
  wire \gmem_addr_10_reg_812[16]_i_4_n_0 ;
  wire \gmem_addr_10_reg_812[4]_i_2_n_0 ;
  wire \gmem_addr_10_reg_812[4]_i_3_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_2_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_3_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_4_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_5_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_6_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_7_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_8_n_0 ;
  wire \gmem_addr_10_reg_812[8]_i_9_n_0 ;
  wire \gmem_addr_10_reg_812_reg[12]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[12]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[12]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[12]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[16]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[16]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[16]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[16]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[20]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[20]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[20]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[20]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[24]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[24]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[24]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[24]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[28]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[28]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[28]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[28]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[32]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[32]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[32]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[32]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[36]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[36]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[36]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[36]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[40]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[40]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[40]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[40]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[44]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[44]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[44]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[44]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[48]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[48]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[48]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[48]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[4]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[4]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[4]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[4]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[52]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[52]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[52]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[52]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[56]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[56]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[56]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[56]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[60]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[60]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[60]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[60]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[63]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[63]_i_1_n_3 ;
  wire \gmem_addr_10_reg_812_reg[8]_i_1_n_0 ;
  wire \gmem_addr_10_reg_812_reg[8]_i_1_n_1 ;
  wire \gmem_addr_10_reg_812_reg[8]_i_1_n_2 ;
  wire \gmem_addr_10_reg_812_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_11_read_reg_904;
  wire [63:2]gmem_addr_11_reg_818;
  wire \gmem_addr_11_reg_818[13]_i_2_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_3_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_4_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_5_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_6_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_7_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_8_n_0 ;
  wire \gmem_addr_11_reg_818[13]_i_9_n_0 ;
  wire \gmem_addr_11_reg_818[17]_i_2_n_0 ;
  wire \gmem_addr_11_reg_818[5]_i_2_n_0 ;
  wire \gmem_addr_11_reg_818[5]_i_3_n_0 ;
  wire \gmem_addr_11_reg_818[5]_i_4_n_0 ;
  wire \gmem_addr_11_reg_818[5]_i_5_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_2_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_3_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_4_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_5_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_6_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_7_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_8_n_0 ;
  wire \gmem_addr_11_reg_818[9]_i_9_n_0 ;
  wire \gmem_addr_11_reg_818_reg[13]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[13]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[13]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[13]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[17]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[17]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[17]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[17]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[21]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[21]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[21]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[21]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[25]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[25]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[25]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[25]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[29]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[29]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[29]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[29]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[33]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[33]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[33]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[33]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[37]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[37]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[37]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[37]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[41]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[41]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[41]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[41]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[45]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[45]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[45]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[45]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[49]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[49]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[49]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[49]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[53]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[53]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[53]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[53]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[57]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[57]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[57]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[57]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[5]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[5]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[5]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[5]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[61]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[61]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[61]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[61]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[63]_i_1_n_3 ;
  wire \gmem_addr_11_reg_818_reg[9]_i_1_n_0 ;
  wire \gmem_addr_11_reg_818_reg[9]_i_1_n_1 ;
  wire \gmem_addr_11_reg_818_reg[9]_i_1_n_2 ;
  wire \gmem_addr_11_reg_818_reg[9]_i_1_n_3 ;
  wire [7:0]gmem_addr_12_read_reg_909;
  wire [63:1]gmem_addr_12_reg_824;
  wire \gmem_addr_12_reg_824[12]_i_2_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_3_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_4_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_5_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_6_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_7_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_8_n_0 ;
  wire \gmem_addr_12_reg_824[12]_i_9_n_0 ;
  wire \gmem_addr_12_reg_824[16]_i_2_n_0 ;
  wire \gmem_addr_12_reg_824[16]_i_3_n_0 ;
  wire \gmem_addr_12_reg_824[16]_i_4_n_0 ;
  wire \gmem_addr_12_reg_824[1]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824[4]_i_2_n_0 ;
  wire \gmem_addr_12_reg_824[4]_i_3_n_0 ;
  wire \gmem_addr_12_reg_824[4]_i_4_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_2_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_3_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_4_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_5_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_6_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_7_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_8_n_0 ;
  wire \gmem_addr_12_reg_824[8]_i_9_n_0 ;
  wire \gmem_addr_12_reg_824_reg[12]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[12]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[12]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[12]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[16]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[16]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[16]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[16]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[20]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[20]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[20]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[20]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[24]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[24]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[24]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[24]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[28]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[28]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[28]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[28]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[32]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[32]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[32]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[32]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[36]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[36]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[36]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[36]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[40]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[40]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[40]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[40]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[44]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[44]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[44]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[44]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[48]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[48]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[48]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[48]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[4]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[4]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[4]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[4]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[52]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[52]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[52]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[52]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[56]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[56]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[56]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[56]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[60]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[60]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[60]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[60]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[63]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[63]_i_1_n_3 ;
  wire \gmem_addr_12_reg_824_reg[8]_i_1_n_0 ;
  wire \gmem_addr_12_reg_824_reg[8]_i_1_n_1 ;
  wire \gmem_addr_12_reg_824_reg[8]_i_1_n_2 ;
  wire \gmem_addr_12_reg_824_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_13_read_reg_914;
  wire [63:1]gmem_addr_13_reg_830;
  wire \gmem_addr_13_reg_830[10]_i_2_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_3_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_4_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_5_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_6_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_7_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_8_n_0 ;
  wire \gmem_addr_13_reg_830[10]_i_9_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_2_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_3_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_4_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_5_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_6_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_7_n_0 ;
  wire \gmem_addr_13_reg_830[14]_i_8_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_2_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_3_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_4_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_5_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_6_n_0 ;
  wire \gmem_addr_13_reg_830[6]_i_7_n_0 ;
  wire \gmem_addr_13_reg_830_reg[10]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[10]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[10]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[10]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[14]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[14]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[14]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[14]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[18]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[18]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[18]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[18]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[22]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[22]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[22]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[22]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[26]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[26]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[26]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[26]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[30]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[30]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[30]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[30]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[34]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[34]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[34]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[34]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[38]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[38]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[38]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[38]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[42]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[42]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[42]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[42]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[46]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[46]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[46]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[46]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[50]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[50]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[50]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[50]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[54]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[54]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[54]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[54]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[58]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[58]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[58]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[58]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[62]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[62]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[62]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[62]_i_1_n_3 ;
  wire \gmem_addr_13_reg_830_reg[6]_i_1_n_0 ;
  wire \gmem_addr_13_reg_830_reg[6]_i_1_n_1 ;
  wire \gmem_addr_13_reg_830_reg[6]_i_1_n_2 ;
  wire \gmem_addr_13_reg_830_reg[6]_i_1_n_3 ;
  wire [7:0]gmem_addr_14_read_reg_919;
  wire [63:2]gmem_addr_14_reg_836;
  wire \gmem_addr_14_reg_836[12]_i_2_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_3_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_4_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_5_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_6_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_7_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_8_n_0 ;
  wire \gmem_addr_14_reg_836[12]_i_9_n_0 ;
  wire \gmem_addr_14_reg_836[16]_i_2_n_0 ;
  wire \gmem_addr_14_reg_836[16]_i_3_n_0 ;
  wire \gmem_addr_14_reg_836[16]_i_4_n_0 ;
  wire \gmem_addr_14_reg_836[4]_i_2_n_0 ;
  wire \gmem_addr_14_reg_836[4]_i_3_n_0 ;
  wire \gmem_addr_14_reg_836[4]_i_4_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_2_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_3_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_4_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_5_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_6_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_7_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_8_n_0 ;
  wire \gmem_addr_14_reg_836[8]_i_9_n_0 ;
  wire \gmem_addr_14_reg_836_reg[12]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[12]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[12]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[12]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[16]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[16]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[16]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[16]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[20]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[20]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[20]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[20]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[24]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[24]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[24]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[24]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[28]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[28]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[28]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[28]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[32]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[32]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[32]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[32]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[36]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[36]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[36]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[36]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[40]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[40]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[40]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[40]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[44]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[44]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[44]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[44]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[48]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[48]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[48]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[48]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[4]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[4]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[4]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[4]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[52]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[52]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[52]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[52]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[56]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[56]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[56]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[56]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[60]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[60]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[60]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[60]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[63]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[63]_i_1_n_3 ;
  wire \gmem_addr_14_reg_836_reg[8]_i_1_n_0 ;
  wire \gmem_addr_14_reg_836_reg[8]_i_1_n_1 ;
  wire \gmem_addr_14_reg_836_reg[8]_i_1_n_2 ;
  wire \gmem_addr_14_reg_836_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_15_read_reg_924;
  wire [63:0]gmem_addr_15_reg_842;
  wire \gmem_addr_15_reg_842[13]_i_2_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_3_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_4_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_5_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_6_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_7_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_8_n_0 ;
  wire \gmem_addr_15_reg_842[13]_i_9_n_0 ;
  wire \gmem_addr_15_reg_842[17]_i_2_n_0 ;
  wire \gmem_addr_15_reg_842[5]_i_2_n_0 ;
  wire \gmem_addr_15_reg_842[5]_i_3_n_0 ;
  wire \gmem_addr_15_reg_842[5]_i_4_n_0 ;
  wire \gmem_addr_15_reg_842[5]_i_5_n_0 ;
  wire \gmem_addr_15_reg_842[5]_i_6_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_2_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_3_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_4_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_5_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_6_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_7_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_8_n_0 ;
  wire \gmem_addr_15_reg_842[9]_i_9_n_0 ;
  wire \gmem_addr_15_reg_842_reg[13]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[13]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[13]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[13]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[17]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[17]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[17]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[17]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[21]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[21]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[21]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[21]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[25]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[25]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[25]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[25]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[29]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[29]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[29]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[29]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[33]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[33]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[33]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[33]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[37]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[37]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[37]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[37]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[41]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[41]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[41]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[41]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[45]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[45]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[45]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[45]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[49]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[49]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[49]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[49]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[53]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[53]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[53]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[53]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[57]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[57]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[57]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[57]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[5]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[5]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[5]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[5]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[61]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[61]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[61]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[61]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[63]_i_1_n_3 ;
  wire \gmem_addr_15_reg_842_reg[9]_i_1_n_0 ;
  wire \gmem_addr_15_reg_842_reg[9]_i_1_n_1 ;
  wire \gmem_addr_15_reg_842_reg[9]_i_1_n_2 ;
  wire \gmem_addr_15_reg_842_reg[9]_i_1_n_3 ;
  wire [7:0]gmem_addr_16_read_reg_929;
  wire [63:0]gmem_addr_16_reg_848;
  wire \gmem_addr_16_reg_848[12]_i_2_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_3_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_4_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_5_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_6_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_7_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_8_n_0 ;
  wire \gmem_addr_16_reg_848[12]_i_9_n_0 ;
  wire \gmem_addr_16_reg_848[16]_i_2_n_0 ;
  wire \gmem_addr_16_reg_848[16]_i_3_n_0 ;
  wire \gmem_addr_16_reg_848[16]_i_4_n_0 ;
  wire \gmem_addr_16_reg_848[4]_i_2_n_0 ;
  wire \gmem_addr_16_reg_848[4]_i_3_n_0 ;
  wire \gmem_addr_16_reg_848[4]_i_4_n_0 ;
  wire \gmem_addr_16_reg_848[4]_i_5_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_2_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_3_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_4_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_5_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_6_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_7_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_8_n_0 ;
  wire \gmem_addr_16_reg_848[8]_i_9_n_0 ;
  wire \gmem_addr_16_reg_848_reg[12]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[12]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[12]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[12]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[16]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[16]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[16]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[16]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[20]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[20]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[20]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[20]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[24]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[24]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[24]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[24]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[28]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[28]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[28]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[28]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[32]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[32]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[32]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[32]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[36]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[36]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[36]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[36]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[40]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[40]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[40]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[40]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[44]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[44]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[44]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[44]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[48]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[48]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[48]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[48]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[4]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[4]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[4]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[4]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[52]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[52]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[52]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[52]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[56]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[56]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[56]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[56]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[60]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[60]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[60]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[60]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[63]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[63]_i_1_n_3 ;
  wire \gmem_addr_16_reg_848_reg[8]_i_1_n_0 ;
  wire \gmem_addr_16_reg_848_reg[8]_i_1_n_1 ;
  wire \gmem_addr_16_reg_848_reg[8]_i_1_n_2 ;
  wire \gmem_addr_16_reg_848_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_1_read_reg_854;
  wire [63:3]gmem_addr_1_reg_758;
  wire \gmem_addr_1_reg_758[11]_i_2_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_3_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_4_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_5_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_6_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_7_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_8_n_0 ;
  wire \gmem_addr_1_reg_758[11]_i_9_n_0 ;
  wire \gmem_addr_1_reg_758[15]_i_2_n_0 ;
  wire \gmem_addr_1_reg_758[15]_i_3_n_0 ;
  wire \gmem_addr_1_reg_758[15]_i_4_n_0 ;
  wire \gmem_addr_1_reg_758[15]_i_5_n_0 ;
  wire \gmem_addr_1_reg_758[15]_i_6_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_2_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_3_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_4_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_5_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_6_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_7_n_0 ;
  wire \gmem_addr_1_reg_758[7]_i_8_n_0 ;
  wire \gmem_addr_1_reg_758_reg[11]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[11]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[11]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[15]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[15]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[15]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[19]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[19]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[19]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[23]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[23]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[23]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[27]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[27]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[27]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[31]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[31]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[31]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[31]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[35]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[35]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[35]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[35]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[39]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[39]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[39]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[39]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[43]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[43]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[43]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[43]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[47]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[47]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[47]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[47]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[51]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[51]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[51]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[51]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[55]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[55]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[55]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[55]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[59]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[59]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[59]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[59]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[63]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[63]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[63]_i_1_n_3 ;
  wire \gmem_addr_1_reg_758_reg[7]_i_1_n_0 ;
  wire \gmem_addr_1_reg_758_reg[7]_i_1_n_1 ;
  wire \gmem_addr_1_reg_758_reg[7]_i_1_n_2 ;
  wire \gmem_addr_1_reg_758_reg[7]_i_1_n_3 ;
  wire [7:0]gmem_addr_2_read_reg_859;
  wire [63:1]gmem_addr_2_reg_764;
  wire \gmem_addr_2_reg_764[12]_i_2_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_3_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_4_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_5_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_6_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_7_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_8_n_0 ;
  wire \gmem_addr_2_reg_764[12]_i_9_n_0 ;
  wire \gmem_addr_2_reg_764[16]_i_2_n_0 ;
  wire \gmem_addr_2_reg_764[16]_i_3_n_0 ;
  wire \gmem_addr_2_reg_764[16]_i_4_n_0 ;
  wire \gmem_addr_2_reg_764[4]_i_2_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_2_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_3_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_4_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_5_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_6_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_7_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_8_n_0 ;
  wire \gmem_addr_2_reg_764[8]_i_9_n_0 ;
  wire \gmem_addr_2_reg_764_reg[12]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[12]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[12]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[12]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[16]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[16]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[16]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[16]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[20]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[20]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[20]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[20]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[24]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[24]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[24]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[24]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[28]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[28]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[28]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[28]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[32]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[32]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[32]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[32]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[36]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[36]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[36]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[36]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[40]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[40]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[40]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[40]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[44]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[44]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[44]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[44]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[48]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[48]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[48]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[48]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[4]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[4]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[4]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[4]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[52]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[52]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[52]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[52]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[56]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[56]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[56]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[56]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[60]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[60]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[60]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[60]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[63]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[63]_i_1_n_3 ;
  wire \gmem_addr_2_reg_764_reg[8]_i_1_n_0 ;
  wire \gmem_addr_2_reg_764_reg[8]_i_1_n_1 ;
  wire \gmem_addr_2_reg_764_reg[8]_i_1_n_2 ;
  wire \gmem_addr_2_reg_764_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_3_read_reg_864;
  wire [63:2]gmem_addr_3_reg_770;
  wire \gmem_addr_3_reg_770[13]_i_2_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_3_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_4_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_5_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_6_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_7_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_8_n_0 ;
  wire \gmem_addr_3_reg_770[13]_i_9_n_0 ;
  wire \gmem_addr_3_reg_770[17]_i_2_n_0 ;
  wire \gmem_addr_3_reg_770[5]_i_2_n_0 ;
  wire \gmem_addr_3_reg_770[5]_i_3_n_0 ;
  wire \gmem_addr_3_reg_770[5]_i_4_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_2_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_3_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_4_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_5_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_6_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_7_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_8_n_0 ;
  wire \gmem_addr_3_reg_770[9]_i_9_n_0 ;
  wire \gmem_addr_3_reg_770_reg[13]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[13]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[13]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[13]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[17]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[17]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[17]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[17]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[21]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[21]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[21]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[21]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[25]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[25]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[25]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[25]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[29]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[29]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[29]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[29]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[33]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[33]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[33]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[33]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[37]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[37]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[37]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[37]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[41]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[41]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[41]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[41]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[45]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[45]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[45]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[45]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[49]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[49]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[49]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[49]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[53]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[53]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[53]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[53]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[57]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[57]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[57]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[57]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[5]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[5]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[5]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[5]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[61]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[61]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[61]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[61]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[63]_i_1_n_3 ;
  wire \gmem_addr_3_reg_770_reg[9]_i_1_n_0 ;
  wire \gmem_addr_3_reg_770_reg[9]_i_1_n_1 ;
  wire \gmem_addr_3_reg_770_reg[9]_i_1_n_2 ;
  wire \gmem_addr_3_reg_770_reg[9]_i_1_n_3 ;
  wire [7:0]gmem_addr_4_read_reg_869;
  wire [63:1]gmem_addr_4_reg_776;
  wire \gmem_addr_4_reg_776[12]_i_2_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_3_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_4_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_5_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_6_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_7_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_8_n_0 ;
  wire \gmem_addr_4_reg_776[12]_i_9_n_0 ;
  wire \gmem_addr_4_reg_776[16]_i_2_n_0 ;
  wire \gmem_addr_4_reg_776[16]_i_3_n_0 ;
  wire \gmem_addr_4_reg_776[16]_i_4_n_0 ;
  wire \gmem_addr_4_reg_776[4]_i_2_n_0 ;
  wire \gmem_addr_4_reg_776[4]_i_3_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_2_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_3_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_4_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_5_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_6_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_7_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_8_n_0 ;
  wire \gmem_addr_4_reg_776[8]_i_9_n_0 ;
  wire \gmem_addr_4_reg_776_reg[12]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[12]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[12]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[12]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[16]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[16]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[16]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[16]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[20]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[20]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[20]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[20]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[24]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[24]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[24]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[24]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[28]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[28]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[28]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[28]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[32]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[32]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[32]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[32]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[36]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[36]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[36]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[36]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[40]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[40]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[40]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[40]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[44]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[44]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[44]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[44]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[48]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[48]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[48]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[48]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[4]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[4]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[4]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[4]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[52]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[52]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[52]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[52]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[56]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[56]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[56]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[56]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[60]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[60]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[60]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[60]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[63]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[63]_i_1_n_3 ;
  wire \gmem_addr_4_reg_776_reg[8]_i_1_n_0 ;
  wire \gmem_addr_4_reg_776_reg[8]_i_1_n_1 ;
  wire \gmem_addr_4_reg_776_reg[8]_i_1_n_2 ;
  wire \gmem_addr_4_reg_776_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_5_read_reg_874;
  wire [63:3]gmem_addr_5_reg_782;
  wire \gmem_addr_5_reg_782[10]_i_2_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_3_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_4_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_5_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_6_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_7_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_8_n_0 ;
  wire \gmem_addr_5_reg_782[10]_i_9_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_2_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_3_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_4_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_5_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_6_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_7_n_0 ;
  wire \gmem_addr_5_reg_782[14]_i_8_n_0 ;
  wire \gmem_addr_5_reg_782[6]_i_2_n_0 ;
  wire \gmem_addr_5_reg_782[6]_i_3_n_0 ;
  wire \gmem_addr_5_reg_782[6]_i_4_n_0 ;
  wire \gmem_addr_5_reg_782[6]_i_5_n_0 ;
  wire \gmem_addr_5_reg_782[6]_i_6_n_0 ;
  wire \gmem_addr_5_reg_782_reg[10]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[10]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[10]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[10]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[14]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[14]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[14]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[14]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[18]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[18]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[18]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[18]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[22]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[22]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[22]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[22]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[26]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[26]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[26]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[26]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[30]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[30]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[30]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[30]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[34]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[34]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[34]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[34]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[38]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[38]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[38]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[38]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[42]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[42]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[42]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[42]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[46]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[46]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[46]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[46]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[50]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[50]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[50]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[50]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[54]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[54]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[54]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[54]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[58]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[58]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[58]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[58]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[62]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[62]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[62]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[62]_i_1_n_3 ;
  wire \gmem_addr_5_reg_782_reg[6]_i_1_n_0 ;
  wire \gmem_addr_5_reg_782_reg[6]_i_1_n_1 ;
  wire \gmem_addr_5_reg_782_reg[6]_i_1_n_2 ;
  wire \gmem_addr_5_reg_782_reg[6]_i_1_n_3 ;
  wire [7:0]gmem_addr_6_read_reg_879;
  wire [63:1]gmem_addr_6_reg_788;
  wire \gmem_addr_6_reg_788[12]_i_2_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_3_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_4_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_5_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_6_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_7_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_8_n_0 ;
  wire \gmem_addr_6_reg_788[12]_i_9_n_0 ;
  wire \gmem_addr_6_reg_788[16]_i_2_n_0 ;
  wire \gmem_addr_6_reg_788[16]_i_3_n_0 ;
  wire \gmem_addr_6_reg_788[16]_i_4_n_0 ;
  wire \gmem_addr_6_reg_788[4]_i_2_n_0 ;
  wire \gmem_addr_6_reg_788[4]_i_3_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_2_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_3_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_4_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_5_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_6_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_7_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_8_n_0 ;
  wire \gmem_addr_6_reg_788[8]_i_9_n_0 ;
  wire \gmem_addr_6_reg_788_reg[12]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[12]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[12]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[12]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[16]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[16]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[16]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[16]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[20]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[20]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[20]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[20]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[24]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[24]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[24]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[24]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[28]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[28]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[28]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[28]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[32]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[32]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[32]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[32]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[36]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[36]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[36]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[36]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[40]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[40]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[40]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[40]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[44]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[44]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[44]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[44]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[48]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[48]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[48]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[48]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[4]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[4]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[4]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[4]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[52]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[52]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[52]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[52]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[56]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[56]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[56]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[56]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[60]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[60]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[60]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[60]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[63]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[63]_i_1_n_3 ;
  wire \gmem_addr_6_reg_788_reg[8]_i_1_n_0 ;
  wire \gmem_addr_6_reg_788_reg[8]_i_1_n_1 ;
  wire \gmem_addr_6_reg_788_reg[8]_i_1_n_2 ;
  wire \gmem_addr_6_reg_788_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_7_read_reg_884;
  wire [63:2]gmem_addr_7_reg_794;
  wire \gmem_addr_7_reg_794[13]_i_2_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_3_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_4_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_5_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_6_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_7_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_8_n_0 ;
  wire \gmem_addr_7_reg_794[13]_i_9_n_0 ;
  wire \gmem_addr_7_reg_794[17]_i_2_n_0 ;
  wire \gmem_addr_7_reg_794[2]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794[5]_i_2_n_0 ;
  wire \gmem_addr_7_reg_794[5]_i_3_n_0 ;
  wire \gmem_addr_7_reg_794[5]_i_4_n_0 ;
  wire \gmem_addr_7_reg_794[5]_i_5_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_2_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_3_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_4_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_5_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_6_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_7_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_8_n_0 ;
  wire \gmem_addr_7_reg_794[9]_i_9_n_0 ;
  wire \gmem_addr_7_reg_794_reg[13]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[13]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[13]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[13]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[17]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[17]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[17]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[17]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[21]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[21]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[21]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[21]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[25]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[25]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[25]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[25]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[29]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[29]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[29]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[29]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[33]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[33]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[33]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[33]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[37]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[37]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[37]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[37]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[41]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[41]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[41]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[41]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[45]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[45]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[45]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[45]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[49]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[49]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[49]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[49]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[53]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[53]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[53]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[53]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[57]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[57]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[57]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[57]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[5]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[5]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[5]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[5]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[61]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[61]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[61]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[61]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[63]_i_1_n_3 ;
  wire \gmem_addr_7_reg_794_reg[9]_i_1_n_0 ;
  wire \gmem_addr_7_reg_794_reg[9]_i_1_n_1 ;
  wire \gmem_addr_7_reg_794_reg[9]_i_1_n_2 ;
  wire \gmem_addr_7_reg_794_reg[9]_i_1_n_3 ;
  wire [7:0]gmem_addr_8_read_reg_889;
  wire [63:2]gmem_addr_8_reg_800;
  wire \gmem_addr_8_reg_800[12]_i_2_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_3_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_4_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_5_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_6_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_7_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_8_n_0 ;
  wire \gmem_addr_8_reg_800[12]_i_9_n_0 ;
  wire \gmem_addr_8_reg_800[16]_i_2_n_0 ;
  wire \gmem_addr_8_reg_800[16]_i_3_n_0 ;
  wire \gmem_addr_8_reg_800[16]_i_4_n_0 ;
  wire \gmem_addr_8_reg_800[4]_i_2_n_0 ;
  wire \gmem_addr_8_reg_800[4]_i_3_n_0 ;
  wire \gmem_addr_8_reg_800[4]_i_4_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_2_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_3_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_4_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_5_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_6_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_7_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_8_n_0 ;
  wire \gmem_addr_8_reg_800[8]_i_9_n_0 ;
  wire \gmem_addr_8_reg_800_reg[12]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[12]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[12]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[12]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[16]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[16]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[16]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[16]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[20]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[20]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[20]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[20]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[24]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[24]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[24]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[24]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[28]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[28]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[28]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[28]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[32]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[32]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[32]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[32]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[36]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[36]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[36]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[36]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[40]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[40]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[40]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[40]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[44]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[44]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[44]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[44]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[48]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[48]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[48]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[48]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[4]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[4]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[4]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[4]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[52]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[52]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[52]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[52]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[56]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[56]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[56]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[56]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[60]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[60]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[60]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[60]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[63]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[63]_i_1_n_3 ;
  wire \gmem_addr_8_reg_800_reg[8]_i_1_n_0 ;
  wire \gmem_addr_8_reg_800_reg[8]_i_1_n_1 ;
  wire \gmem_addr_8_reg_800_reg[8]_i_1_n_2 ;
  wire \gmem_addr_8_reg_800_reg[8]_i_1_n_3 ;
  wire [7:0]gmem_addr_9_read_reg_894;
  wire [63:2]gmem_addr_9_reg_806;
  wire \gmem_addr_9_reg_806[11]_i_2_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_3_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_4_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_5_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_6_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_7_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_8_n_0 ;
  wire \gmem_addr_9_reg_806[11]_i_9_n_0 ;
  wire \gmem_addr_9_reg_806[15]_i_2_n_0 ;
  wire \gmem_addr_9_reg_806[15]_i_3_n_0 ;
  wire \gmem_addr_9_reg_806[15]_i_4_n_0 ;
  wire \gmem_addr_9_reg_806[15]_i_5_n_0 ;
  wire \gmem_addr_9_reg_806[15]_i_6_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_2_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_3_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_4_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_5_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_6_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_7_n_0 ;
  wire \gmem_addr_9_reg_806[7]_i_8_n_0 ;
  wire \gmem_addr_9_reg_806_reg[11]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[11]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[11]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[11]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[15]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[15]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[15]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[15]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[19]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[19]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[19]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[19]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[23]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[23]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[23]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[23]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[27]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[27]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[27]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[27]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[31]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[31]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[31]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[31]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[35]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[35]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[35]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[35]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[39]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[39]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[39]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[39]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[43]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[43]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[43]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[43]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[47]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[47]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[47]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[47]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[51]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[51]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[51]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[51]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[55]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[55]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[55]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[55]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[59]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[59]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[59]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[59]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[63]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[63]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[63]_i_1_n_3 ;
  wire \gmem_addr_9_reg_806_reg[7]_i_1_n_0 ;
  wire \gmem_addr_9_reg_806_reg[7]_i_1_n_1 ;
  wire \gmem_addr_9_reg_806_reg[7]_i_1_n_2 ;
  wire \gmem_addr_9_reg_806_reg[7]_i_1_n_3 ;
  wire gmem_m_axi_U_n_100;
  wire gmem_m_axi_U_n_101;
  wire gmem_m_axi_U_n_102;
  wire gmem_m_axi_U_n_72;
  wire gmem_m_axi_U_n_73;
  wire gmem_m_axi_U_n_75;
  wire gmem_m_axi_U_n_77;
  wire gmem_m_axi_U_n_98;
  wire gmem_m_axi_U_n_99;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire [7:0]grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_WDATA;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_1;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_10;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_11;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_12;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_13;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_14;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_15;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_16;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_17;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_18;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_19;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_2;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_20;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_21;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_22;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_23;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_24;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_25;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_26;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_27;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_28;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_29;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_3;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_30;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_31;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_32;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_33;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_34;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_35;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_36;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_37;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_38;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_39;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_4;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_40;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_41;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_42;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_43;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_44;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_45;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_46;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_47;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_48;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_49;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_5;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_50;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_51;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_52;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_53;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_54;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_55;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_56;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_57;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_58;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_59;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_6;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_60;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_61;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_62;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_63;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_64;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_67;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_7;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_70;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_71;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_72;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_73;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_8;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_82;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_83;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_84;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_86;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_9;
  wire \h_fu_118_reg_n_0_[0] ;
  wire \h_fu_118_reg_n_0_[1] ;
  wire \h_fu_118_reg_n_0_[2] ;
  wire \h_fu_118_reg_n_0_[3] ;
  wire \h_fu_118_reg_n_0_[4] ;
  wire \h_fu_118_reg_n_0_[5] ;
  wire [63:0]input_r;
  wire [63:0]input_r_read_reg_652;
  wire interrupt;
  wire [63:0]m_axi_gmem_ARADDR;
  wire [7:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:0]m_axi_gmem_AWADDR;
  wire [7:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [63:0]output_r;
  wire [63:0]output_r_read_reg_641;
  wire [8:4]p_cast45_fu_445_p1;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \store_unit_0/bus_wide_gen.buff_wdata_in/push ;
  wire w_reg_164;
  wire \w_reg_164_reg_n_0_[5] ;
  wire [63:0]weights;
  wire [63:0]weights_read_reg_647;
  wire [13:9]zext_ln25_reg_745;
  wire [0:0]\NLW_gmem_addr_10_reg_812_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_10_reg_812_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_10_reg_812_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_11_reg_818_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_11_reg_818_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_12_reg_824_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_12_reg_824_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_12_reg_824_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_13_reg_830_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_13_reg_830_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_14_reg_836_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_14_reg_836_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_15_reg_842_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_15_reg_842_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_16_reg_848_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_16_reg_848_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_758_reg[63]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_764_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_764_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_764_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_3_reg_770_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_3_reg_770_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_3_reg_770_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_4_reg_776_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_4_reg_776_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_776_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_5_reg_782_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_5_reg_782_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_6_reg_788_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_6_reg_788_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_6_reg_788_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_7_reg_794_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_7_reg_794_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_7_reg_794_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_8_reg_800_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_8_reg_800_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_8_reg_800_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_9_reg_806_reg[63]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_665[0]_i_1 
       (.I0(\h_fu_118_reg_n_0_[0] ),
        .O(add_ln24_fu_219_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_665[1]_i_1 
       (.I0(\h_fu_118_reg_n_0_[0] ),
        .I1(\h_fu_118_reg_n_0_[1] ),
        .O(add_ln24_fu_219_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln24_reg_665[2]_i_1 
       (.I0(\h_fu_118_reg_n_0_[2] ),
        .I1(\h_fu_118_reg_n_0_[1] ),
        .I2(\h_fu_118_reg_n_0_[0] ),
        .O(add_ln24_fu_219_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln24_reg_665[3]_i_1 
       (.I0(\h_fu_118_reg_n_0_[3] ),
        .I1(\h_fu_118_reg_n_0_[2] ),
        .I2(\h_fu_118_reg_n_0_[0] ),
        .I3(\h_fu_118_reg_n_0_[1] ),
        .O(add_ln24_fu_219_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln24_reg_665[4]_i_1 
       (.I0(\h_fu_118_reg_n_0_[4] ),
        .I1(\h_fu_118_reg_n_0_[0] ),
        .I2(\h_fu_118_reg_n_0_[1] ),
        .I3(\h_fu_118_reg_n_0_[2] ),
        .I4(\h_fu_118_reg_n_0_[3] ),
        .O(add_ln24_fu_219_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln24_reg_665[5]_i_1 
       (.I0(\h_fu_118_reg_n_0_[5] ),
        .I1(\h_fu_118_reg_n_0_[0] ),
        .I2(\h_fu_118_reg_n_0_[1] ),
        .I3(\h_fu_118_reg_n_0_[4] ),
        .I4(\h_fu_118_reg_n_0_[3] ),
        .I5(\h_fu_118_reg_n_0_[2] ),
        .O(add_ln24_fu_219_p2[5]));
  FDRE \add_ln24_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[0]),
        .Q(add_ln24_reg_665[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[1]),
        .Q(add_ln24_reg_665[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[2]),
        .Q(add_ln24_reg_665[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[3]),
        .Q(add_ln24_reg_665[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[4]),
        .Q(add_ln24_reg_665[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln24_fu_219_p2[5]),
        .Q(add_ln24_reg_665[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln25_reg_753[0]_i_1 
       (.I0(p_cast45_fu_445_p1[4]),
        .O(add_ln25_fu_427_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln25_reg_753[1]_i_1 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(add_ln25_fu_427_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln25_reg_753[2]_i_1 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(p_cast45_fu_445_p1[5]),
        .I2(p_cast45_fu_445_p1[4]),
        .O(add_ln25_fu_427_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln25_reg_753[3]_i_1 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(p_cast45_fu_445_p1[6]),
        .I2(p_cast45_fu_445_p1[4]),
        .I3(p_cast45_fu_445_p1[5]),
        .O(add_ln25_fu_427_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \add_ln25_reg_753[4]_i_1 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(p_cast45_fu_445_p1[4]),
        .I2(p_cast45_fu_445_p1[5]),
        .I3(p_cast45_fu_445_p1[6]),
        .I4(p_cast45_fu_445_p1[7]),
        .O(add_ln25_fu_427_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \add_ln25_reg_753[5]_i_1 
       (.I0(\w_reg_164_reg_n_0_[5] ),
        .I1(p_cast45_fu_445_p1[4]),
        .I2(p_cast45_fu_445_p1[5]),
        .I3(p_cast45_fu_445_p1[8]),
        .I4(p_cast45_fu_445_p1[7]),
        .I5(p_cast45_fu_445_p1[6]),
        .O(add_ln25_fu_427_p2[5]));
  FDRE \add_ln25_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[0]),
        .Q(add_ln25_reg_753[0]),
        .R(1'b0));
  FDRE \add_ln25_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[1]),
        .Q(add_ln25_reg_753[1]),
        .R(1'b0));
  FDRE \add_ln25_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[2]),
        .Q(add_ln25_reg_753[2]),
        .R(1'b0));
  FDRE \add_ln25_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[3]),
        .Q(add_ln25_reg_753[3]),
        .R(1'b0));
  FDRE \add_ln25_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[4]),
        .Q(add_ln25_reg_753[4]),
        .R(1'b0));
  FDRE \add_ln25_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln25_fu_427_p2[5]),
        .Q(add_ln25_reg_753[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_67),
        .O(ap_NS_fsm[30]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_99),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_77),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state1}),
        .SR(control_s_axi_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .gmem_0_BVALID(gmem_0_BVALID),
        .input_r(input_r),
        .interrupt(interrupt),
        .output_r(output_r),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .weights(weights));
  FDRE \gmem_addr_10_read_reg_899_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_10_read_reg_899[0]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_10_read_reg_899[1]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_10_read_reg_899[2]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_10_read_reg_899[3]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_10_read_reg_899[4]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_10_read_reg_899[5]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_10_read_reg_899[6]),
        .R(1'b0));
  FDRE \gmem_addr_10_read_reg_899_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_10_read_reg_899[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_10_reg_812[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_10_reg_812[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_10_reg_812[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_10_reg_812[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_10_reg_812[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_10_reg_812[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_10_reg_812[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_10_reg_812[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_10_reg_812[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_10_reg_812[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_10_reg_812[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_10_reg_812[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_812[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_10_reg_812[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_10_reg_812[4]_i_3 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_10_reg_812[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_10_reg_812[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_10_reg_812[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_10_reg_812[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_10_reg_812[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_812[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_10_reg_812[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_10_reg_812[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_10_reg_812[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_10_reg_812[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_10_reg_812[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_812[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_10_reg_812[8]_i_9_n_0 ));
  FDRE \gmem_addr_10_reg_812_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[10]),
        .Q(gmem_addr_10_reg_812[10]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[11]),
        .Q(gmem_addr_10_reg_812[11]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[12]),
        .Q(gmem_addr_10_reg_812[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[12]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[12]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[12]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[12]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_10_reg_812[12]_i_2_n_0 ,\gmem_addr_10_reg_812[12]_i_3_n_0 ,\gmem_addr_10_reg_812[12]_i_4_n_0 ,\gmem_addr_10_reg_812[12]_i_5_n_0 }),
        .O(empty_29_fu_553_p2[12:9]),
        .S({\gmem_addr_10_reg_812[12]_i_6_n_0 ,\gmem_addr_10_reg_812[12]_i_7_n_0 ,\gmem_addr_10_reg_812[12]_i_8_n_0 ,\gmem_addr_10_reg_812[12]_i_9_n_0 }));
  FDRE \gmem_addr_10_reg_812_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[13]),
        .Q(gmem_addr_10_reg_812[13]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[14]),
        .Q(gmem_addr_10_reg_812[14]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[15]),
        .Q(gmem_addr_10_reg_812[15]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[16]),
        .Q(gmem_addr_10_reg_812[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[16]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[16]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[16]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[16]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_10_reg_812[16]_i_2_n_0 }),
        .O(empty_29_fu_553_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_10_reg_812[16]_i_3_n_0 ,\gmem_addr_10_reg_812[16]_i_4_n_0 }));
  FDRE \gmem_addr_10_reg_812_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[17]),
        .Q(gmem_addr_10_reg_812[17]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[18]),
        .Q(gmem_addr_10_reg_812[18]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[19]),
        .Q(gmem_addr_10_reg_812[19]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[20]),
        .Q(gmem_addr_10_reg_812[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[20]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[20]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[20]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[20]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_10_reg_812_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[21]),
        .Q(gmem_addr_10_reg_812[21]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[22]),
        .Q(gmem_addr_10_reg_812[22]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[23]),
        .Q(gmem_addr_10_reg_812[23]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[24]),
        .Q(gmem_addr_10_reg_812[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[24]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[24]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[24]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[24]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_10_reg_812_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[25]),
        .Q(gmem_addr_10_reg_812[25]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[26]),
        .Q(gmem_addr_10_reg_812[26]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[27]),
        .Q(gmem_addr_10_reg_812[27]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[28]),
        .Q(gmem_addr_10_reg_812[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[28]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[28]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[28]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[28]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_10_reg_812_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[29]),
        .Q(gmem_addr_10_reg_812[29]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[2]),
        .Q(gmem_addr_10_reg_812[2]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[30]),
        .Q(gmem_addr_10_reg_812[30]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[31]),
        .Q(gmem_addr_10_reg_812[31]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[32]),
        .Q(gmem_addr_10_reg_812[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[32]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[32]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[32]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[32]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_10_reg_812_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[33]),
        .Q(gmem_addr_10_reg_812[33]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[34]),
        .Q(gmem_addr_10_reg_812[34]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[35]),
        .Q(gmem_addr_10_reg_812[35]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[36]),
        .Q(gmem_addr_10_reg_812[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[36]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[36]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[36]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[36]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_10_reg_812_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[37]),
        .Q(gmem_addr_10_reg_812[37]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[38]),
        .Q(gmem_addr_10_reg_812[38]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[39]),
        .Q(gmem_addr_10_reg_812[39]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[3]),
        .Q(gmem_addr_10_reg_812[3]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[40]),
        .Q(gmem_addr_10_reg_812[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[40]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[40]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[40]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[40]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_10_reg_812_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[41]),
        .Q(gmem_addr_10_reg_812[41]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[42]),
        .Q(gmem_addr_10_reg_812[42]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[43]),
        .Q(gmem_addr_10_reg_812[43]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[44]),
        .Q(gmem_addr_10_reg_812[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[44]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[44]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[44]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[44]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_10_reg_812_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[45]),
        .Q(gmem_addr_10_reg_812[45]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[46]),
        .Q(gmem_addr_10_reg_812[46]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[47]),
        .Q(gmem_addr_10_reg_812[47]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[48]),
        .Q(gmem_addr_10_reg_812[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[48]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[48]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[48]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[48]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_10_reg_812_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[49]),
        .Q(gmem_addr_10_reg_812[49]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[4]),
        .Q(gmem_addr_10_reg_812[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_10_reg_812_reg[4]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[4]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[4]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b1,1'b0,1'b0}),
        .O({empty_29_fu_553_p2[4:2],\NLW_gmem_addr_10_reg_812_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_10_reg_812[4]_i_2_n_0 ,\gmem_addr_10_reg_812[4]_i_3_n_0 ,input_r_read_reg_652[2:1]}));
  FDRE \gmem_addr_10_reg_812_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[50]),
        .Q(gmem_addr_10_reg_812[50]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[51]),
        .Q(gmem_addr_10_reg_812[51]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[52]),
        .Q(gmem_addr_10_reg_812[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[52]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[52]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[52]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[52]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_10_reg_812_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[53]),
        .Q(gmem_addr_10_reg_812[53]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[54]),
        .Q(gmem_addr_10_reg_812[54]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[55]),
        .Q(gmem_addr_10_reg_812[55]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[56]),
        .Q(gmem_addr_10_reg_812[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[56]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[56]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[56]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[56]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_10_reg_812_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[57]),
        .Q(gmem_addr_10_reg_812[57]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[58]),
        .Q(gmem_addr_10_reg_812[58]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[59]),
        .Q(gmem_addr_10_reg_812[59]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[5]),
        .Q(gmem_addr_10_reg_812[5]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[60]),
        .Q(gmem_addr_10_reg_812[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[60]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[60]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[60]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[60]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_29_fu_553_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_10_reg_812_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[61]),
        .Q(gmem_addr_10_reg_812[61]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[62]),
        .Q(gmem_addr_10_reg_812[62]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[63]),
        .Q(gmem_addr_10_reg_812[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[63]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_10_reg_812_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_10_reg_812_reg[63]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_10_reg_812_reg[63]_i_1_O_UNCONNECTED [3],empty_29_fu_553_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_10_reg_812_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[6]),
        .Q(gmem_addr_10_reg_812[6]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[7]),
        .Q(gmem_addr_10_reg_812[7]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_812_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[8]),
        .Q(gmem_addr_10_reg_812[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_812_reg[8]_i_1 
       (.CI(\gmem_addr_10_reg_812_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_812_reg[8]_i_1_n_0 ,\gmem_addr_10_reg_812_reg[8]_i_1_n_1 ,\gmem_addr_10_reg_812_reg[8]_i_1_n_2 ,\gmem_addr_10_reg_812_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_10_reg_812[8]_i_2_n_0 ,\gmem_addr_10_reg_812[8]_i_3_n_0 ,\gmem_addr_10_reg_812[8]_i_4_n_0 ,\gmem_addr_10_reg_812[8]_i_5_n_0 }),
        .O(empty_29_fu_553_p2[8:5]),
        .S({\gmem_addr_10_reg_812[8]_i_6_n_0 ,\gmem_addr_10_reg_812[8]_i_7_n_0 ,\gmem_addr_10_reg_812[8]_i_8_n_0 ,\gmem_addr_10_reg_812[8]_i_9_n_0 }));
  FDRE \gmem_addr_10_reg_812_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_29_fu_553_p2[9]),
        .Q(gmem_addr_10_reg_812[9]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_11_read_reg_904[0]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_11_read_reg_904[1]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_11_read_reg_904[2]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_11_read_reg_904[3]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_11_read_reg_904[4]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_11_read_reg_904[5]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_11_read_reg_904[6]),
        .R(1'b0));
  FDRE \gmem_addr_11_read_reg_904_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_11_read_reg_904[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[13]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_11_reg_818[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[13]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_11_reg_818[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[13]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_11_reg_818[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[13]_i_5 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_11_reg_818[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[13]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_11_reg_818[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[13]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_11_reg_818[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[13]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_11_reg_818[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[13]_i_9 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_11_reg_818[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_11_reg_818[17]_i_2 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_11_reg_818[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_818[2]_i_1 
       (.I0(input_r_read_reg_652[2]),
        .I1(input_r_read_reg_652[1]),
        .O(empty_30_fu_564_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_818[5]_i_2 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_11_reg_818[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_818[5]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_11_reg_818[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_818[5]_i_4 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_11_reg_818[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_11_reg_818[5]_i_5 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_11_reg_818[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[9]_i_2 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_11_reg_818[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[9]_i_3 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_11_reg_818[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[9]_i_4 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_11_reg_818[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_11_reg_818[9]_i_5 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_11_reg_818[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[9]_i_6 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_11_reg_818[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[9]_i_7 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_11_reg_818[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[9]_i_8 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_11_reg_818[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_11_reg_818[9]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_11_reg_818[9]_i_9_n_0 ));
  FDRE \gmem_addr_11_reg_818_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[10]),
        .Q(gmem_addr_11_reg_818[10]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[11]),
        .Q(gmem_addr_11_reg_818[11]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[12]),
        .Q(gmem_addr_11_reg_818[12]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[13]),
        .Q(gmem_addr_11_reg_818[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[13]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[13]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[13]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[13]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_11_reg_818[13]_i_2_n_0 ,\gmem_addr_11_reg_818[13]_i_3_n_0 ,\gmem_addr_11_reg_818[13]_i_4_n_0 ,\gmem_addr_11_reg_818[13]_i_5_n_0 }),
        .O(empty_30_fu_564_p2[13:10]),
        .S({\gmem_addr_11_reg_818[13]_i_6_n_0 ,\gmem_addr_11_reg_818[13]_i_7_n_0 ,\gmem_addr_11_reg_818[13]_i_8_n_0 ,\gmem_addr_11_reg_818[13]_i_9_n_0 }));
  FDRE \gmem_addr_11_reg_818_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[14]),
        .Q(gmem_addr_11_reg_818[14]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[15]),
        .Q(gmem_addr_11_reg_818[15]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[16]),
        .Q(gmem_addr_11_reg_818[16]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[17]),
        .Q(gmem_addr_11_reg_818[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[17]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[17]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[17]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[17]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,input_r_read_reg_652[14]}),
        .O(empty_30_fu_564_p2[17:14]),
        .S({input_r_read_reg_652[17:15],\gmem_addr_11_reg_818[17]_i_2_n_0 }));
  FDRE \gmem_addr_11_reg_818_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[18]),
        .Q(gmem_addr_11_reg_818[18]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[19]),
        .Q(gmem_addr_11_reg_818[19]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[20]),
        .Q(gmem_addr_11_reg_818[20]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[21]),
        .Q(gmem_addr_11_reg_818[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[21]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[21]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[21]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[21]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[21:18]),
        .S(input_r_read_reg_652[21:18]));
  FDRE \gmem_addr_11_reg_818_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[22]),
        .Q(gmem_addr_11_reg_818[22]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[23]),
        .Q(gmem_addr_11_reg_818[23]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[24]),
        .Q(gmem_addr_11_reg_818[24]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[25]),
        .Q(gmem_addr_11_reg_818[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[25]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[25]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[25]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[25]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[25:22]),
        .S(input_r_read_reg_652[25:22]));
  FDRE \gmem_addr_11_reg_818_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[26]),
        .Q(gmem_addr_11_reg_818[26]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[27]),
        .Q(gmem_addr_11_reg_818[27]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[28]),
        .Q(gmem_addr_11_reg_818[28]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[29]),
        .Q(gmem_addr_11_reg_818[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[29]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[29]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[29]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[29]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[29:26]),
        .S(input_r_read_reg_652[29:26]));
  FDRE \gmem_addr_11_reg_818_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[2]),
        .Q(gmem_addr_11_reg_818[2]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[30]),
        .Q(gmem_addr_11_reg_818[30]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[31]),
        .Q(gmem_addr_11_reg_818[31]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[32]),
        .Q(gmem_addr_11_reg_818[32]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[33]),
        .Q(gmem_addr_11_reg_818[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[33]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[33]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[33]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[33]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[33:30]),
        .S(input_r_read_reg_652[33:30]));
  FDRE \gmem_addr_11_reg_818_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[34]),
        .Q(gmem_addr_11_reg_818[34]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[35]),
        .Q(gmem_addr_11_reg_818[35]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[36]),
        .Q(gmem_addr_11_reg_818[36]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[37]),
        .Q(gmem_addr_11_reg_818[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[37]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[37]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[37]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[37]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[37:34]),
        .S(input_r_read_reg_652[37:34]));
  FDRE \gmem_addr_11_reg_818_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[38]),
        .Q(gmem_addr_11_reg_818[38]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[39]),
        .Q(gmem_addr_11_reg_818[39]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[3]),
        .Q(gmem_addr_11_reg_818[3]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[40]),
        .Q(gmem_addr_11_reg_818[40]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[41]),
        .Q(gmem_addr_11_reg_818[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[41]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[41]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[41]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[41]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[41:38]),
        .S(input_r_read_reg_652[41:38]));
  FDRE \gmem_addr_11_reg_818_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[42]),
        .Q(gmem_addr_11_reg_818[42]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[43]),
        .Q(gmem_addr_11_reg_818[43]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[44]),
        .Q(gmem_addr_11_reg_818[44]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[45]),
        .Q(gmem_addr_11_reg_818[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[45]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[45]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[45]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[45]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[45:42]),
        .S(input_r_read_reg_652[45:42]));
  FDRE \gmem_addr_11_reg_818_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[46]),
        .Q(gmem_addr_11_reg_818[46]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[47]),
        .Q(gmem_addr_11_reg_818[47]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[48]),
        .Q(gmem_addr_11_reg_818[48]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[49]),
        .Q(gmem_addr_11_reg_818[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[49]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[49]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[49]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[49]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[49:46]),
        .S(input_r_read_reg_652[49:46]));
  FDRE \gmem_addr_11_reg_818_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[4]),
        .Q(gmem_addr_11_reg_818[4]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[50]),
        .Q(gmem_addr_11_reg_818[50]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[51]),
        .Q(gmem_addr_11_reg_818[51]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[52]),
        .Q(gmem_addr_11_reg_818[52]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[53]),
        .Q(gmem_addr_11_reg_818[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[53]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[53]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[53]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[53]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[53:50]),
        .S(input_r_read_reg_652[53:50]));
  FDRE \gmem_addr_11_reg_818_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[54]),
        .Q(gmem_addr_11_reg_818[54]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[55]),
        .Q(gmem_addr_11_reg_818[55]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[56]),
        .Q(gmem_addr_11_reg_818[56]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[57]),
        .Q(gmem_addr_11_reg_818[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[57]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[57]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[57]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[57]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[57:54]),
        .S(input_r_read_reg_652[57:54]));
  FDRE \gmem_addr_11_reg_818_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[58]),
        .Q(gmem_addr_11_reg_818[58]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[59]),
        .Q(gmem_addr_11_reg_818[59]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[5]),
        .Q(gmem_addr_11_reg_818[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_11_reg_818_reg[5]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[5]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[5]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[5]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[1]),
        .DI({\gmem_addr_11_reg_818[5]_i_2_n_0 ,input_r_read_reg_652[4],1'b1,1'b0}),
        .O({empty_30_fu_564_p2[5:3],empty_22_fu_476_p2[2]}),
        .S({\gmem_addr_11_reg_818[5]_i_3_n_0 ,\gmem_addr_11_reg_818[5]_i_4_n_0 ,\gmem_addr_11_reg_818[5]_i_5_n_0 ,input_r_read_reg_652[2]}));
  FDRE \gmem_addr_11_reg_818_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[60]),
        .Q(gmem_addr_11_reg_818[60]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[61]),
        .Q(gmem_addr_11_reg_818[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[61]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[61]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[61]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[61]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_30_fu_564_p2[61:58]),
        .S(input_r_read_reg_652[61:58]));
  FDRE \gmem_addr_11_reg_818_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[62]),
        .Q(gmem_addr_11_reg_818[62]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[63]),
        .Q(gmem_addr_11_reg_818[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[63]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_11_reg_818_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_11_reg_818_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_11_reg_818_reg[63]_i_1_O_UNCONNECTED [3:2],empty_30_fu_564_p2[63:62]}),
        .S({1'b0,1'b0,input_r_read_reg_652[63:62]}));
  FDRE \gmem_addr_11_reg_818_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[6]),
        .Q(gmem_addr_11_reg_818[6]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[7]),
        .Q(gmem_addr_11_reg_818[7]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[8]),
        .Q(gmem_addr_11_reg_818[8]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_818_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_30_fu_564_p2[9]),
        .Q(gmem_addr_11_reg_818[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_818_reg[9]_i_1 
       (.CI(\gmem_addr_11_reg_818_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_818_reg[9]_i_1_n_0 ,\gmem_addr_11_reg_818_reg[9]_i_1_n_1 ,\gmem_addr_11_reg_818_reg[9]_i_1_n_2 ,\gmem_addr_11_reg_818_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_11_reg_818[9]_i_2_n_0 ,\gmem_addr_11_reg_818[9]_i_3_n_0 ,\gmem_addr_11_reg_818[9]_i_4_n_0 ,\gmem_addr_11_reg_818[9]_i_5_n_0 }),
        .O(empty_30_fu_564_p2[9:6]),
        .S({\gmem_addr_11_reg_818[9]_i_6_n_0 ,\gmem_addr_11_reg_818[9]_i_7_n_0 ,\gmem_addr_11_reg_818[9]_i_8_n_0 ,\gmem_addr_11_reg_818[9]_i_9_n_0 }));
  FDRE \gmem_addr_12_read_reg_909_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_12_read_reg_909[0]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_12_read_reg_909[1]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_12_read_reg_909[2]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_12_read_reg_909[3]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_12_read_reg_909[4]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_12_read_reg_909[5]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_12_read_reg_909[6]),
        .R(1'b0));
  FDRE \gmem_addr_12_read_reg_909_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_12_read_reg_909[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_12_reg_824[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_12_reg_824[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_12_reg_824[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_12_reg_824[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_12_reg_824[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_12_reg_824[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_12_reg_824[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_12_reg_824[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_12_reg_824[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_12_reg_824[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_12_reg_824[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_12_reg_824[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_12_reg_824[1]_i_1 
       (.I0(input_r_read_reg_652[1]),
        .I1(input_r_read_reg_652[0]),
        .O(\gmem_addr_12_reg_824[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_824[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_12_reg_824[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_12_reg_824[4]_i_3 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_12_reg_824[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_12_reg_824[4]_i_4 
       (.I0(input_r_read_reg_652[1]),
        .O(\gmem_addr_12_reg_824[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_12_reg_824[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_12_reg_824[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_12_reg_824[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_12_reg_824[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_824[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_12_reg_824[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_12_reg_824[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_12_reg_824[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_12_reg_824[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_12_reg_824[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_824[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_12_reg_824[8]_i_9_n_0 ));
  FDRE \gmem_addr_12_reg_824_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[10]),
        .Q(gmem_addr_12_reg_824[10]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[11]),
        .Q(gmem_addr_12_reg_824[11]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[12]),
        .Q(gmem_addr_12_reg_824[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[12]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[12]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[12]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[12]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_12_reg_824[12]_i_2_n_0 ,\gmem_addr_12_reg_824[12]_i_3_n_0 ,\gmem_addr_12_reg_824[12]_i_4_n_0 ,\gmem_addr_12_reg_824[12]_i_5_n_0 }),
        .O(empty_31_fu_575_p2[12:9]),
        .S({\gmem_addr_12_reg_824[12]_i_6_n_0 ,\gmem_addr_12_reg_824[12]_i_7_n_0 ,\gmem_addr_12_reg_824[12]_i_8_n_0 ,\gmem_addr_12_reg_824[12]_i_9_n_0 }));
  FDRE \gmem_addr_12_reg_824_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[13]),
        .Q(gmem_addr_12_reg_824[13]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[14]),
        .Q(gmem_addr_12_reg_824[14]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[15]),
        .Q(gmem_addr_12_reg_824[15]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[16]),
        .Q(gmem_addr_12_reg_824[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[16]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[16]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[16]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[16]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_12_reg_824[16]_i_2_n_0 }),
        .O(empty_31_fu_575_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_12_reg_824[16]_i_3_n_0 ,\gmem_addr_12_reg_824[16]_i_4_n_0 }));
  FDRE \gmem_addr_12_reg_824_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[17]),
        .Q(gmem_addr_12_reg_824[17]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[18]),
        .Q(gmem_addr_12_reg_824[18]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[19]),
        .Q(gmem_addr_12_reg_824[19]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\gmem_addr_12_reg_824[1]_i_1_n_0 ),
        .Q(gmem_addr_12_reg_824[1]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[20]),
        .Q(gmem_addr_12_reg_824[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[20]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[20]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[20]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[20]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_12_reg_824_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[21]),
        .Q(gmem_addr_12_reg_824[21]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[22]),
        .Q(gmem_addr_12_reg_824[22]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[23]),
        .Q(gmem_addr_12_reg_824[23]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[24]),
        .Q(gmem_addr_12_reg_824[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[24]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[24]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[24]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[24]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_12_reg_824_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[25]),
        .Q(gmem_addr_12_reg_824[25]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[26]),
        .Q(gmem_addr_12_reg_824[26]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[27]),
        .Q(gmem_addr_12_reg_824[27]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[28]),
        .Q(gmem_addr_12_reg_824[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[28]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[28]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[28]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[28]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_12_reg_824_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[29]),
        .Q(gmem_addr_12_reg_824[29]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[2]),
        .Q(gmem_addr_12_reg_824[2]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[30]),
        .Q(gmem_addr_12_reg_824[30]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[31]),
        .Q(gmem_addr_12_reg_824[31]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[32]),
        .Q(gmem_addr_12_reg_824[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[32]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[32]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[32]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[32]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_12_reg_824_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[33]),
        .Q(gmem_addr_12_reg_824[33]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[34]),
        .Q(gmem_addr_12_reg_824[34]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[35]),
        .Q(gmem_addr_12_reg_824[35]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[36]),
        .Q(gmem_addr_12_reg_824[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[36]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[36]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[36]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[36]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_12_reg_824_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[37]),
        .Q(gmem_addr_12_reg_824[37]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[38]),
        .Q(gmem_addr_12_reg_824[38]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[39]),
        .Q(gmem_addr_12_reg_824[39]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[3]),
        .Q(gmem_addr_12_reg_824[3]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[40]),
        .Q(gmem_addr_12_reg_824[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[40]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[40]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[40]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[40]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_12_reg_824_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[41]),
        .Q(gmem_addr_12_reg_824[41]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[42]),
        .Q(gmem_addr_12_reg_824[42]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[43]),
        .Q(gmem_addr_12_reg_824[43]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[44]),
        .Q(gmem_addr_12_reg_824[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[44]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[44]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[44]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[44]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_12_reg_824_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[45]),
        .Q(gmem_addr_12_reg_824[45]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[46]),
        .Q(gmem_addr_12_reg_824[46]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[47]),
        .Q(gmem_addr_12_reg_824[47]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[48]),
        .Q(gmem_addr_12_reg_824[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[48]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[48]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[48]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[48]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_12_reg_824_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[49]),
        .Q(gmem_addr_12_reg_824[49]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[4]),
        .Q(gmem_addr_12_reg_824[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_12_reg_824_reg[4]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[4]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[4]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b1,1'b0,1'b1}),
        .O({empty_31_fu_575_p2[4:2],\NLW_gmem_addr_12_reg_824_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_12_reg_824[4]_i_2_n_0 ,\gmem_addr_12_reg_824[4]_i_3_n_0 ,input_r_read_reg_652[2],\gmem_addr_12_reg_824[4]_i_4_n_0 }));
  FDRE \gmem_addr_12_reg_824_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[50]),
        .Q(gmem_addr_12_reg_824[50]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[51]),
        .Q(gmem_addr_12_reg_824[51]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[52]),
        .Q(gmem_addr_12_reg_824[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[52]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[52]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[52]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[52]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_12_reg_824_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[53]),
        .Q(gmem_addr_12_reg_824[53]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[54]),
        .Q(gmem_addr_12_reg_824[54]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[55]),
        .Q(gmem_addr_12_reg_824[55]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[56]),
        .Q(gmem_addr_12_reg_824[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[56]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[56]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[56]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[56]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_12_reg_824_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[57]),
        .Q(gmem_addr_12_reg_824[57]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[58]),
        .Q(gmem_addr_12_reg_824[58]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[59]),
        .Q(gmem_addr_12_reg_824[59]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[5]),
        .Q(gmem_addr_12_reg_824[5]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[60]),
        .Q(gmem_addr_12_reg_824[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[60]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[60]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[60]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[60]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_31_fu_575_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_12_reg_824_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[61]),
        .Q(gmem_addr_12_reg_824[61]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[62]),
        .Q(gmem_addr_12_reg_824[62]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[63]),
        .Q(gmem_addr_12_reg_824[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[63]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_12_reg_824_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_12_reg_824_reg[63]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_12_reg_824_reg[63]_i_1_O_UNCONNECTED [3],empty_31_fu_575_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_12_reg_824_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[6]),
        .Q(gmem_addr_12_reg_824[6]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[7]),
        .Q(gmem_addr_12_reg_824[7]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_824_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[8]),
        .Q(gmem_addr_12_reg_824[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_824_reg[8]_i_1 
       (.CI(\gmem_addr_12_reg_824_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_824_reg[8]_i_1_n_0 ,\gmem_addr_12_reg_824_reg[8]_i_1_n_1 ,\gmem_addr_12_reg_824_reg[8]_i_1_n_2 ,\gmem_addr_12_reg_824_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_12_reg_824[8]_i_2_n_0 ,\gmem_addr_12_reg_824[8]_i_3_n_0 ,\gmem_addr_12_reg_824[8]_i_4_n_0 ,\gmem_addr_12_reg_824[8]_i_5_n_0 }),
        .O(empty_31_fu_575_p2[8:5]),
        .S({\gmem_addr_12_reg_824[8]_i_6_n_0 ,\gmem_addr_12_reg_824[8]_i_7_n_0 ,\gmem_addr_12_reg_824[8]_i_8_n_0 ,\gmem_addr_12_reg_824[8]_i_9_n_0 }));
  FDRE \gmem_addr_12_reg_824_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_31_fu_575_p2[9]),
        .Q(gmem_addr_12_reg_824[9]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_13_read_reg_914[0]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_13_read_reg_914[1]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_13_read_reg_914[2]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_13_read_reg_914[3]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_13_read_reg_914[4]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_13_read_reg_914[5]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_13_read_reg_914[6]),
        .R(1'b0));
  FDRE \gmem_addr_13_read_reg_914_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_13_read_reg_914[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[10]_i_2 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_13_reg_830[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[10]_i_3 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_13_reg_830[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[10]_i_4 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_13_reg_830[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[10]_i_5 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_13_reg_830[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[10]_i_6 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_13_reg_830[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[10]_i_7 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_13_reg_830[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[10]_i_8 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_13_reg_830[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[10]_i_9 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_13_reg_830[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[14]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_13_reg_830[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[14]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_13_reg_830[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[14]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_13_reg_830[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_13_reg_830[14]_i_5 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_13_reg_830[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[14]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_13_reg_830[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[14]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_13_reg_830[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[14]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_13_reg_830[14]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_13_reg_830[2]_i_1 
       (.I0(input_r_read_reg_652[2]),
        .O(empty_32_fu_586_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_13_reg_830[6]_i_2 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_13_reg_830[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_830[6]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_13_reg_830[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_13_reg_830[6]_i_4 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_13_reg_830[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_830[6]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_13_reg_830[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_830[6]_i_6 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_13_reg_830[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_13_reg_830[6]_i_7 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_13_reg_830[6]_i_7_n_0 ));
  FDRE \gmem_addr_13_reg_830_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[10]),
        .Q(gmem_addr_13_reg_830[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[10]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[10]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[10]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[10]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_13_reg_830[10]_i_2_n_0 ,\gmem_addr_13_reg_830[10]_i_3_n_0 ,\gmem_addr_13_reg_830[10]_i_4_n_0 ,\gmem_addr_13_reg_830[10]_i_5_n_0 }),
        .O(empty_32_fu_586_p2[10:7]),
        .S({\gmem_addr_13_reg_830[10]_i_6_n_0 ,\gmem_addr_13_reg_830[10]_i_7_n_0 ,\gmem_addr_13_reg_830[10]_i_8_n_0 ,\gmem_addr_13_reg_830[10]_i_9_n_0 }));
  FDRE \gmem_addr_13_reg_830_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[11]),
        .Q(gmem_addr_13_reg_830[11]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[12]),
        .Q(gmem_addr_13_reg_830[12]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[13]),
        .Q(gmem_addr_13_reg_830[13]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[14]),
        .Q(gmem_addr_13_reg_830[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[14]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[14]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[14]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[14]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({input_r_read_reg_652[14],\gmem_addr_13_reg_830[14]_i_2_n_0 ,\gmem_addr_13_reg_830[14]_i_3_n_0 ,\gmem_addr_13_reg_830[14]_i_4_n_0 }),
        .O(empty_32_fu_586_p2[14:11]),
        .S({\gmem_addr_13_reg_830[14]_i_5_n_0 ,\gmem_addr_13_reg_830[14]_i_6_n_0 ,\gmem_addr_13_reg_830[14]_i_7_n_0 ,\gmem_addr_13_reg_830[14]_i_8_n_0 }));
  FDRE \gmem_addr_13_reg_830_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[15]),
        .Q(gmem_addr_13_reg_830[15]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[16]),
        .Q(gmem_addr_13_reg_830[16]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[17]),
        .Q(gmem_addr_13_reg_830[17]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[18]),
        .Q(gmem_addr_13_reg_830[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[18]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[18]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[18]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[18]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[18:15]),
        .S(input_r_read_reg_652[18:15]));
  FDRE \gmem_addr_13_reg_830_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[19]),
        .Q(gmem_addr_13_reg_830[19]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_r_read_reg_652[1]),
        .Q(gmem_addr_13_reg_830[1]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[20]),
        .Q(gmem_addr_13_reg_830[20]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[21]),
        .Q(gmem_addr_13_reg_830[21]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[22]),
        .Q(gmem_addr_13_reg_830[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[22]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[22]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[22]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[22]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[22:19]),
        .S(input_r_read_reg_652[22:19]));
  FDRE \gmem_addr_13_reg_830_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[23]),
        .Q(gmem_addr_13_reg_830[23]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[24]),
        .Q(gmem_addr_13_reg_830[24]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[25]),
        .Q(gmem_addr_13_reg_830[25]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[26]),
        .Q(gmem_addr_13_reg_830[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[26]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[26]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[26]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[26]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[26:23]),
        .S(input_r_read_reg_652[26:23]));
  FDRE \gmem_addr_13_reg_830_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[27]),
        .Q(gmem_addr_13_reg_830[27]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[28]),
        .Q(gmem_addr_13_reg_830[28]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[29]),
        .Q(gmem_addr_13_reg_830[29]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[2]),
        .Q(gmem_addr_13_reg_830[2]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[30]),
        .Q(gmem_addr_13_reg_830[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[30]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[30]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[30]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[30]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[30:27]),
        .S(input_r_read_reg_652[30:27]));
  FDRE \gmem_addr_13_reg_830_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[31]),
        .Q(gmem_addr_13_reg_830[31]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[32]),
        .Q(gmem_addr_13_reg_830[32]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[33]),
        .Q(gmem_addr_13_reg_830[33]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[34]),
        .Q(gmem_addr_13_reg_830[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[34]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[34]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[34]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[34]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[34:31]),
        .S(input_r_read_reg_652[34:31]));
  FDRE \gmem_addr_13_reg_830_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[35]),
        .Q(gmem_addr_13_reg_830[35]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[36]),
        .Q(gmem_addr_13_reg_830[36]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[37]),
        .Q(gmem_addr_13_reg_830[37]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[38]),
        .Q(gmem_addr_13_reg_830[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[38]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[38]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[38]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[38]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[38:35]),
        .S(input_r_read_reg_652[38:35]));
  FDRE \gmem_addr_13_reg_830_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[39]),
        .Q(gmem_addr_13_reg_830[39]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[3]),
        .Q(gmem_addr_13_reg_830[3]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[40]),
        .Q(gmem_addr_13_reg_830[40]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[41]),
        .Q(gmem_addr_13_reg_830[41]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[42]),
        .Q(gmem_addr_13_reg_830[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[42]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[42]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[42]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[42]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[42:39]),
        .S(input_r_read_reg_652[42:39]));
  FDRE \gmem_addr_13_reg_830_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[43]),
        .Q(gmem_addr_13_reg_830[43]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[44]),
        .Q(gmem_addr_13_reg_830[44]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[45]),
        .Q(gmem_addr_13_reg_830[45]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[46]),
        .Q(gmem_addr_13_reg_830[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[46]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[46]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[46]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[46]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[46:43]),
        .S(input_r_read_reg_652[46:43]));
  FDRE \gmem_addr_13_reg_830_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[47]),
        .Q(gmem_addr_13_reg_830[47]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[48]),
        .Q(gmem_addr_13_reg_830[48]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[49]),
        .Q(gmem_addr_13_reg_830[49]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[4]),
        .Q(gmem_addr_13_reg_830[4]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[50]),
        .Q(gmem_addr_13_reg_830[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[50]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[50]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[50]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[50]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[50:47]),
        .S(input_r_read_reg_652[50:47]));
  FDRE \gmem_addr_13_reg_830_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[51]),
        .Q(gmem_addr_13_reg_830[51]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[52]),
        .Q(gmem_addr_13_reg_830[52]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[53]),
        .Q(gmem_addr_13_reg_830[53]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[54]),
        .Q(gmem_addr_13_reg_830[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[54]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[54]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[54]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[54]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[54:51]),
        .S(input_r_read_reg_652[54:51]));
  FDRE \gmem_addr_13_reg_830_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[55]),
        .Q(gmem_addr_13_reg_830[55]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[56]),
        .Q(gmem_addr_13_reg_830[56]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[57]),
        .Q(gmem_addr_13_reg_830[57]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[58]),
        .Q(gmem_addr_13_reg_830[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[58]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[58]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[58]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[58]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[58:55]),
        .S(input_r_read_reg_652[58:55]));
  FDRE \gmem_addr_13_reg_830_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[59]),
        .Q(gmem_addr_13_reg_830[59]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[5]),
        .Q(gmem_addr_13_reg_830[5]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[60]),
        .Q(gmem_addr_13_reg_830[60]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[61]),
        .Q(gmem_addr_13_reg_830[61]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[62]),
        .Q(gmem_addr_13_reg_830[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[62]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[58]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_830_reg[62]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[62]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[62]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_32_fu_586_p2[62:59]),
        .S(input_r_read_reg_652[62:59]));
  FDRE \gmem_addr_13_reg_830_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[63]),
        .Q(gmem_addr_13_reg_830[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[63]_i_1 
       (.CI(\gmem_addr_13_reg_830_reg[62]_i_1_n_0 ),
        .CO(\NLW_gmem_addr_13_reg_830_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_13_reg_830_reg[63]_i_1_O_UNCONNECTED [3:1],empty_32_fu_586_p2[63]}),
        .S({1'b0,1'b0,1'b0,input_r_read_reg_652[63]}));
  FDRE \gmem_addr_13_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[6]),
        .Q(gmem_addr_13_reg_830[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_830_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_13_reg_830_reg[6]_i_1_n_0 ,\gmem_addr_13_reg_830_reg[6]_i_1_n_1 ,\gmem_addr_13_reg_830_reg[6]_i_1_n_2 ,\gmem_addr_13_reg_830_reg[6]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[2]),
        .DI({\gmem_addr_13_reg_830[6]_i_2_n_0 ,\gmem_addr_13_reg_830[6]_i_3_n_0 ,input_r_read_reg_652[4],1'b1}),
        .O(empty_32_fu_586_p2[6:3]),
        .S({\gmem_addr_13_reg_830[6]_i_4_n_0 ,\gmem_addr_13_reg_830[6]_i_5_n_0 ,\gmem_addr_13_reg_830[6]_i_6_n_0 ,\gmem_addr_13_reg_830[6]_i_7_n_0 }));
  FDRE \gmem_addr_13_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[7]),
        .Q(gmem_addr_13_reg_830[7]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[8]),
        .Q(gmem_addr_13_reg_830[8]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_830_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_32_fu_586_p2[9]),
        .Q(gmem_addr_13_reg_830[9]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_14_read_reg_919[0]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_14_read_reg_919[1]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_14_read_reg_919[2]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_14_read_reg_919[3]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_14_read_reg_919[4]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_14_read_reg_919[5]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_14_read_reg_919[6]),
        .R(1'b0));
  FDRE \gmem_addr_14_read_reg_919_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_14_read_reg_919[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_14_reg_836[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_14_reg_836[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_14_reg_836[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_14_reg_836[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_14_reg_836[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_14_reg_836[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_14_reg_836[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_14_reg_836[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_14_reg_836[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_14_reg_836[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_14_reg_836[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_14_reg_836[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_836[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_14_reg_836[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_14_reg_836[4]_i_3 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_14_reg_836[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_14_reg_836[4]_i_4 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_14_reg_836[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_14_reg_836[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_14_reg_836[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_14_reg_836[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_14_reg_836[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_836[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_14_reg_836[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_14_reg_836[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_14_reg_836[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_14_reg_836[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_14_reg_836[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_836[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_14_reg_836[8]_i_9_n_0 ));
  FDRE \gmem_addr_14_reg_836_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[10]),
        .Q(gmem_addr_14_reg_836[10]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[11]),
        .Q(gmem_addr_14_reg_836[11]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[12]),
        .Q(gmem_addr_14_reg_836[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[12]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[12]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[12]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[12]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_14_reg_836[12]_i_2_n_0 ,\gmem_addr_14_reg_836[12]_i_3_n_0 ,\gmem_addr_14_reg_836[12]_i_4_n_0 ,\gmem_addr_14_reg_836[12]_i_5_n_0 }),
        .O(empty_33_fu_597_p2[12:9]),
        .S({\gmem_addr_14_reg_836[12]_i_6_n_0 ,\gmem_addr_14_reg_836[12]_i_7_n_0 ,\gmem_addr_14_reg_836[12]_i_8_n_0 ,\gmem_addr_14_reg_836[12]_i_9_n_0 }));
  FDRE \gmem_addr_14_reg_836_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[13]),
        .Q(gmem_addr_14_reg_836[13]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[14]),
        .Q(gmem_addr_14_reg_836[14]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[15]),
        .Q(gmem_addr_14_reg_836[15]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[16]),
        .Q(gmem_addr_14_reg_836[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[16]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[16]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[16]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[16]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_14_reg_836[16]_i_2_n_0 }),
        .O(empty_33_fu_597_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_14_reg_836[16]_i_3_n_0 ,\gmem_addr_14_reg_836[16]_i_4_n_0 }));
  FDRE \gmem_addr_14_reg_836_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[17]),
        .Q(gmem_addr_14_reg_836[17]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[18]),
        .Q(gmem_addr_14_reg_836[18]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[19]),
        .Q(gmem_addr_14_reg_836[19]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[20]),
        .Q(gmem_addr_14_reg_836[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[20]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[20]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[20]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[20]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_14_reg_836_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[21]),
        .Q(gmem_addr_14_reg_836[21]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[22]),
        .Q(gmem_addr_14_reg_836[22]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[23]),
        .Q(gmem_addr_14_reg_836[23]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[24]),
        .Q(gmem_addr_14_reg_836[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[24]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[24]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[24]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[24]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_14_reg_836_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[25]),
        .Q(gmem_addr_14_reg_836[25]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[26]),
        .Q(gmem_addr_14_reg_836[26]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[27]),
        .Q(gmem_addr_14_reg_836[27]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[28]),
        .Q(gmem_addr_14_reg_836[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[28]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[28]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[28]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[28]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_14_reg_836_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[29]),
        .Q(gmem_addr_14_reg_836[29]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[2]),
        .Q(gmem_addr_14_reg_836[2]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[30]),
        .Q(gmem_addr_14_reg_836[30]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[31]),
        .Q(gmem_addr_14_reg_836[31]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[32]),
        .Q(gmem_addr_14_reg_836[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[32]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[32]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[32]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[32]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_14_reg_836_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[33]),
        .Q(gmem_addr_14_reg_836[33]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[34]),
        .Q(gmem_addr_14_reg_836[34]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[35]),
        .Q(gmem_addr_14_reg_836[35]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[36]),
        .Q(gmem_addr_14_reg_836[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[36]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[36]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[36]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[36]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_14_reg_836_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[37]),
        .Q(gmem_addr_14_reg_836[37]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[38]),
        .Q(gmem_addr_14_reg_836[38]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[39]),
        .Q(gmem_addr_14_reg_836[39]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[3]),
        .Q(gmem_addr_14_reg_836[3]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[40]),
        .Q(gmem_addr_14_reg_836[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[40]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[40]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[40]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[40]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_14_reg_836_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[41]),
        .Q(gmem_addr_14_reg_836[41]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[42]),
        .Q(gmem_addr_14_reg_836[42]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[43]),
        .Q(gmem_addr_14_reg_836[43]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[44]),
        .Q(gmem_addr_14_reg_836[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[44]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[44]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[44]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[44]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_14_reg_836_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[45]),
        .Q(gmem_addr_14_reg_836[45]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[46]),
        .Q(gmem_addr_14_reg_836[46]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[47]),
        .Q(gmem_addr_14_reg_836[47]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[48]),
        .Q(gmem_addr_14_reg_836[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[48]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[48]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[48]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[48]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_14_reg_836_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[49]),
        .Q(gmem_addr_14_reg_836[49]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[4]),
        .Q(gmem_addr_14_reg_836[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_14_reg_836_reg[4]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[4]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[4]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b1,1'b1,1'b0}),
        .O({empty_33_fu_597_p2[4:2],empty_25_fu_509_p2[1]}),
        .S({\gmem_addr_14_reg_836[4]_i_2_n_0 ,\gmem_addr_14_reg_836[4]_i_3_n_0 ,\gmem_addr_14_reg_836[4]_i_4_n_0 ,input_r_read_reg_652[1]}));
  FDRE \gmem_addr_14_reg_836_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[50]),
        .Q(gmem_addr_14_reg_836[50]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[51]),
        .Q(gmem_addr_14_reg_836[51]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[52]),
        .Q(gmem_addr_14_reg_836[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[52]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[52]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[52]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[52]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_14_reg_836_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[53]),
        .Q(gmem_addr_14_reg_836[53]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[54]),
        .Q(gmem_addr_14_reg_836[54]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[55]),
        .Q(gmem_addr_14_reg_836[55]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[56]),
        .Q(gmem_addr_14_reg_836[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[56]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[56]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[56]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[56]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_14_reg_836_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[57]),
        .Q(gmem_addr_14_reg_836[57]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[58]),
        .Q(gmem_addr_14_reg_836[58]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[59]),
        .Q(gmem_addr_14_reg_836[59]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[5]),
        .Q(gmem_addr_14_reg_836[5]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[60]),
        .Q(gmem_addr_14_reg_836[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[60]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[60]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[60]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[60]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_33_fu_597_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_14_reg_836_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[61]),
        .Q(gmem_addr_14_reg_836[61]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[62]),
        .Q(gmem_addr_14_reg_836[62]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[63]),
        .Q(gmem_addr_14_reg_836[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[63]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_14_reg_836_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_14_reg_836_reg[63]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_14_reg_836_reg[63]_i_1_O_UNCONNECTED [3],empty_33_fu_597_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_14_reg_836_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[6]),
        .Q(gmem_addr_14_reg_836[6]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[7]),
        .Q(gmem_addr_14_reg_836[7]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_836_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[8]),
        .Q(gmem_addr_14_reg_836[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_836_reg[8]_i_1 
       (.CI(\gmem_addr_14_reg_836_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_836_reg[8]_i_1_n_0 ,\gmem_addr_14_reg_836_reg[8]_i_1_n_1 ,\gmem_addr_14_reg_836_reg[8]_i_1_n_2 ,\gmem_addr_14_reg_836_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_14_reg_836[8]_i_2_n_0 ,\gmem_addr_14_reg_836[8]_i_3_n_0 ,\gmem_addr_14_reg_836[8]_i_4_n_0 ,\gmem_addr_14_reg_836[8]_i_5_n_0 }),
        .O(empty_33_fu_597_p2[8:5]),
        .S({\gmem_addr_14_reg_836[8]_i_6_n_0 ,\gmem_addr_14_reg_836[8]_i_7_n_0 ,\gmem_addr_14_reg_836[8]_i_8_n_0 ,\gmem_addr_14_reg_836[8]_i_9_n_0 }));
  FDRE \gmem_addr_14_reg_836_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_33_fu_597_p2[9]),
        .Q(gmem_addr_14_reg_836[9]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_15_read_reg_924[0]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_15_read_reg_924[1]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_15_read_reg_924[2]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_15_read_reg_924[3]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_15_read_reg_924[4]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_15_read_reg_924[5]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_15_read_reg_924[6]),
        .R(1'b0));
  FDRE \gmem_addr_15_read_reg_924_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_15_read_reg_924[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[13]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_15_reg_842[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[13]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_15_reg_842[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[13]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_15_reg_842[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[13]_i_5 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_15_reg_842[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[13]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_15_reg_842[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[13]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_15_reg_842[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[13]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_15_reg_842[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[13]_i_9 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_15_reg_842[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_15_reg_842[17]_i_2 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_15_reg_842[17]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_842[1]_i_1 
       (.I0(input_r_read_reg_652[1]),
        .O(empty_34_fu_608_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_842[5]_i_2 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_15_reg_842[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_842[5]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_15_reg_842[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_842[5]_i_4 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_15_reg_842[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_842[5]_i_5 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_15_reg_842[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_842[5]_i_6 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_15_reg_842[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[9]_i_2 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_15_reg_842[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[9]_i_3 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_15_reg_842[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[9]_i_4 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_15_reg_842[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_15_reg_842[9]_i_5 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_15_reg_842[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[9]_i_6 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_15_reg_842[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[9]_i_7 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_15_reg_842[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[9]_i_8 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_15_reg_842[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_15_reg_842[9]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_15_reg_842[9]_i_9_n_0 ));
  FDRE \gmem_addr_15_reg_842_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_r_read_reg_652[0]),
        .Q(gmem_addr_15_reg_842[0]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[10]),
        .Q(gmem_addr_15_reg_842[10]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[11]),
        .Q(gmem_addr_15_reg_842[11]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[12]),
        .Q(gmem_addr_15_reg_842[12]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[13]),
        .Q(gmem_addr_15_reg_842[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[13]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[13]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[13]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[13]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_15_reg_842[13]_i_2_n_0 ,\gmem_addr_15_reg_842[13]_i_3_n_0 ,\gmem_addr_15_reg_842[13]_i_4_n_0 ,\gmem_addr_15_reg_842[13]_i_5_n_0 }),
        .O(empty_34_fu_608_p2[13:10]),
        .S({\gmem_addr_15_reg_842[13]_i_6_n_0 ,\gmem_addr_15_reg_842[13]_i_7_n_0 ,\gmem_addr_15_reg_842[13]_i_8_n_0 ,\gmem_addr_15_reg_842[13]_i_9_n_0 }));
  FDRE \gmem_addr_15_reg_842_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[14]),
        .Q(gmem_addr_15_reg_842[14]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[15]),
        .Q(gmem_addr_15_reg_842[15]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[16]),
        .Q(gmem_addr_15_reg_842[16]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[17]),
        .Q(gmem_addr_15_reg_842[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[17]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[17]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[17]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[17]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,input_r_read_reg_652[14]}),
        .O(empty_34_fu_608_p2[17:14]),
        .S({input_r_read_reg_652[17:15],\gmem_addr_15_reg_842[17]_i_2_n_0 }));
  FDRE \gmem_addr_15_reg_842_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[18]),
        .Q(gmem_addr_15_reg_842[18]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[19]),
        .Q(gmem_addr_15_reg_842[19]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[1]),
        .Q(gmem_addr_15_reg_842[1]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[20]),
        .Q(gmem_addr_15_reg_842[20]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[21]),
        .Q(gmem_addr_15_reg_842[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[21]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[21]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[21]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[21]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[21:18]),
        .S(input_r_read_reg_652[21:18]));
  FDRE \gmem_addr_15_reg_842_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[22]),
        .Q(gmem_addr_15_reg_842[22]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[23]),
        .Q(gmem_addr_15_reg_842[23]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[24]),
        .Q(gmem_addr_15_reg_842[24]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[25]),
        .Q(gmem_addr_15_reg_842[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[25]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[25]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[25]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[25]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[25:22]),
        .S(input_r_read_reg_652[25:22]));
  FDRE \gmem_addr_15_reg_842_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[26]),
        .Q(gmem_addr_15_reg_842[26]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[27]),
        .Q(gmem_addr_15_reg_842[27]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[28]),
        .Q(gmem_addr_15_reg_842[28]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[29]),
        .Q(gmem_addr_15_reg_842[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[29]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[29]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[29]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[29]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[29:26]),
        .S(input_r_read_reg_652[29:26]));
  FDRE \gmem_addr_15_reg_842_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[2]),
        .Q(gmem_addr_15_reg_842[2]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[30]),
        .Q(gmem_addr_15_reg_842[30]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[31]),
        .Q(gmem_addr_15_reg_842[31]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[32]),
        .Q(gmem_addr_15_reg_842[32]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[33]),
        .Q(gmem_addr_15_reg_842[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[33]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[33]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[33]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[33]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[33:30]),
        .S(input_r_read_reg_652[33:30]));
  FDRE \gmem_addr_15_reg_842_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[34]),
        .Q(gmem_addr_15_reg_842[34]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[35]),
        .Q(gmem_addr_15_reg_842[35]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[36]),
        .Q(gmem_addr_15_reg_842[36]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[37]),
        .Q(gmem_addr_15_reg_842[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[37]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[37]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[37]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[37]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[37:34]),
        .S(input_r_read_reg_652[37:34]));
  FDRE \gmem_addr_15_reg_842_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[38]),
        .Q(gmem_addr_15_reg_842[38]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[39]),
        .Q(gmem_addr_15_reg_842[39]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[3]),
        .Q(gmem_addr_15_reg_842[3]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[40]),
        .Q(gmem_addr_15_reg_842[40]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[41]),
        .Q(gmem_addr_15_reg_842[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[41]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[41]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[41]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[41]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[41:38]),
        .S(input_r_read_reg_652[41:38]));
  FDRE \gmem_addr_15_reg_842_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[42]),
        .Q(gmem_addr_15_reg_842[42]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[43]),
        .Q(gmem_addr_15_reg_842[43]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[44]),
        .Q(gmem_addr_15_reg_842[44]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[45]),
        .Q(gmem_addr_15_reg_842[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[45]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[45]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[45]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[45]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[45:42]),
        .S(input_r_read_reg_652[45:42]));
  FDRE \gmem_addr_15_reg_842_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[46]),
        .Q(gmem_addr_15_reg_842[46]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[47]),
        .Q(gmem_addr_15_reg_842[47]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[48]),
        .Q(gmem_addr_15_reg_842[48]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[49]),
        .Q(gmem_addr_15_reg_842[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[49]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[49]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[49]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[49]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[49:46]),
        .S(input_r_read_reg_652[49:46]));
  FDRE \gmem_addr_15_reg_842_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[4]),
        .Q(gmem_addr_15_reg_842[4]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[50]),
        .Q(gmem_addr_15_reg_842[50]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[51]),
        .Q(gmem_addr_15_reg_842[51]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[52]),
        .Q(gmem_addr_15_reg_842[52]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[53]),
        .Q(gmem_addr_15_reg_842[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[53]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[53]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[53]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[53]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[53:50]),
        .S(input_r_read_reg_652[53:50]));
  FDRE \gmem_addr_15_reg_842_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[54]),
        .Q(gmem_addr_15_reg_842[54]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[55]),
        .Q(gmem_addr_15_reg_842[55]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[56]),
        .Q(gmem_addr_15_reg_842[56]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[57]),
        .Q(gmem_addr_15_reg_842[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[57]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[57]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[57]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[57]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[57:54]),
        .S(input_r_read_reg_652[57:54]));
  FDRE \gmem_addr_15_reg_842_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[58]),
        .Q(gmem_addr_15_reg_842[58]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[59]),
        .Q(gmem_addr_15_reg_842[59]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[5]),
        .Q(gmem_addr_15_reg_842[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_15_reg_842_reg[5]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[5]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[5]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[5]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[1]),
        .DI({\gmem_addr_15_reg_842[5]_i_2_n_0 ,input_r_read_reg_652[4],1'b1,1'b1}),
        .O(empty_34_fu_608_p2[5:2]),
        .S({\gmem_addr_15_reg_842[5]_i_3_n_0 ,\gmem_addr_15_reg_842[5]_i_4_n_0 ,\gmem_addr_15_reg_842[5]_i_5_n_0 ,\gmem_addr_15_reg_842[5]_i_6_n_0 }));
  FDRE \gmem_addr_15_reg_842_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[60]),
        .Q(gmem_addr_15_reg_842[60]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[61]),
        .Q(gmem_addr_15_reg_842[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[61]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[61]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[61]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[61]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_34_fu_608_p2[61:58]),
        .S(input_r_read_reg_652[61:58]));
  FDRE \gmem_addr_15_reg_842_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[62]),
        .Q(gmem_addr_15_reg_842[62]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[63]),
        .Q(gmem_addr_15_reg_842[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[63]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_15_reg_842_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_15_reg_842_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_15_reg_842_reg[63]_i_1_O_UNCONNECTED [3:2],empty_34_fu_608_p2[63:62]}),
        .S({1'b0,1'b0,input_r_read_reg_652[63:62]}));
  FDRE \gmem_addr_15_reg_842_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[6]),
        .Q(gmem_addr_15_reg_842[6]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[7]),
        .Q(gmem_addr_15_reg_842[7]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[8]),
        .Q(gmem_addr_15_reg_842[8]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_842_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_34_fu_608_p2[9]),
        .Q(gmem_addr_15_reg_842[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_842_reg[9]_i_1 
       (.CI(\gmem_addr_15_reg_842_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_842_reg[9]_i_1_n_0 ,\gmem_addr_15_reg_842_reg[9]_i_1_n_1 ,\gmem_addr_15_reg_842_reg[9]_i_1_n_2 ,\gmem_addr_15_reg_842_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_15_reg_842[9]_i_2_n_0 ,\gmem_addr_15_reg_842[9]_i_3_n_0 ,\gmem_addr_15_reg_842[9]_i_4_n_0 ,\gmem_addr_15_reg_842[9]_i_5_n_0 }),
        .O(empty_34_fu_608_p2[9:6]),
        .S({\gmem_addr_15_reg_842[9]_i_6_n_0 ,\gmem_addr_15_reg_842[9]_i_7_n_0 ,\gmem_addr_15_reg_842[9]_i_8_n_0 ,\gmem_addr_15_reg_842[9]_i_9_n_0 }));
  FDRE \gmem_addr_16_read_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_16_read_reg_929[0]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_16_read_reg_929[1]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_16_read_reg_929[2]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_16_read_reg_929[3]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_16_read_reg_929[4]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_16_read_reg_929[5]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_16_read_reg_929[6]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_16_read_reg_929[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_848[0]_i_1 
       (.I0(input_r_read_reg_652[0]),
        .O(empty_35_fu_619_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_16_reg_848[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_16_reg_848[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_16_reg_848[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_16_reg_848[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_16_reg_848[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_16_reg_848[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_16_reg_848[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_16_reg_848[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_16_reg_848[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_16_reg_848[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_16_reg_848[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_16_reg_848[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_848[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_16_reg_848[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_848[4]_i_3 
       (.I0(input_r_read_reg_652[3]),
        .O(\gmem_addr_16_reg_848[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_848[4]_i_4 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_16_reg_848[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_848[4]_i_5 
       (.I0(input_r_read_reg_652[1]),
        .O(\gmem_addr_16_reg_848[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_16_reg_848[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_16_reg_848[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_16_reg_848[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_16_reg_848[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_848[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_16_reg_848[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_16_reg_848[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_16_reg_848[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_16_reg_848[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_16_reg_848[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_848[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_16_reg_848[8]_i_9_n_0 ));
  FDRE \gmem_addr_16_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[0]),
        .Q(gmem_addr_16_reg_848[0]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[10]),
        .Q(gmem_addr_16_reg_848[10]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[11]),
        .Q(gmem_addr_16_reg_848[11]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[12]),
        .Q(gmem_addr_16_reg_848[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[12]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[12]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[12]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[12]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_16_reg_848[12]_i_2_n_0 ,\gmem_addr_16_reg_848[12]_i_3_n_0 ,\gmem_addr_16_reg_848[12]_i_4_n_0 ,\gmem_addr_16_reg_848[12]_i_5_n_0 }),
        .O(empty_35_fu_619_p2[12:9]),
        .S({\gmem_addr_16_reg_848[12]_i_6_n_0 ,\gmem_addr_16_reg_848[12]_i_7_n_0 ,\gmem_addr_16_reg_848[12]_i_8_n_0 ,\gmem_addr_16_reg_848[12]_i_9_n_0 }));
  FDRE \gmem_addr_16_reg_848_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[13]),
        .Q(gmem_addr_16_reg_848[13]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[14]),
        .Q(gmem_addr_16_reg_848[14]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[15]),
        .Q(gmem_addr_16_reg_848[15]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[16]),
        .Q(gmem_addr_16_reg_848[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[16]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[16]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[16]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[16]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_16_reg_848[16]_i_2_n_0 }),
        .O(empty_35_fu_619_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_16_reg_848[16]_i_3_n_0 ,\gmem_addr_16_reg_848[16]_i_4_n_0 }));
  FDRE \gmem_addr_16_reg_848_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[17]),
        .Q(gmem_addr_16_reg_848[17]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[18]),
        .Q(gmem_addr_16_reg_848[18]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[19]),
        .Q(gmem_addr_16_reg_848[19]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[20]),
        .Q(gmem_addr_16_reg_848[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[20]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[20]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[20]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[20]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_16_reg_848_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[21]),
        .Q(gmem_addr_16_reg_848[21]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[22]),
        .Q(gmem_addr_16_reg_848[22]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[23]),
        .Q(gmem_addr_16_reg_848[23]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[24]),
        .Q(gmem_addr_16_reg_848[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[24]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[24]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[24]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[24]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_16_reg_848_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[25]),
        .Q(gmem_addr_16_reg_848[25]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[26]),
        .Q(gmem_addr_16_reg_848[26]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[27]),
        .Q(gmem_addr_16_reg_848[27]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[28]),
        .Q(gmem_addr_16_reg_848[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[28]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[28]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[28]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[28]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_16_reg_848_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[29]),
        .Q(gmem_addr_16_reg_848[29]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[2]),
        .Q(gmem_addr_16_reg_848[2]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[30]),
        .Q(gmem_addr_16_reg_848[30]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[31]),
        .Q(gmem_addr_16_reg_848[31]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[32]),
        .Q(gmem_addr_16_reg_848[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[32]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[32]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[32]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[32]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_16_reg_848_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[33]),
        .Q(gmem_addr_16_reg_848[33]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[34]),
        .Q(gmem_addr_16_reg_848[34]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[35]),
        .Q(gmem_addr_16_reg_848[35]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[36]),
        .Q(gmem_addr_16_reg_848[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[36]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[36]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[36]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[36]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_16_reg_848_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[37]),
        .Q(gmem_addr_16_reg_848[37]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[38]),
        .Q(gmem_addr_16_reg_848[38]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[39]),
        .Q(gmem_addr_16_reg_848[39]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[3]),
        .Q(gmem_addr_16_reg_848[3]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[40]),
        .Q(gmem_addr_16_reg_848[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[40]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[40]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[40]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[40]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_16_reg_848_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[41]),
        .Q(gmem_addr_16_reg_848[41]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[42]),
        .Q(gmem_addr_16_reg_848[42]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[43]),
        .Q(gmem_addr_16_reg_848[43]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[44]),
        .Q(gmem_addr_16_reg_848[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[44]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[44]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[44]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[44]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_16_reg_848_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[45]),
        .Q(gmem_addr_16_reg_848[45]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[46]),
        .Q(gmem_addr_16_reg_848[46]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[47]),
        .Q(gmem_addr_16_reg_848[47]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[48]),
        .Q(gmem_addr_16_reg_848[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[48]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[48]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[48]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[48]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_16_reg_848_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[49]),
        .Q(gmem_addr_16_reg_848[49]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[4]),
        .Q(gmem_addr_16_reg_848[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_16_reg_848_reg[4]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[4]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[4]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b1,1'b1,1'b1}),
        .O({empty_35_fu_619_p2[4:2],empty_23_fu_487_p2[1]}),
        .S({\gmem_addr_16_reg_848[4]_i_2_n_0 ,\gmem_addr_16_reg_848[4]_i_3_n_0 ,\gmem_addr_16_reg_848[4]_i_4_n_0 ,\gmem_addr_16_reg_848[4]_i_5_n_0 }));
  FDRE \gmem_addr_16_reg_848_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[50]),
        .Q(gmem_addr_16_reg_848[50]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[51]),
        .Q(gmem_addr_16_reg_848[51]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[52]),
        .Q(gmem_addr_16_reg_848[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[52]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[52]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[52]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[52]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_16_reg_848_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[53]),
        .Q(gmem_addr_16_reg_848[53]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[54]),
        .Q(gmem_addr_16_reg_848[54]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[55]),
        .Q(gmem_addr_16_reg_848[55]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[56]),
        .Q(gmem_addr_16_reg_848[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[56]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[56]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[56]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[56]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_16_reg_848_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[57]),
        .Q(gmem_addr_16_reg_848[57]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[58]),
        .Q(gmem_addr_16_reg_848[58]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[59]),
        .Q(gmem_addr_16_reg_848[59]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[5]),
        .Q(gmem_addr_16_reg_848[5]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[60]),
        .Q(gmem_addr_16_reg_848[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[60]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[60]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[60]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[60]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_35_fu_619_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_16_reg_848_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[61]),
        .Q(gmem_addr_16_reg_848[61]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[62]),
        .Q(gmem_addr_16_reg_848[62]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[63]),
        .Q(gmem_addr_16_reg_848[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[63]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_16_reg_848_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_16_reg_848_reg[63]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_16_reg_848_reg[63]_i_1_O_UNCONNECTED [3],empty_35_fu_619_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_16_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[6]),
        .Q(gmem_addr_16_reg_848[6]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[7]),
        .Q(gmem_addr_16_reg_848[7]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[8]),
        .Q(gmem_addr_16_reg_848[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_848_reg[8]_i_1 
       (.CI(\gmem_addr_16_reg_848_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_848_reg[8]_i_1_n_0 ,\gmem_addr_16_reg_848_reg[8]_i_1_n_1 ,\gmem_addr_16_reg_848_reg[8]_i_1_n_2 ,\gmem_addr_16_reg_848_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_16_reg_848[8]_i_2_n_0 ,\gmem_addr_16_reg_848[8]_i_3_n_0 ,\gmem_addr_16_reg_848[8]_i_4_n_0 ,\gmem_addr_16_reg_848[8]_i_5_n_0 }),
        .O(empty_35_fu_619_p2[8:5]),
        .S({\gmem_addr_16_reg_848[8]_i_6_n_0 ,\gmem_addr_16_reg_848[8]_i_7_n_0 ,\gmem_addr_16_reg_848[8]_i_8_n_0 ,\gmem_addr_16_reg_848[8]_i_9_n_0 }));
  FDRE \gmem_addr_16_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_35_fu_619_p2[9]),
        .Q(gmem_addr_16_reg_848[9]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_1_read_reg_854[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_1_read_reg_854[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_1_read_reg_854[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_1_read_reg_854[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_1_read_reg_854[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_1_read_reg_854[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_1_read_reg_854[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_854_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_1_read_reg_854[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[11]_i_2 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_1_reg_758[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[11]_i_3 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_1_reg_758[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[11]_i_4 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_1_reg_758[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[11]_i_5 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_1_reg_758[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[11]_i_6 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_1_reg_758[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[11]_i_7 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_1_reg_758[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[11]_i_8 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_1_reg_758[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[11]_i_9 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_1_reg_758[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[15]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_1_reg_758[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[15]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_1_reg_758[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_1_reg_758[15]_i_4 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_1_reg_758[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[15]_i_5 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_1_reg_758[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[15]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_1_reg_758[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[7]_i_2 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_1_reg_758[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_758[7]_i_3 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_1_reg_758[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_758[7]_i_4 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_1_reg_758[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[7]_i_5 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_1_reg_758[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_758[7]_i_6 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_1_reg_758[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_758[7]_i_7 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_1_reg_758[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_758[7]_i_8 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_1_reg_758[7]_i_8_n_0 ));
  FDRE \gmem_addr_1_reg_758_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[10]),
        .Q(gmem_addr_1_reg_758[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[11]),
        .Q(gmem_addr_1_reg_758[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[11]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[11]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[11]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_758[11]_i_2_n_0 ,\gmem_addr_1_reg_758[11]_i_3_n_0 ,\gmem_addr_1_reg_758[11]_i_4_n_0 ,\gmem_addr_1_reg_758[11]_i_5_n_0 }),
        .O(empty_20_fu_454_p2[11:8]),
        .S({\gmem_addr_1_reg_758[11]_i_6_n_0 ,\gmem_addr_1_reg_758[11]_i_7_n_0 ,\gmem_addr_1_reg_758[11]_i_8_n_0 ,\gmem_addr_1_reg_758[11]_i_9_n_0 }));
  FDRE \gmem_addr_1_reg_758_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[12]),
        .Q(gmem_addr_1_reg_758[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[13]),
        .Q(gmem_addr_1_reg_758[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[14]),
        .Q(gmem_addr_1_reg_758[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[15]),
        .Q(gmem_addr_1_reg_758[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[15]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[15]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[15]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,input_r_read_reg_652[14],\gmem_addr_1_reg_758[15]_i_2_n_0 ,\gmem_addr_1_reg_758[15]_i_3_n_0 }),
        .O(empty_20_fu_454_p2[15:12]),
        .S({input_r_read_reg_652[15],\gmem_addr_1_reg_758[15]_i_4_n_0 ,\gmem_addr_1_reg_758[15]_i_5_n_0 ,\gmem_addr_1_reg_758[15]_i_6_n_0 }));
  FDRE \gmem_addr_1_reg_758_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[16]),
        .Q(gmem_addr_1_reg_758[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[17]),
        .Q(gmem_addr_1_reg_758[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[18]),
        .Q(gmem_addr_1_reg_758[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[19]),
        .Q(gmem_addr_1_reg_758[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[19]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[19]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[19]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[19:16]),
        .S(input_r_read_reg_652[19:16]));
  FDRE \gmem_addr_1_reg_758_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[20]),
        .Q(gmem_addr_1_reg_758[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[21]),
        .Q(gmem_addr_1_reg_758[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[22]),
        .Q(gmem_addr_1_reg_758[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[23]),
        .Q(gmem_addr_1_reg_758[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[23]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[23]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[23]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[23:20]),
        .S(input_r_read_reg_652[23:20]));
  FDRE \gmem_addr_1_reg_758_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[24]),
        .Q(gmem_addr_1_reg_758[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[25]),
        .Q(gmem_addr_1_reg_758[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[26]),
        .Q(gmem_addr_1_reg_758[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[27]),
        .Q(gmem_addr_1_reg_758[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[27]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[27]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[27]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[27:24]),
        .S(input_r_read_reg_652[27:24]));
  FDRE \gmem_addr_1_reg_758_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[28]),
        .Q(gmem_addr_1_reg_758[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[29]),
        .Q(gmem_addr_1_reg_758[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[30]),
        .Q(gmem_addr_1_reg_758[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[31]),
        .Q(gmem_addr_1_reg_758[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[31]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[31]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[31]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[31]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[31:28]),
        .S(input_r_read_reg_652[31:28]));
  FDRE \gmem_addr_1_reg_758_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[32]),
        .Q(gmem_addr_1_reg_758[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[33]),
        .Q(gmem_addr_1_reg_758[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[34]),
        .Q(gmem_addr_1_reg_758[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[35]),
        .Q(gmem_addr_1_reg_758[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[35]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[35]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[35]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[35]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[35:32]),
        .S(input_r_read_reg_652[35:32]));
  FDRE \gmem_addr_1_reg_758_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[36]),
        .Q(gmem_addr_1_reg_758[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[37]),
        .Q(gmem_addr_1_reg_758[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[38]),
        .Q(gmem_addr_1_reg_758[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[39]),
        .Q(gmem_addr_1_reg_758[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[39]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[39]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[39]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[39]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[39:36]),
        .S(input_r_read_reg_652[39:36]));
  FDRE \gmem_addr_1_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_r_read_reg_652[3]),
        .Q(gmem_addr_1_reg_758[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[40]),
        .Q(gmem_addr_1_reg_758[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[41]),
        .Q(gmem_addr_1_reg_758[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[42]),
        .Q(gmem_addr_1_reg_758[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[43]),
        .Q(gmem_addr_1_reg_758[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[43]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[43]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[43]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[43]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[43:40]),
        .S(input_r_read_reg_652[43:40]));
  FDRE \gmem_addr_1_reg_758_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[44]),
        .Q(gmem_addr_1_reg_758[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[45]),
        .Q(gmem_addr_1_reg_758[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[46]),
        .Q(gmem_addr_1_reg_758[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[47]),
        .Q(gmem_addr_1_reg_758[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[47]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[47]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[47]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[47]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[47:44]),
        .S(input_r_read_reg_652[47:44]));
  FDRE \gmem_addr_1_reg_758_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[48]),
        .Q(gmem_addr_1_reg_758[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[49]),
        .Q(gmem_addr_1_reg_758[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[4]),
        .Q(gmem_addr_1_reg_758[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[50]),
        .Q(gmem_addr_1_reg_758[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[51]),
        .Q(gmem_addr_1_reg_758[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[51]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[51]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[51]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[51]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[51:48]),
        .S(input_r_read_reg_652[51:48]));
  FDRE \gmem_addr_1_reg_758_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[52]),
        .Q(gmem_addr_1_reg_758[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[53]),
        .Q(gmem_addr_1_reg_758[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[54]),
        .Q(gmem_addr_1_reg_758[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[55]),
        .Q(gmem_addr_1_reg_758[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[55]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[55]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[55]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[55]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[55:52]),
        .S(input_r_read_reg_652[55:52]));
  FDRE \gmem_addr_1_reg_758_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[56]),
        .Q(gmem_addr_1_reg_758[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[57]),
        .Q(gmem_addr_1_reg_758[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[58]),
        .Q(gmem_addr_1_reg_758[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[59]),
        .Q(gmem_addr_1_reg_758[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[59]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_758_reg[59]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[59]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[59]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[59:56]),
        .S(input_r_read_reg_652[59:56]));
  FDRE \gmem_addr_1_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[5]),
        .Q(gmem_addr_1_reg_758[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[60]),
        .Q(gmem_addr_1_reg_758[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[61]),
        .Q(gmem_addr_1_reg_758[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[62]),
        .Q(gmem_addr_1_reg_758[62]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[63]),
        .Q(gmem_addr_1_reg_758[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[63]_i_1 
       (.CI(\gmem_addr_1_reg_758_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_758_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_758_reg[63]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[63]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_20_fu_454_p2[63:60]),
        .S(input_r_read_reg_652[63:60]));
  FDRE \gmem_addr_1_reg_758_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[6]),
        .Q(gmem_addr_1_reg_758[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[7]),
        .Q(gmem_addr_1_reg_758[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_758_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_758_reg[7]_i_1_n_0 ,\gmem_addr_1_reg_758_reg[7]_i_1_n_1 ,\gmem_addr_1_reg_758_reg[7]_i_1_n_2 ,\gmem_addr_1_reg_758_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_758[7]_i_2_n_0 ,\gmem_addr_1_reg_758[7]_i_3_n_0 ,\gmem_addr_1_reg_758[7]_i_4_n_0 ,input_r_read_reg_652[4]}),
        .O(empty_20_fu_454_p2[7:4]),
        .S({\gmem_addr_1_reg_758[7]_i_5_n_0 ,\gmem_addr_1_reg_758[7]_i_6_n_0 ,\gmem_addr_1_reg_758[7]_i_7_n_0 ,\gmem_addr_1_reg_758[7]_i_8_n_0 }));
  FDRE \gmem_addr_1_reg_758_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[8]),
        .Q(gmem_addr_1_reg_758[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_758_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_20_fu_454_p2[9]),
        .Q(gmem_addr_1_reg_758[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_2_read_reg_859[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_2_read_reg_859[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_2_read_reg_859[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_2_read_reg_859[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_2_read_reg_859[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_2_read_reg_859[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_2_read_reg_859[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_read_reg_859_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_2_read_reg_859[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_2_reg_764[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_2_reg_764[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_2_reg_764[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_2_reg_764[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_2_reg_764[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_2_reg_764[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_2_reg_764[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_2_reg_764[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_2_reg_764[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_2_reg_764[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_2_reg_764[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_2_reg_764[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_764[1]_i_1 
       (.I0(input_r_read_reg_652[0]),
        .I1(input_r_read_reg_652[1]),
        .O(empty_21_fu_465_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_764[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_2_reg_764[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_2_reg_764[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_2_reg_764[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_2_reg_764[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_2_reg_764[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_764[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_2_reg_764[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_2_reg_764[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_2_reg_764[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_2_reg_764[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_2_reg_764[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_764[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_2_reg_764[8]_i_9_n_0 ));
  FDRE \gmem_addr_2_reg_764_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[10]),
        .Q(gmem_addr_2_reg_764[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[11]),
        .Q(gmem_addr_2_reg_764[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[12]),
        .Q(gmem_addr_2_reg_764[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[12]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[12]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[12]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[12]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_764[12]_i_2_n_0 ,\gmem_addr_2_reg_764[12]_i_3_n_0 ,\gmem_addr_2_reg_764[12]_i_4_n_0 ,\gmem_addr_2_reg_764[12]_i_5_n_0 }),
        .O(empty_21_fu_465_p2[12:9]),
        .S({\gmem_addr_2_reg_764[12]_i_6_n_0 ,\gmem_addr_2_reg_764[12]_i_7_n_0 ,\gmem_addr_2_reg_764[12]_i_8_n_0 ,\gmem_addr_2_reg_764[12]_i_9_n_0 }));
  FDRE \gmem_addr_2_reg_764_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[13]),
        .Q(gmem_addr_2_reg_764[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[14]),
        .Q(gmem_addr_2_reg_764[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[15]),
        .Q(gmem_addr_2_reg_764[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[16]),
        .Q(gmem_addr_2_reg_764[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[16]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[16]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[16]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[16]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_2_reg_764[16]_i_2_n_0 }),
        .O(empty_21_fu_465_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_2_reg_764[16]_i_3_n_0 ,\gmem_addr_2_reg_764[16]_i_4_n_0 }));
  FDRE \gmem_addr_2_reg_764_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[17]),
        .Q(gmem_addr_2_reg_764[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[18]),
        .Q(gmem_addr_2_reg_764[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[19]),
        .Q(gmem_addr_2_reg_764[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[1]),
        .Q(gmem_addr_2_reg_764[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[20]),
        .Q(gmem_addr_2_reg_764[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[20]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[20]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[20]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[20]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_2_reg_764_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[21]),
        .Q(gmem_addr_2_reg_764[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[22]),
        .Q(gmem_addr_2_reg_764[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[23]),
        .Q(gmem_addr_2_reg_764[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[24]),
        .Q(gmem_addr_2_reg_764[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[24]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[24]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[24]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[24]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_2_reg_764_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[25]),
        .Q(gmem_addr_2_reg_764[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[26]),
        .Q(gmem_addr_2_reg_764[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[27]),
        .Q(gmem_addr_2_reg_764[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[28]),
        .Q(gmem_addr_2_reg_764[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[28]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[28]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[28]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[28]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_2_reg_764_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[29]),
        .Q(gmem_addr_2_reg_764[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[2]),
        .Q(gmem_addr_2_reg_764[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[30]),
        .Q(gmem_addr_2_reg_764[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[31]),
        .Q(gmem_addr_2_reg_764[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[32]),
        .Q(gmem_addr_2_reg_764[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[32]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[32]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[32]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[32]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_2_reg_764_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[33]),
        .Q(gmem_addr_2_reg_764[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[34]),
        .Q(gmem_addr_2_reg_764[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[35]),
        .Q(gmem_addr_2_reg_764[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[36]),
        .Q(gmem_addr_2_reg_764[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[36]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[36]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[36]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[36]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_2_reg_764_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[37]),
        .Q(gmem_addr_2_reg_764[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[38]),
        .Q(gmem_addr_2_reg_764[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[39]),
        .Q(gmem_addr_2_reg_764[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[3]),
        .Q(gmem_addr_2_reg_764[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[40]),
        .Q(gmem_addr_2_reg_764[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[40]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[40]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[40]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[40]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_2_reg_764_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[41]),
        .Q(gmem_addr_2_reg_764[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[42]),
        .Q(gmem_addr_2_reg_764[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[43]),
        .Q(gmem_addr_2_reg_764[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[44]),
        .Q(gmem_addr_2_reg_764[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[44]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[44]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[44]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[44]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_2_reg_764_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[45]),
        .Q(gmem_addr_2_reg_764[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[46]),
        .Q(gmem_addr_2_reg_764[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[47]),
        .Q(gmem_addr_2_reg_764[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[48]),
        .Q(gmem_addr_2_reg_764[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[48]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[48]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[48]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[48]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_2_reg_764_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[49]),
        .Q(gmem_addr_2_reg_764[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[4]),
        .Q(gmem_addr_2_reg_764[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_764_reg[4]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[4]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[4]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b0,1'b0,1'b0}),
        .O({empty_21_fu_465_p2[4:2],\NLW_gmem_addr_2_reg_764_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_2_reg_764[4]_i_2_n_0 ,input_r_read_reg_652[3:1]}));
  FDRE \gmem_addr_2_reg_764_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[50]),
        .Q(gmem_addr_2_reg_764[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[51]),
        .Q(gmem_addr_2_reg_764[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[52]),
        .Q(gmem_addr_2_reg_764[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[52]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[52]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[52]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[52]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_2_reg_764_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[53]),
        .Q(gmem_addr_2_reg_764[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[54]),
        .Q(gmem_addr_2_reg_764[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[55]),
        .Q(gmem_addr_2_reg_764[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[56]),
        .Q(gmem_addr_2_reg_764[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[56]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[56]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[56]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[56]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_2_reg_764_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[57]),
        .Q(gmem_addr_2_reg_764[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[58]),
        .Q(gmem_addr_2_reg_764[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[59]),
        .Q(gmem_addr_2_reg_764[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[5]),
        .Q(gmem_addr_2_reg_764[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[60]),
        .Q(gmem_addr_2_reg_764[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[60]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[60]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[60]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[60]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_21_fu_465_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_2_reg_764_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[61]),
        .Q(gmem_addr_2_reg_764[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[62]),
        .Q(gmem_addr_2_reg_764[62]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[63]),
        .Q(gmem_addr_2_reg_764[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[63]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_764_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_2_reg_764_reg[63]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_2_reg_764_reg[63]_i_1_O_UNCONNECTED [3],empty_21_fu_465_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_2_reg_764_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[6]),
        .Q(gmem_addr_2_reg_764[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[7]),
        .Q(gmem_addr_2_reg_764[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_764_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[8]),
        .Q(gmem_addr_2_reg_764[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_764_reg[8]_i_1 
       (.CI(\gmem_addr_2_reg_764_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_764_reg[8]_i_1_n_0 ,\gmem_addr_2_reg_764_reg[8]_i_1_n_1 ,\gmem_addr_2_reg_764_reg[8]_i_1_n_2 ,\gmem_addr_2_reg_764_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_764[8]_i_2_n_0 ,\gmem_addr_2_reg_764[8]_i_3_n_0 ,\gmem_addr_2_reg_764[8]_i_4_n_0 ,\gmem_addr_2_reg_764[8]_i_5_n_0 }),
        .O(empty_21_fu_465_p2[8:5]),
        .S({\gmem_addr_2_reg_764[8]_i_6_n_0 ,\gmem_addr_2_reg_764[8]_i_7_n_0 ,\gmem_addr_2_reg_764[8]_i_8_n_0 ,\gmem_addr_2_reg_764[8]_i_9_n_0 }));
  FDRE \gmem_addr_2_reg_764_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_21_fu_465_p2[9]),
        .Q(gmem_addr_2_reg_764[9]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_3_read_reg_864[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_3_read_reg_864[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_3_read_reg_864[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_3_read_reg_864[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_3_read_reg_864[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_3_read_reg_864[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_3_read_reg_864[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_864_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_3_read_reg_864[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[13]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_3_reg_770[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[13]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_3_reg_770[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[13]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_3_reg_770[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[13]_i_5 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_3_reg_770[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[13]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_3_reg_770[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[13]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_3_reg_770[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[13]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_3_reg_770[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[13]_i_9 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_3_reg_770[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_3_reg_770[17]_i_2 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_3_reg_770[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_770[5]_i_2 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_3_reg_770[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_770[5]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_3_reg_770[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_770[5]_i_4 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_3_reg_770[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[9]_i_2 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_3_reg_770[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[9]_i_3 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_3_reg_770[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[9]_i_4 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_3_reg_770[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_3_reg_770[9]_i_5 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_3_reg_770[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[9]_i_6 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_3_reg_770[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[9]_i_7 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_3_reg_770[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[9]_i_8 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_3_reg_770[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_3_reg_770[9]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_3_reg_770[9]_i_9_n_0 ));
  FDRE \gmem_addr_3_reg_770_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[10]),
        .Q(gmem_addr_3_reg_770[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[11]),
        .Q(gmem_addr_3_reg_770[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[12]),
        .Q(gmem_addr_3_reg_770[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[13]),
        .Q(gmem_addr_3_reg_770[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[13]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[13]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[13]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[13]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_770[13]_i_2_n_0 ,\gmem_addr_3_reg_770[13]_i_3_n_0 ,\gmem_addr_3_reg_770[13]_i_4_n_0 ,\gmem_addr_3_reg_770[13]_i_5_n_0 }),
        .O(empty_22_fu_476_p2[13:10]),
        .S({\gmem_addr_3_reg_770[13]_i_6_n_0 ,\gmem_addr_3_reg_770[13]_i_7_n_0 ,\gmem_addr_3_reg_770[13]_i_8_n_0 ,\gmem_addr_3_reg_770[13]_i_9_n_0 }));
  FDRE \gmem_addr_3_reg_770_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[14]),
        .Q(gmem_addr_3_reg_770[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[15]),
        .Q(gmem_addr_3_reg_770[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[16]),
        .Q(gmem_addr_3_reg_770[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[17]),
        .Q(gmem_addr_3_reg_770[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[17]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[17]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[17]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[17]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,input_r_read_reg_652[14]}),
        .O(empty_22_fu_476_p2[17:14]),
        .S({input_r_read_reg_652[17:15],\gmem_addr_3_reg_770[17]_i_2_n_0 }));
  FDRE \gmem_addr_3_reg_770_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[18]),
        .Q(gmem_addr_3_reg_770[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[19]),
        .Q(gmem_addr_3_reg_770[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[20]),
        .Q(gmem_addr_3_reg_770[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[21]),
        .Q(gmem_addr_3_reg_770[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[21]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[21]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[21]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[21]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[21:18]),
        .S(input_r_read_reg_652[21:18]));
  FDRE \gmem_addr_3_reg_770_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[22]),
        .Q(gmem_addr_3_reg_770[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[23]),
        .Q(gmem_addr_3_reg_770[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[24]),
        .Q(gmem_addr_3_reg_770[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[25]),
        .Q(gmem_addr_3_reg_770[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[25]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[25]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[25]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[25]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[25:22]),
        .S(input_r_read_reg_652[25:22]));
  FDRE \gmem_addr_3_reg_770_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[26]),
        .Q(gmem_addr_3_reg_770[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[27]),
        .Q(gmem_addr_3_reg_770[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[28]),
        .Q(gmem_addr_3_reg_770[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[29]),
        .Q(gmem_addr_3_reg_770[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[29]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[29]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[29]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[29]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[29:26]),
        .S(input_r_read_reg_652[29:26]));
  FDRE \gmem_addr_3_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[2]),
        .Q(gmem_addr_3_reg_770[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[30]),
        .Q(gmem_addr_3_reg_770[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[31]),
        .Q(gmem_addr_3_reg_770[31]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[32]),
        .Q(gmem_addr_3_reg_770[32]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[33]),
        .Q(gmem_addr_3_reg_770[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[33]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[33]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[33]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[33]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[33:30]),
        .S(input_r_read_reg_652[33:30]));
  FDRE \gmem_addr_3_reg_770_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[34]),
        .Q(gmem_addr_3_reg_770[34]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[35]),
        .Q(gmem_addr_3_reg_770[35]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[36]),
        .Q(gmem_addr_3_reg_770[36]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[37]),
        .Q(gmem_addr_3_reg_770[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[37]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[37]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[37]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[37]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[37:34]),
        .S(input_r_read_reg_652[37:34]));
  FDRE \gmem_addr_3_reg_770_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[38]),
        .Q(gmem_addr_3_reg_770[38]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[39]),
        .Q(gmem_addr_3_reg_770[39]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[3]),
        .Q(gmem_addr_3_reg_770[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[40]),
        .Q(gmem_addr_3_reg_770[40]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[41]),
        .Q(gmem_addr_3_reg_770[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[41]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[41]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[41]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[41]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[41:38]),
        .S(input_r_read_reg_652[41:38]));
  FDRE \gmem_addr_3_reg_770_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[42]),
        .Q(gmem_addr_3_reg_770[42]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[43]),
        .Q(gmem_addr_3_reg_770[43]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[44]),
        .Q(gmem_addr_3_reg_770[44]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[45]),
        .Q(gmem_addr_3_reg_770[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[45]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[45]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[45]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[45]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[45:42]),
        .S(input_r_read_reg_652[45:42]));
  FDRE \gmem_addr_3_reg_770_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[46]),
        .Q(gmem_addr_3_reg_770[46]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[47]),
        .Q(gmem_addr_3_reg_770[47]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[48]),
        .Q(gmem_addr_3_reg_770[48]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[49]),
        .Q(gmem_addr_3_reg_770[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[49]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[49]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[49]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[49]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[49:46]),
        .S(input_r_read_reg_652[49:46]));
  FDRE \gmem_addr_3_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[4]),
        .Q(gmem_addr_3_reg_770[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[50]),
        .Q(gmem_addr_3_reg_770[50]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[51]),
        .Q(gmem_addr_3_reg_770[51]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[52]),
        .Q(gmem_addr_3_reg_770[52]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[53]),
        .Q(gmem_addr_3_reg_770[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[53]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[53]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[53]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[53]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[53:50]),
        .S(input_r_read_reg_652[53:50]));
  FDRE \gmem_addr_3_reg_770_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[54]),
        .Q(gmem_addr_3_reg_770[54]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[55]),
        .Q(gmem_addr_3_reg_770[55]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[56]),
        .Q(gmem_addr_3_reg_770[56]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[57]),
        .Q(gmem_addr_3_reg_770[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[57]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[57]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[57]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[57]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[57:54]),
        .S(input_r_read_reg_652[57:54]));
  FDRE \gmem_addr_3_reg_770_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[58]),
        .Q(gmem_addr_3_reg_770[58]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[59]),
        .Q(gmem_addr_3_reg_770[59]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[5]),
        .Q(gmem_addr_3_reg_770[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_770_reg[5]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[5]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[5]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[5]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[1]),
        .DI({\gmem_addr_3_reg_770[5]_i_2_n_0 ,input_r_read_reg_652[4],1'b0,1'b0}),
        .O({empty_22_fu_476_p2[5:3],\NLW_gmem_addr_3_reg_770_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_3_reg_770[5]_i_3_n_0 ,\gmem_addr_3_reg_770[5]_i_4_n_0 ,input_r_read_reg_652[3:2]}));
  FDRE \gmem_addr_3_reg_770_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[60]),
        .Q(gmem_addr_3_reg_770[60]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[61]),
        .Q(gmem_addr_3_reg_770[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[61]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[61]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[61]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[61]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_22_fu_476_p2[61:58]),
        .S(input_r_read_reg_652[61:58]));
  FDRE \gmem_addr_3_reg_770_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[62]),
        .Q(gmem_addr_3_reg_770[62]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[63]),
        .Q(gmem_addr_3_reg_770[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[63]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_770_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_3_reg_770_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_3_reg_770_reg[63]_i_1_O_UNCONNECTED [3:2],empty_22_fu_476_p2[63:62]}),
        .S({1'b0,1'b0,input_r_read_reg_652[63:62]}));
  FDRE \gmem_addr_3_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[6]),
        .Q(gmem_addr_3_reg_770[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[7]),
        .Q(gmem_addr_3_reg_770[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[8]),
        .Q(gmem_addr_3_reg_770[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_770_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_22_fu_476_p2[9]),
        .Q(gmem_addr_3_reg_770[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_770_reg[9]_i_1 
       (.CI(\gmem_addr_3_reg_770_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_770_reg[9]_i_1_n_0 ,\gmem_addr_3_reg_770_reg[9]_i_1_n_1 ,\gmem_addr_3_reg_770_reg[9]_i_1_n_2 ,\gmem_addr_3_reg_770_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_3_reg_770[9]_i_2_n_0 ,\gmem_addr_3_reg_770[9]_i_3_n_0 ,\gmem_addr_3_reg_770[9]_i_4_n_0 ,\gmem_addr_3_reg_770[9]_i_5_n_0 }),
        .O(empty_22_fu_476_p2[9:6]),
        .S({\gmem_addr_3_reg_770[9]_i_6_n_0 ,\gmem_addr_3_reg_770[9]_i_7_n_0 ,\gmem_addr_3_reg_770[9]_i_8_n_0 ,\gmem_addr_3_reg_770[9]_i_9_n_0 }));
  FDRE \gmem_addr_4_read_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_4_read_reg_869[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_4_read_reg_869[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_4_read_reg_869[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_4_read_reg_869[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_4_read_reg_869[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_4_read_reg_869[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_4_read_reg_869[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_read_reg_869_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_4_read_reg_869[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_4_reg_776[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_4_reg_776[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_4_reg_776[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_4_reg_776[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_4_reg_776[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_4_reg_776[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_4_reg_776[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_4_reg_776[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_4_reg_776[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_4_reg_776[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_4_reg_776[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_4_reg_776[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_776[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_4_reg_776[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_776[4]_i_3 
       (.I0(input_r_read_reg_652[1]),
        .O(\gmem_addr_4_reg_776[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_4_reg_776[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_4_reg_776[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_4_reg_776[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_4_reg_776[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_776[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_4_reg_776[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_4_reg_776[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_4_reg_776[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_4_reg_776[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_4_reg_776[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_776[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_4_reg_776[8]_i_9_n_0 ));
  FDRE \gmem_addr_4_reg_776_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[10]),
        .Q(gmem_addr_4_reg_776[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[11]),
        .Q(gmem_addr_4_reg_776[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[12]),
        .Q(gmem_addr_4_reg_776[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[12]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[12]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[12]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[12]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_4_reg_776[12]_i_2_n_0 ,\gmem_addr_4_reg_776[12]_i_3_n_0 ,\gmem_addr_4_reg_776[12]_i_4_n_0 ,\gmem_addr_4_reg_776[12]_i_5_n_0 }),
        .O(empty_23_fu_487_p2[12:9]),
        .S({\gmem_addr_4_reg_776[12]_i_6_n_0 ,\gmem_addr_4_reg_776[12]_i_7_n_0 ,\gmem_addr_4_reg_776[12]_i_8_n_0 ,\gmem_addr_4_reg_776[12]_i_9_n_0 }));
  FDRE \gmem_addr_4_reg_776_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[13]),
        .Q(gmem_addr_4_reg_776[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[14]),
        .Q(gmem_addr_4_reg_776[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[15]),
        .Q(gmem_addr_4_reg_776[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[16]),
        .Q(gmem_addr_4_reg_776[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[16]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[16]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[16]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[16]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_4_reg_776[16]_i_2_n_0 }),
        .O(empty_23_fu_487_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_4_reg_776[16]_i_3_n_0 ,\gmem_addr_4_reg_776[16]_i_4_n_0 }));
  FDRE \gmem_addr_4_reg_776_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[17]),
        .Q(gmem_addr_4_reg_776[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[18]),
        .Q(gmem_addr_4_reg_776[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[19]),
        .Q(gmem_addr_4_reg_776[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[1]),
        .Q(gmem_addr_4_reg_776[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[20]),
        .Q(gmem_addr_4_reg_776[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[20]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[20]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[20]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[20]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_4_reg_776_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[21]),
        .Q(gmem_addr_4_reg_776[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[22]),
        .Q(gmem_addr_4_reg_776[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[23]),
        .Q(gmem_addr_4_reg_776[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[24]),
        .Q(gmem_addr_4_reg_776[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[24]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[24]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[24]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[24]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_4_reg_776_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[25]),
        .Q(gmem_addr_4_reg_776[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[26]),
        .Q(gmem_addr_4_reg_776[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[27]),
        .Q(gmem_addr_4_reg_776[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[28]),
        .Q(gmem_addr_4_reg_776[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[28]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[28]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[28]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[28]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_4_reg_776_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[29]),
        .Q(gmem_addr_4_reg_776[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[2]),
        .Q(gmem_addr_4_reg_776[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[30]),
        .Q(gmem_addr_4_reg_776[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[31]),
        .Q(gmem_addr_4_reg_776[31]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[32]),
        .Q(gmem_addr_4_reg_776[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[32]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[32]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[32]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[32]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_4_reg_776_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[33]),
        .Q(gmem_addr_4_reg_776[33]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[34]),
        .Q(gmem_addr_4_reg_776[34]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[35]),
        .Q(gmem_addr_4_reg_776[35]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[36]),
        .Q(gmem_addr_4_reg_776[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[36]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[36]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[36]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[36]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_4_reg_776_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[37]),
        .Q(gmem_addr_4_reg_776[37]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[38]),
        .Q(gmem_addr_4_reg_776[38]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[39]),
        .Q(gmem_addr_4_reg_776[39]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[3]),
        .Q(gmem_addr_4_reg_776[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[40]),
        .Q(gmem_addr_4_reg_776[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[40]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[40]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[40]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[40]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_4_reg_776_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[41]),
        .Q(gmem_addr_4_reg_776[41]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[42]),
        .Q(gmem_addr_4_reg_776[42]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[43]),
        .Q(gmem_addr_4_reg_776[43]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[44]),
        .Q(gmem_addr_4_reg_776[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[44]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[44]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[44]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[44]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_4_reg_776_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[45]),
        .Q(gmem_addr_4_reg_776[45]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[46]),
        .Q(gmem_addr_4_reg_776[46]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[47]),
        .Q(gmem_addr_4_reg_776[47]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[48]),
        .Q(gmem_addr_4_reg_776[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[48]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[48]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[48]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[48]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_4_reg_776_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[49]),
        .Q(gmem_addr_4_reg_776[49]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[4]),
        .Q(gmem_addr_4_reg_776[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_776_reg[4]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[4]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[4]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b0,1'b0,1'b1}),
        .O({empty_23_fu_487_p2[4:2],\NLW_gmem_addr_4_reg_776_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_4_reg_776[4]_i_2_n_0 ,input_r_read_reg_652[3:2],\gmem_addr_4_reg_776[4]_i_3_n_0 }));
  FDRE \gmem_addr_4_reg_776_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[50]),
        .Q(gmem_addr_4_reg_776[50]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[51]),
        .Q(gmem_addr_4_reg_776[51]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[52]),
        .Q(gmem_addr_4_reg_776[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[52]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[52]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[52]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[52]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_4_reg_776_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[53]),
        .Q(gmem_addr_4_reg_776[53]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[54]),
        .Q(gmem_addr_4_reg_776[54]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[55]),
        .Q(gmem_addr_4_reg_776[55]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[56]),
        .Q(gmem_addr_4_reg_776[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[56]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[56]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[56]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[56]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_4_reg_776_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[57]),
        .Q(gmem_addr_4_reg_776[57]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[58]),
        .Q(gmem_addr_4_reg_776[58]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[59]),
        .Q(gmem_addr_4_reg_776[59]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[5]),
        .Q(gmem_addr_4_reg_776[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[60]),
        .Q(gmem_addr_4_reg_776[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[60]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[60]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[60]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[60]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_23_fu_487_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_4_reg_776_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[61]),
        .Q(gmem_addr_4_reg_776[61]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[62]),
        .Q(gmem_addr_4_reg_776[62]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[63]),
        .Q(gmem_addr_4_reg_776[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[63]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_4_reg_776_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_4_reg_776_reg[63]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_4_reg_776_reg[63]_i_1_O_UNCONNECTED [3],empty_23_fu_487_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_4_reg_776_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[6]),
        .Q(gmem_addr_4_reg_776[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[7]),
        .Q(gmem_addr_4_reg_776[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_776_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[8]),
        .Q(gmem_addr_4_reg_776[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_776_reg[8]_i_1 
       (.CI(\gmem_addr_4_reg_776_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_776_reg[8]_i_1_n_0 ,\gmem_addr_4_reg_776_reg[8]_i_1_n_1 ,\gmem_addr_4_reg_776_reg[8]_i_1_n_2 ,\gmem_addr_4_reg_776_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_4_reg_776[8]_i_2_n_0 ,\gmem_addr_4_reg_776[8]_i_3_n_0 ,\gmem_addr_4_reg_776[8]_i_4_n_0 ,\gmem_addr_4_reg_776[8]_i_5_n_0 }),
        .O(empty_23_fu_487_p2[8:5]),
        .S({\gmem_addr_4_reg_776[8]_i_6_n_0 ,\gmem_addr_4_reg_776[8]_i_7_n_0 ,\gmem_addr_4_reg_776[8]_i_8_n_0 ,\gmem_addr_4_reg_776[8]_i_9_n_0 }));
  FDRE \gmem_addr_4_reg_776_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_23_fu_487_p2[9]),
        .Q(gmem_addr_4_reg_776[9]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_5_read_reg_874[0]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_5_read_reg_874[1]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_5_read_reg_874[2]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_5_read_reg_874[3]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_5_read_reg_874[4]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_5_read_reg_874[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_5_read_reg_874[6]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_874_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_5_read_reg_874[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[10]_i_2 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_5_reg_782[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[10]_i_3 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_5_reg_782[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[10]_i_4 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_5_reg_782[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[10]_i_5 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_5_reg_782[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[10]_i_6 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_5_reg_782[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[10]_i_7 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_5_reg_782[10]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[10]_i_8 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_5_reg_782[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[10]_i_9 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_5_reg_782[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[14]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_5_reg_782[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[14]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_5_reg_782[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[14]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_5_reg_782[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_5_reg_782[14]_i_5 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_5_reg_782[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[14]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_5_reg_782[14]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[14]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_5_reg_782[14]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[14]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_5_reg_782[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_5_reg_782[6]_i_2 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_5_reg_782[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_782[6]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_5_reg_782[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_5_reg_782[6]_i_4 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_5_reg_782[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_782[6]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_5_reg_782[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_782[6]_i_6 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_5_reg_782[6]_i_6_n_0 ));
  FDRE \gmem_addr_5_reg_782_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[10]),
        .Q(gmem_addr_5_reg_782[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[10]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[10]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[10]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[10]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_5_reg_782[10]_i_2_n_0 ,\gmem_addr_5_reg_782[10]_i_3_n_0 ,\gmem_addr_5_reg_782[10]_i_4_n_0 ,\gmem_addr_5_reg_782[10]_i_5_n_0 }),
        .O(empty_24_fu_498_p2[10:7]),
        .S({\gmem_addr_5_reg_782[10]_i_6_n_0 ,\gmem_addr_5_reg_782[10]_i_7_n_0 ,\gmem_addr_5_reg_782[10]_i_8_n_0 ,\gmem_addr_5_reg_782[10]_i_9_n_0 }));
  FDRE \gmem_addr_5_reg_782_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[11]),
        .Q(gmem_addr_5_reg_782[11]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[12]),
        .Q(gmem_addr_5_reg_782[12]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[13]),
        .Q(gmem_addr_5_reg_782[13]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[14]),
        .Q(gmem_addr_5_reg_782[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[14]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[14]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[14]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[14]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({input_r_read_reg_652[14],\gmem_addr_5_reg_782[14]_i_2_n_0 ,\gmem_addr_5_reg_782[14]_i_3_n_0 ,\gmem_addr_5_reg_782[14]_i_4_n_0 }),
        .O(empty_24_fu_498_p2[14:11]),
        .S({\gmem_addr_5_reg_782[14]_i_5_n_0 ,\gmem_addr_5_reg_782[14]_i_6_n_0 ,\gmem_addr_5_reg_782[14]_i_7_n_0 ,\gmem_addr_5_reg_782[14]_i_8_n_0 }));
  FDRE \gmem_addr_5_reg_782_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[15]),
        .Q(gmem_addr_5_reg_782[15]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[16]),
        .Q(gmem_addr_5_reg_782[16]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[17]),
        .Q(gmem_addr_5_reg_782[17]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[18]),
        .Q(gmem_addr_5_reg_782[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[18]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[18]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[18]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[18]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[18:15]),
        .S(input_r_read_reg_652[18:15]));
  FDRE \gmem_addr_5_reg_782_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[19]),
        .Q(gmem_addr_5_reg_782[19]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[20]),
        .Q(gmem_addr_5_reg_782[20]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[21]),
        .Q(gmem_addr_5_reg_782[21]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[22]),
        .Q(gmem_addr_5_reg_782[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[22]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[22]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[22]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[22]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[22:19]),
        .S(input_r_read_reg_652[22:19]));
  FDRE \gmem_addr_5_reg_782_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[23]),
        .Q(gmem_addr_5_reg_782[23]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[24]),
        .Q(gmem_addr_5_reg_782[24]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[25]),
        .Q(gmem_addr_5_reg_782[25]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[26]),
        .Q(gmem_addr_5_reg_782[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[26]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[26]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[26]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[26]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[26:23]),
        .S(input_r_read_reg_652[26:23]));
  FDRE \gmem_addr_5_reg_782_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[27]),
        .Q(gmem_addr_5_reg_782[27]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[28]),
        .Q(gmem_addr_5_reg_782[28]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[29]),
        .Q(gmem_addr_5_reg_782[29]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[30]),
        .Q(gmem_addr_5_reg_782[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[30]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[30]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[30]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[30]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[30:27]),
        .S(input_r_read_reg_652[30:27]));
  FDRE \gmem_addr_5_reg_782_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[31]),
        .Q(gmem_addr_5_reg_782[31]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[32]),
        .Q(gmem_addr_5_reg_782[32]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[33]),
        .Q(gmem_addr_5_reg_782[33]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[34]),
        .Q(gmem_addr_5_reg_782[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[34]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[34]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[34]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[34]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[34:31]),
        .S(input_r_read_reg_652[34:31]));
  FDRE \gmem_addr_5_reg_782_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[35]),
        .Q(gmem_addr_5_reg_782[35]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[36]),
        .Q(gmem_addr_5_reg_782[36]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[37]),
        .Q(gmem_addr_5_reg_782[37]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[38]),
        .Q(gmem_addr_5_reg_782[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[38]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[38]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[38]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[38]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[38:35]),
        .S(input_r_read_reg_652[38:35]));
  FDRE \gmem_addr_5_reg_782_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[39]),
        .Q(gmem_addr_5_reg_782[39]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[3]),
        .Q(gmem_addr_5_reg_782[3]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[40]),
        .Q(gmem_addr_5_reg_782[40]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[41]),
        .Q(gmem_addr_5_reg_782[41]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[42]),
        .Q(gmem_addr_5_reg_782[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[42]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[42]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[42]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[42]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[42:39]),
        .S(input_r_read_reg_652[42:39]));
  FDRE \gmem_addr_5_reg_782_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[43]),
        .Q(gmem_addr_5_reg_782[43]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[44]),
        .Q(gmem_addr_5_reg_782[44]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[45]),
        .Q(gmem_addr_5_reg_782[45]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[46]),
        .Q(gmem_addr_5_reg_782[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[46]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[46]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[46]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[46]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[46:43]),
        .S(input_r_read_reg_652[46:43]));
  FDRE \gmem_addr_5_reg_782_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[47]),
        .Q(gmem_addr_5_reg_782[47]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[48]),
        .Q(gmem_addr_5_reg_782[48]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[49]),
        .Q(gmem_addr_5_reg_782[49]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[4]),
        .Q(gmem_addr_5_reg_782[4]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[50]),
        .Q(gmem_addr_5_reg_782[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[50]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[50]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[50]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[50]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[50:47]),
        .S(input_r_read_reg_652[50:47]));
  FDRE \gmem_addr_5_reg_782_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[51]),
        .Q(gmem_addr_5_reg_782[51]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[52]),
        .Q(gmem_addr_5_reg_782[52]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[53]),
        .Q(gmem_addr_5_reg_782[53]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[54]),
        .Q(gmem_addr_5_reg_782[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[54]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[54]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[54]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[54]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[54:51]),
        .S(input_r_read_reg_652[54:51]));
  FDRE \gmem_addr_5_reg_782_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[55]),
        .Q(gmem_addr_5_reg_782[55]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[56]),
        .Q(gmem_addr_5_reg_782[56]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[57]),
        .Q(gmem_addr_5_reg_782[57]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[58]),
        .Q(gmem_addr_5_reg_782[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[58]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[58]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[58]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[58]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[58:55]),
        .S(input_r_read_reg_652[58:55]));
  FDRE \gmem_addr_5_reg_782_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[59]),
        .Q(gmem_addr_5_reg_782[59]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[5]),
        .Q(gmem_addr_5_reg_782[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[60]),
        .Q(gmem_addr_5_reg_782[60]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[61]),
        .Q(gmem_addr_5_reg_782[61]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[62]),
        .Q(gmem_addr_5_reg_782[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[62]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[58]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_782_reg[62]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[62]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[62]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_24_fu_498_p2[62:59]),
        .S(input_r_read_reg_652[62:59]));
  FDRE \gmem_addr_5_reg_782_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[63]),
        .Q(gmem_addr_5_reg_782[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[63]_i_1 
       (.CI(\gmem_addr_5_reg_782_reg[62]_i_1_n_0 ),
        .CO(\NLW_gmem_addr_5_reg_782_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_5_reg_782_reg[63]_i_1_O_UNCONNECTED [3:1],empty_24_fu_498_p2[63]}),
        .S({1'b0,1'b0,1'b0,input_r_read_reg_652[63]}));
  FDRE \gmem_addr_5_reg_782_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[6]),
        .Q(gmem_addr_5_reg_782[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_782_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_5_reg_782_reg[6]_i_1_n_0 ,\gmem_addr_5_reg_782_reg[6]_i_1_n_1 ,\gmem_addr_5_reg_782_reg[6]_i_1_n_2 ,\gmem_addr_5_reg_782_reg[6]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[2]),
        .DI({\gmem_addr_5_reg_782[6]_i_2_n_0 ,\gmem_addr_5_reg_782[6]_i_3_n_0 ,input_r_read_reg_652[4],1'b0}),
        .O(empty_24_fu_498_p2[6:3]),
        .S({\gmem_addr_5_reg_782[6]_i_4_n_0 ,\gmem_addr_5_reg_782[6]_i_5_n_0 ,\gmem_addr_5_reg_782[6]_i_6_n_0 ,input_r_read_reg_652[3]}));
  FDRE \gmem_addr_5_reg_782_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[7]),
        .Q(gmem_addr_5_reg_782[7]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[8]),
        .Q(gmem_addr_5_reg_782[8]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_782_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_24_fu_498_p2[9]),
        .Q(gmem_addr_5_reg_782[9]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_6_read_reg_879[0]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_6_read_reg_879[1]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_6_read_reg_879[2]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_6_read_reg_879[3]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_6_read_reg_879[4]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_6_read_reg_879[5]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_6_read_reg_879[6]),
        .R(1'b0));
  FDRE \gmem_addr_6_read_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_6_read_reg_879[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_6_reg_788[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_6_reg_788[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_6_reg_788[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_6_reg_788[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_6_reg_788[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_6_reg_788[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_6_reg_788[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_6_reg_788[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_6_reg_788[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_6_reg_788[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_6_reg_788[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_6_reg_788[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_788[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_6_reg_788[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_6_reg_788[4]_i_3 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_6_reg_788[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_6_reg_788[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_6_reg_788[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_6_reg_788[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_6_reg_788[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_788[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_6_reg_788[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_6_reg_788[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_6_reg_788[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_6_reg_788[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_6_reg_788[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_788[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_6_reg_788[8]_i_9_n_0 ));
  FDRE \gmem_addr_6_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[10]),
        .Q(gmem_addr_6_reg_788[10]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[11]),
        .Q(gmem_addr_6_reg_788[11]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[12]),
        .Q(gmem_addr_6_reg_788[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[12]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[12]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[12]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[12]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_6_reg_788[12]_i_2_n_0 ,\gmem_addr_6_reg_788[12]_i_3_n_0 ,\gmem_addr_6_reg_788[12]_i_4_n_0 ,\gmem_addr_6_reg_788[12]_i_5_n_0 }),
        .O(empty_25_fu_509_p2[12:9]),
        .S({\gmem_addr_6_reg_788[12]_i_6_n_0 ,\gmem_addr_6_reg_788[12]_i_7_n_0 ,\gmem_addr_6_reg_788[12]_i_8_n_0 ,\gmem_addr_6_reg_788[12]_i_9_n_0 }));
  FDRE \gmem_addr_6_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[13]),
        .Q(gmem_addr_6_reg_788[13]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[14]),
        .Q(gmem_addr_6_reg_788[14]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[15]),
        .Q(gmem_addr_6_reg_788[15]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[16]),
        .Q(gmem_addr_6_reg_788[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[16]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[16]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[16]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[16]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_6_reg_788[16]_i_2_n_0 }),
        .O(empty_25_fu_509_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_6_reg_788[16]_i_3_n_0 ,\gmem_addr_6_reg_788[16]_i_4_n_0 }));
  FDRE \gmem_addr_6_reg_788_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[17]),
        .Q(gmem_addr_6_reg_788[17]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[18]),
        .Q(gmem_addr_6_reg_788[18]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[19]),
        .Q(gmem_addr_6_reg_788[19]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[1]),
        .Q(gmem_addr_6_reg_788[1]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[20]),
        .Q(gmem_addr_6_reg_788[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[20]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[20]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[20]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[20]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_6_reg_788_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[21]),
        .Q(gmem_addr_6_reg_788[21]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[22]),
        .Q(gmem_addr_6_reg_788[22]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[23]),
        .Q(gmem_addr_6_reg_788[23]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[24]),
        .Q(gmem_addr_6_reg_788[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[24]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[24]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[24]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[24]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_6_reg_788_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[25]),
        .Q(gmem_addr_6_reg_788[25]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[26]),
        .Q(gmem_addr_6_reg_788[26]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[27]),
        .Q(gmem_addr_6_reg_788[27]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[28]),
        .Q(gmem_addr_6_reg_788[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[28]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[28]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[28]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[28]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_6_reg_788_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[29]),
        .Q(gmem_addr_6_reg_788[29]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[2]),
        .Q(gmem_addr_6_reg_788[2]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[30]),
        .Q(gmem_addr_6_reg_788[30]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[31]),
        .Q(gmem_addr_6_reg_788[31]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[32]),
        .Q(gmem_addr_6_reg_788[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[32]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[32]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[32]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[32]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_6_reg_788_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[33]),
        .Q(gmem_addr_6_reg_788[33]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[34]),
        .Q(gmem_addr_6_reg_788[34]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[35]),
        .Q(gmem_addr_6_reg_788[35]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[36]),
        .Q(gmem_addr_6_reg_788[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[36]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[36]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[36]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[36]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_6_reg_788_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[37]),
        .Q(gmem_addr_6_reg_788[37]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[38]),
        .Q(gmem_addr_6_reg_788[38]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[39]),
        .Q(gmem_addr_6_reg_788[39]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[3]),
        .Q(gmem_addr_6_reg_788[3]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[40]),
        .Q(gmem_addr_6_reg_788[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[40]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[40]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[40]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[40]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_6_reg_788_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[41]),
        .Q(gmem_addr_6_reg_788[41]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[42]),
        .Q(gmem_addr_6_reg_788[42]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[43]),
        .Q(gmem_addr_6_reg_788[43]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[44]),
        .Q(gmem_addr_6_reg_788[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[44]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[44]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[44]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[44]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_6_reg_788_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[45]),
        .Q(gmem_addr_6_reg_788[45]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[46]),
        .Q(gmem_addr_6_reg_788[46]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[47]),
        .Q(gmem_addr_6_reg_788[47]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[48]),
        .Q(gmem_addr_6_reg_788[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[48]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[48]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[48]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[48]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_6_reg_788_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[49]),
        .Q(gmem_addr_6_reg_788[49]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[4]),
        .Q(gmem_addr_6_reg_788[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_6_reg_788_reg[4]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[4]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[4]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b0,1'b1,1'b0}),
        .O({empty_25_fu_509_p2[4:2],\NLW_gmem_addr_6_reg_788_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_6_reg_788[4]_i_2_n_0 ,input_r_read_reg_652[3],\gmem_addr_6_reg_788[4]_i_3_n_0 ,input_r_read_reg_652[1]}));
  FDRE \gmem_addr_6_reg_788_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[50]),
        .Q(gmem_addr_6_reg_788[50]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[51]),
        .Q(gmem_addr_6_reg_788[51]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[52]),
        .Q(gmem_addr_6_reg_788[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[52]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[52]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[52]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[52]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_6_reg_788_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[53]),
        .Q(gmem_addr_6_reg_788[53]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[54]),
        .Q(gmem_addr_6_reg_788[54]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[55]),
        .Q(gmem_addr_6_reg_788[55]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[56]),
        .Q(gmem_addr_6_reg_788[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[56]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[56]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[56]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[56]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_6_reg_788_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[57]),
        .Q(gmem_addr_6_reg_788[57]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[58]),
        .Q(gmem_addr_6_reg_788[58]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[59]),
        .Q(gmem_addr_6_reg_788[59]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[5]),
        .Q(gmem_addr_6_reg_788[5]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[60]),
        .Q(gmem_addr_6_reg_788[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[60]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[60]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[60]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[60]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_25_fu_509_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_6_reg_788_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[61]),
        .Q(gmem_addr_6_reg_788[61]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[62]),
        .Q(gmem_addr_6_reg_788[62]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[63]),
        .Q(gmem_addr_6_reg_788[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[63]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_6_reg_788_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_6_reg_788_reg[63]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_6_reg_788_reg[63]_i_1_O_UNCONNECTED [3],empty_25_fu_509_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_6_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[6]),
        .Q(gmem_addr_6_reg_788[6]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[7]),
        .Q(gmem_addr_6_reg_788[7]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[8]),
        .Q(gmem_addr_6_reg_788[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_788_reg[8]_i_1 
       (.CI(\gmem_addr_6_reg_788_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_788_reg[8]_i_1_n_0 ,\gmem_addr_6_reg_788_reg[8]_i_1_n_1 ,\gmem_addr_6_reg_788_reg[8]_i_1_n_2 ,\gmem_addr_6_reg_788_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_6_reg_788[8]_i_2_n_0 ,\gmem_addr_6_reg_788[8]_i_3_n_0 ,\gmem_addr_6_reg_788[8]_i_4_n_0 ,\gmem_addr_6_reg_788[8]_i_5_n_0 }),
        .O(empty_25_fu_509_p2[8:5]),
        .S({\gmem_addr_6_reg_788[8]_i_6_n_0 ,\gmem_addr_6_reg_788[8]_i_7_n_0 ,\gmem_addr_6_reg_788[8]_i_8_n_0 ,\gmem_addr_6_reg_788[8]_i_9_n_0 }));
  FDRE \gmem_addr_6_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_25_fu_509_p2[9]),
        .Q(gmem_addr_6_reg_788[9]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_7_read_reg_884[0]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_7_read_reg_884[1]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_7_read_reg_884[2]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_7_read_reg_884[3]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_7_read_reg_884[4]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_7_read_reg_884[5]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_7_read_reg_884[6]),
        .R(1'b0));
  FDRE \gmem_addr_7_read_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_7_read_reg_884[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[13]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_7_reg_794[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[13]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_7_reg_794[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[13]_i_4 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_7_reg_794[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[13]_i_5 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_7_reg_794[13]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[13]_i_6 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_7_reg_794[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[13]_i_7 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_7_reg_794[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[13]_i_8 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_7_reg_794[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[13]_i_9 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_7_reg_794[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_7_reg_794[17]_i_2 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_7_reg_794[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_794[2]_i_1 
       (.I0(input_r_read_reg_652[1]),
        .I1(input_r_read_reg_652[2]),
        .O(\gmem_addr_7_reg_794[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_794[5]_i_2 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_7_reg_794[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_794[5]_i_3 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_7_reg_794[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_794[5]_i_4 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_7_reg_794[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_7_reg_794[5]_i_5 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_7_reg_794[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[9]_i_2 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_7_reg_794[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[9]_i_3 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_7_reg_794[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[9]_i_4 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_7_reg_794[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_7_reg_794[9]_i_5 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_7_reg_794[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[9]_i_6 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_7_reg_794[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[9]_i_7 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_7_reg_794[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[9]_i_8 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_7_reg_794[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_7_reg_794[9]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_7_reg_794[9]_i_9_n_0 ));
  FDRE \gmem_addr_7_reg_794_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[10]),
        .Q(gmem_addr_7_reg_794[10]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[11]),
        .Q(gmem_addr_7_reg_794[11]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[12]),
        .Q(gmem_addr_7_reg_794[12]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[13]),
        .Q(gmem_addr_7_reg_794[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[13]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[13]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[13]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[13]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_7_reg_794[13]_i_2_n_0 ,\gmem_addr_7_reg_794[13]_i_3_n_0 ,\gmem_addr_7_reg_794[13]_i_4_n_0 ,\gmem_addr_7_reg_794[13]_i_5_n_0 }),
        .O(empty_26_fu_520_p2[13:10]),
        .S({\gmem_addr_7_reg_794[13]_i_6_n_0 ,\gmem_addr_7_reg_794[13]_i_7_n_0 ,\gmem_addr_7_reg_794[13]_i_8_n_0 ,\gmem_addr_7_reg_794[13]_i_9_n_0 }));
  FDRE \gmem_addr_7_reg_794_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[14]),
        .Q(gmem_addr_7_reg_794[14]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[15]),
        .Q(gmem_addr_7_reg_794[15]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[16]),
        .Q(gmem_addr_7_reg_794[16]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[17]),
        .Q(gmem_addr_7_reg_794[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[17]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[17]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[17]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[17]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,input_r_read_reg_652[14]}),
        .O(empty_26_fu_520_p2[17:14]),
        .S({input_r_read_reg_652[17:15],\gmem_addr_7_reg_794[17]_i_2_n_0 }));
  FDRE \gmem_addr_7_reg_794_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[18]),
        .Q(gmem_addr_7_reg_794[18]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[19]),
        .Q(gmem_addr_7_reg_794[19]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[20]),
        .Q(gmem_addr_7_reg_794[20]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[21]),
        .Q(gmem_addr_7_reg_794[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[21]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[21]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[21]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[21]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[21:18]),
        .S(input_r_read_reg_652[21:18]));
  FDRE \gmem_addr_7_reg_794_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[22]),
        .Q(gmem_addr_7_reg_794[22]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[23]),
        .Q(gmem_addr_7_reg_794[23]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[24]),
        .Q(gmem_addr_7_reg_794[24]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[25]),
        .Q(gmem_addr_7_reg_794[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[25]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[25]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[25]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[25]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[25:22]),
        .S(input_r_read_reg_652[25:22]));
  FDRE \gmem_addr_7_reg_794_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[26]),
        .Q(gmem_addr_7_reg_794[26]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[27]),
        .Q(gmem_addr_7_reg_794[27]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[28]),
        .Q(gmem_addr_7_reg_794[28]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[29]),
        .Q(gmem_addr_7_reg_794[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[29]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[29]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[29]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[29]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[29:26]),
        .S(input_r_read_reg_652[29:26]));
  FDRE \gmem_addr_7_reg_794_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\gmem_addr_7_reg_794[2]_i_1_n_0 ),
        .Q(gmem_addr_7_reg_794[2]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[30]),
        .Q(gmem_addr_7_reg_794[30]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[31]),
        .Q(gmem_addr_7_reg_794[31]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[32]),
        .Q(gmem_addr_7_reg_794[32]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[33]),
        .Q(gmem_addr_7_reg_794[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[33]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[33]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[33]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[33]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[33:30]),
        .S(input_r_read_reg_652[33:30]));
  FDRE \gmem_addr_7_reg_794_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[34]),
        .Q(gmem_addr_7_reg_794[34]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[35]),
        .Q(gmem_addr_7_reg_794[35]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[36]),
        .Q(gmem_addr_7_reg_794[36]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[37]),
        .Q(gmem_addr_7_reg_794[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[37]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[37]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[37]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[37]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[37:34]),
        .S(input_r_read_reg_652[37:34]));
  FDRE \gmem_addr_7_reg_794_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[38]),
        .Q(gmem_addr_7_reg_794[38]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[39]),
        .Q(gmem_addr_7_reg_794[39]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[3]),
        .Q(gmem_addr_7_reg_794[3]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[40]),
        .Q(gmem_addr_7_reg_794[40]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[41]),
        .Q(gmem_addr_7_reg_794[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[41]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[41]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[41]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[41]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[41:38]),
        .S(input_r_read_reg_652[41:38]));
  FDRE \gmem_addr_7_reg_794_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[42]),
        .Q(gmem_addr_7_reg_794[42]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[43]),
        .Q(gmem_addr_7_reg_794[43]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[44]),
        .Q(gmem_addr_7_reg_794[44]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[45]),
        .Q(gmem_addr_7_reg_794[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[45]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[45]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[45]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[45]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[45:42]),
        .S(input_r_read_reg_652[45:42]));
  FDRE \gmem_addr_7_reg_794_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[46]),
        .Q(gmem_addr_7_reg_794[46]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[47]),
        .Q(gmem_addr_7_reg_794[47]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[48]),
        .Q(gmem_addr_7_reg_794[48]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[49]),
        .Q(gmem_addr_7_reg_794[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[49]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[49]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[49]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[49]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[49:46]),
        .S(input_r_read_reg_652[49:46]));
  FDRE \gmem_addr_7_reg_794_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[4]),
        .Q(gmem_addr_7_reg_794[4]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[50]),
        .Q(gmem_addr_7_reg_794[50]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[51]),
        .Q(gmem_addr_7_reg_794[51]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[52]),
        .Q(gmem_addr_7_reg_794[52]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[53]),
        .Q(gmem_addr_7_reg_794[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[53]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[53]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[53]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[53]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[53:50]),
        .S(input_r_read_reg_652[53:50]));
  FDRE \gmem_addr_7_reg_794_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[54]),
        .Q(gmem_addr_7_reg_794[54]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[55]),
        .Q(gmem_addr_7_reg_794[55]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[56]),
        .Q(gmem_addr_7_reg_794[56]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[57]),
        .Q(gmem_addr_7_reg_794[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[57]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[57]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[57]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[57]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[57:54]),
        .S(input_r_read_reg_652[57:54]));
  FDRE \gmem_addr_7_reg_794_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[58]),
        .Q(gmem_addr_7_reg_794[58]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[59]),
        .Q(gmem_addr_7_reg_794[59]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[5]),
        .Q(gmem_addr_7_reg_794[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_7_reg_794_reg[5]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[5]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[5]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[5]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[1]),
        .DI({\gmem_addr_7_reg_794[5]_i_2_n_0 ,input_r_read_reg_652[4],1'b0,1'b1}),
        .O({empty_26_fu_520_p2[5:3],\NLW_gmem_addr_7_reg_794_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_7_reg_794[5]_i_3_n_0 ,\gmem_addr_7_reg_794[5]_i_4_n_0 ,input_r_read_reg_652[3],\gmem_addr_7_reg_794[5]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_794_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[60]),
        .Q(gmem_addr_7_reg_794[60]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[61]),
        .Q(gmem_addr_7_reg_794[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[61]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[61]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[61]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[61]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_26_fu_520_p2[61:58]),
        .S(input_r_read_reg_652[61:58]));
  FDRE \gmem_addr_7_reg_794_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[62]),
        .Q(gmem_addr_7_reg_794[62]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[63]),
        .Q(gmem_addr_7_reg_794[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[63]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_7_reg_794_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_7_reg_794_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_7_reg_794_reg[63]_i_1_O_UNCONNECTED [3:2],empty_26_fu_520_p2[63:62]}),
        .S({1'b0,1'b0,input_r_read_reg_652[63:62]}));
  FDRE \gmem_addr_7_reg_794_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[6]),
        .Q(gmem_addr_7_reg_794[6]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[7]),
        .Q(gmem_addr_7_reg_794[7]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[8]),
        .Q(gmem_addr_7_reg_794[8]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_794_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_26_fu_520_p2[9]),
        .Q(gmem_addr_7_reg_794[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_794_reg[9]_i_1 
       (.CI(\gmem_addr_7_reg_794_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_794_reg[9]_i_1_n_0 ,\gmem_addr_7_reg_794_reg[9]_i_1_n_1 ,\gmem_addr_7_reg_794_reg[9]_i_1_n_2 ,\gmem_addr_7_reg_794_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_7_reg_794[9]_i_2_n_0 ,\gmem_addr_7_reg_794[9]_i_3_n_0 ,\gmem_addr_7_reg_794[9]_i_4_n_0 ,\gmem_addr_7_reg_794[9]_i_5_n_0 }),
        .O(empty_26_fu_520_p2[9:6]),
        .S({\gmem_addr_7_reg_794[9]_i_6_n_0 ,\gmem_addr_7_reg_794[9]_i_7_n_0 ,\gmem_addr_7_reg_794[9]_i_8_n_0 ,\gmem_addr_7_reg_794[9]_i_9_n_0 }));
  FDRE \gmem_addr_8_read_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_8_read_reg_889[0]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_8_read_reg_889[1]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_8_read_reg_889[2]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_8_read_reg_889[3]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_8_read_reg_889[4]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_8_read_reg_889[5]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_8_read_reg_889[6]),
        .R(1'b0));
  FDRE \gmem_addr_8_read_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_8_read_reg_889[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[12]_i_2 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_8_reg_800[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[12]_i_3 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_8_reg_800[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[12]_i_4 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_8_reg_800[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[12]_i_5 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_8_reg_800[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[12]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_8_reg_800[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[12]_i_7 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_8_reg_800[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[12]_i_8 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_8_reg_800[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[12]_i_9 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_8_reg_800[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[16]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_8_reg_800[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_8_reg_800[16]_i_3 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_8_reg_800[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[16]_i_4 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_8_reg_800[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_800[4]_i_2 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_8_reg_800[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_800[4]_i_3 
       (.I0(input_r_read_reg_652[2]),
        .O(\gmem_addr_8_reg_800[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_800[4]_i_4 
       (.I0(input_r_read_reg_652[1]),
        .O(\gmem_addr_8_reg_800[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[8]_i_2 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_8_reg_800[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[8]_i_3 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_8_reg_800[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_8_reg_800[8]_i_4 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_8_reg_800[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_800[8]_i_5 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_8_reg_800[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[8]_i_6 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_8_reg_800[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[8]_i_7 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_8_reg_800[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_8_reg_800[8]_i_8 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_8_reg_800[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_800[8]_i_9 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_8_reg_800[8]_i_9_n_0 ));
  FDRE \gmem_addr_8_reg_800_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[10]),
        .Q(gmem_addr_8_reg_800[10]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[11]),
        .Q(gmem_addr_8_reg_800[11]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[12]),
        .Q(gmem_addr_8_reg_800[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[12]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[12]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[12]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[12]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_8_reg_800[12]_i_2_n_0 ,\gmem_addr_8_reg_800[12]_i_3_n_0 ,\gmem_addr_8_reg_800[12]_i_4_n_0 ,\gmem_addr_8_reg_800[12]_i_5_n_0 }),
        .O(empty_27_fu_531_p2[12:9]),
        .S({\gmem_addr_8_reg_800[12]_i_6_n_0 ,\gmem_addr_8_reg_800[12]_i_7_n_0 ,\gmem_addr_8_reg_800[12]_i_8_n_0 ,\gmem_addr_8_reg_800[12]_i_9_n_0 }));
  FDRE \gmem_addr_8_reg_800_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[13]),
        .Q(gmem_addr_8_reg_800[13]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[14]),
        .Q(gmem_addr_8_reg_800[14]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[15]),
        .Q(gmem_addr_8_reg_800[15]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[16]),
        .Q(gmem_addr_8_reg_800[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[16]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[16]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[16]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[16]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,input_r_read_reg_652[14],\gmem_addr_8_reg_800[16]_i_2_n_0 }),
        .O(empty_27_fu_531_p2[16:13]),
        .S({input_r_read_reg_652[16:15],\gmem_addr_8_reg_800[16]_i_3_n_0 ,\gmem_addr_8_reg_800[16]_i_4_n_0 }));
  FDRE \gmem_addr_8_reg_800_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[17]),
        .Q(gmem_addr_8_reg_800[17]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[18]),
        .Q(gmem_addr_8_reg_800[18]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[19]),
        .Q(gmem_addr_8_reg_800[19]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[20]),
        .Q(gmem_addr_8_reg_800[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[20]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[20]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[20]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[20]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[20:17]),
        .S(input_r_read_reg_652[20:17]));
  FDRE \gmem_addr_8_reg_800_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[21]),
        .Q(gmem_addr_8_reg_800[21]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[22]),
        .Q(gmem_addr_8_reg_800[22]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[23]),
        .Q(gmem_addr_8_reg_800[23]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[24]),
        .Q(gmem_addr_8_reg_800[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[24]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[24]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[24]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[24]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[24:21]),
        .S(input_r_read_reg_652[24:21]));
  FDRE \gmem_addr_8_reg_800_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[25]),
        .Q(gmem_addr_8_reg_800[25]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[26]),
        .Q(gmem_addr_8_reg_800[26]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[27]),
        .Q(gmem_addr_8_reg_800[27]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[28]),
        .Q(gmem_addr_8_reg_800[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[28]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[28]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[28]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[28]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[28:25]),
        .S(input_r_read_reg_652[28:25]));
  FDRE \gmem_addr_8_reg_800_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[29]),
        .Q(gmem_addr_8_reg_800[29]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[2]),
        .Q(gmem_addr_8_reg_800[2]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[30]),
        .Q(gmem_addr_8_reg_800[30]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[31]),
        .Q(gmem_addr_8_reg_800[31]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[32]),
        .Q(gmem_addr_8_reg_800[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[32]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[32]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[32]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[32]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[32:29]),
        .S(input_r_read_reg_652[32:29]));
  FDRE \gmem_addr_8_reg_800_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[33]),
        .Q(gmem_addr_8_reg_800[33]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[34]),
        .Q(gmem_addr_8_reg_800[34]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[35]),
        .Q(gmem_addr_8_reg_800[35]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[36]),
        .Q(gmem_addr_8_reg_800[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[36]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[36]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[36]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[36]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[36:33]),
        .S(input_r_read_reg_652[36:33]));
  FDRE \gmem_addr_8_reg_800_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[37]),
        .Q(gmem_addr_8_reg_800[37]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[38]),
        .Q(gmem_addr_8_reg_800[38]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[39]),
        .Q(gmem_addr_8_reg_800[39]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[3]),
        .Q(gmem_addr_8_reg_800[3]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[40]),
        .Q(gmem_addr_8_reg_800[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[40]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[40]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[40]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[40]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[40:37]),
        .S(input_r_read_reg_652[40:37]));
  FDRE \gmem_addr_8_reg_800_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[41]),
        .Q(gmem_addr_8_reg_800[41]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[42]),
        .Q(gmem_addr_8_reg_800[42]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[43]),
        .Q(gmem_addr_8_reg_800[43]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[44]),
        .Q(gmem_addr_8_reg_800[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[44]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[44]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[44]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[44]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[44:41]),
        .S(input_r_read_reg_652[44:41]));
  FDRE \gmem_addr_8_reg_800_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[45]),
        .Q(gmem_addr_8_reg_800[45]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[46]),
        .Q(gmem_addr_8_reg_800[46]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[47]),
        .Q(gmem_addr_8_reg_800[47]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[48]),
        .Q(gmem_addr_8_reg_800[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[48]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[48]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[48]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[48]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[48:45]),
        .S(input_r_read_reg_652[48:45]));
  FDRE \gmem_addr_8_reg_800_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[49]),
        .Q(gmem_addr_8_reg_800[49]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[4]),
        .Q(gmem_addr_8_reg_800[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_8_reg_800_reg[4]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[4]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[4]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[4]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[0]),
        .DI({input_r_read_reg_652[4],1'b0,1'b1,1'b1}),
        .O({empty_27_fu_531_p2[4:2],\NLW_gmem_addr_8_reg_800_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_8_reg_800[4]_i_2_n_0 ,input_r_read_reg_652[3],\gmem_addr_8_reg_800[4]_i_3_n_0 ,\gmem_addr_8_reg_800[4]_i_4_n_0 }));
  FDRE \gmem_addr_8_reg_800_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[50]),
        .Q(gmem_addr_8_reg_800[50]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[51]),
        .Q(gmem_addr_8_reg_800[51]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[52]),
        .Q(gmem_addr_8_reg_800[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[52]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[52]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[52]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[52]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[52:49]),
        .S(input_r_read_reg_652[52:49]));
  FDRE \gmem_addr_8_reg_800_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[53]),
        .Q(gmem_addr_8_reg_800[53]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[54]),
        .Q(gmem_addr_8_reg_800[54]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[55]),
        .Q(gmem_addr_8_reg_800[55]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[56]),
        .Q(gmem_addr_8_reg_800[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[56]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[56]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[56]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[56]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[56:53]),
        .S(input_r_read_reg_652[56:53]));
  FDRE \gmem_addr_8_reg_800_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[57]),
        .Q(gmem_addr_8_reg_800[57]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[58]),
        .Q(gmem_addr_8_reg_800[58]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[59]),
        .Q(gmem_addr_8_reg_800[59]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[5]),
        .Q(gmem_addr_8_reg_800[5]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[60]),
        .Q(gmem_addr_8_reg_800[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[60]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[60]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[60]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[60]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_27_fu_531_p2[60:57]),
        .S(input_r_read_reg_652[60:57]));
  FDRE \gmem_addr_8_reg_800_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[61]),
        .Q(gmem_addr_8_reg_800[61]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[62]),
        .Q(gmem_addr_8_reg_800[62]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[63]),
        .Q(gmem_addr_8_reg_800[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[63]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_8_reg_800_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_8_reg_800_reg[63]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_8_reg_800_reg[63]_i_1_O_UNCONNECTED [3],empty_27_fu_531_p2[63:61]}),
        .S({1'b0,input_r_read_reg_652[63:61]}));
  FDRE \gmem_addr_8_reg_800_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[6]),
        .Q(gmem_addr_8_reg_800[6]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[7]),
        .Q(gmem_addr_8_reg_800[7]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_800_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[8]),
        .Q(gmem_addr_8_reg_800[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_800_reg[8]_i_1 
       (.CI(\gmem_addr_8_reg_800_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_800_reg[8]_i_1_n_0 ,\gmem_addr_8_reg_800_reg[8]_i_1_n_1 ,\gmem_addr_8_reg_800_reg[8]_i_1_n_2 ,\gmem_addr_8_reg_800_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_8_reg_800[8]_i_2_n_0 ,\gmem_addr_8_reg_800[8]_i_3_n_0 ,\gmem_addr_8_reg_800[8]_i_4_n_0 ,\gmem_addr_8_reg_800[8]_i_5_n_0 }),
        .O(empty_27_fu_531_p2[8:5]),
        .S({\gmem_addr_8_reg_800[8]_i_6_n_0 ,\gmem_addr_8_reg_800[8]_i_7_n_0 ,\gmem_addr_8_reg_800[8]_i_8_n_0 ,\gmem_addr_8_reg_800[8]_i_9_n_0 }));
  FDRE \gmem_addr_8_reg_800_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_27_fu_531_p2[9]),
        .Q(gmem_addr_8_reg_800[9]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[0]),
        .Q(gmem_addr_9_read_reg_894[0]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[1]),
        .Q(gmem_addr_9_read_reg_894[1]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[2]),
        .Q(gmem_addr_9_read_reg_894[2]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[3]),
        .Q(gmem_addr_9_read_reg_894[3]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[4]),
        .Q(gmem_addr_9_read_reg_894[4]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[5]),
        .Q(gmem_addr_9_read_reg_894[5]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[6]),
        .Q(gmem_addr_9_read_reg_894[6]),
        .R(1'b0));
  FDRE \gmem_addr_9_read_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(gmem_0_RDATA[7]),
        .Q(gmem_addr_9_read_reg_894[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[11]_i_2 
       (.I0(zext_ln25_reg_745[10]),
        .I1(input_r_read_reg_652[10]),
        .O(\gmem_addr_9_reg_806[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[11]_i_3 
       (.I0(zext_ln25_reg_745[9]),
        .I1(input_r_read_reg_652[9]),
        .O(\gmem_addr_9_reg_806[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[11]_i_4 
       (.I0(input_r_read_reg_652[8]),
        .I1(p_cast45_fu_445_p1[8]),
        .O(\gmem_addr_9_reg_806[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[11]_i_5 
       (.I0(input_r_read_reg_652[7]),
        .I1(p_cast45_fu_445_p1[7]),
        .O(\gmem_addr_9_reg_806[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[11]_i_6 
       (.I0(input_r_read_reg_652[10]),
        .I1(zext_ln25_reg_745[10]),
        .I2(zext_ln25_reg_745[11]),
        .I3(input_r_read_reg_652[11]),
        .O(\gmem_addr_9_reg_806[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[11]_i_7 
       (.I0(input_r_read_reg_652[9]),
        .I1(zext_ln25_reg_745[9]),
        .I2(zext_ln25_reg_745[10]),
        .I3(input_r_read_reg_652[10]),
        .O(\gmem_addr_9_reg_806[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[11]_i_8 
       (.I0(p_cast45_fu_445_p1[8]),
        .I1(input_r_read_reg_652[8]),
        .I2(zext_ln25_reg_745[9]),
        .I3(input_r_read_reg_652[9]),
        .O(\gmem_addr_9_reg_806[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[11]_i_9 
       (.I0(p_cast45_fu_445_p1[7]),
        .I1(input_r_read_reg_652[7]),
        .I2(p_cast45_fu_445_p1[8]),
        .I3(input_r_read_reg_652[8]),
        .O(\gmem_addr_9_reg_806[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[15]_i_2 
       (.I0(zext_ln25_reg_745[12]),
        .I1(input_r_read_reg_652[12]),
        .O(\gmem_addr_9_reg_806[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[15]_i_3 
       (.I0(zext_ln25_reg_745[11]),
        .I1(input_r_read_reg_652[11]),
        .O(\gmem_addr_9_reg_806[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_9_reg_806[15]_i_4 
       (.I0(input_r_read_reg_652[13]),
        .I1(zext_ln25_reg_745[13]),
        .I2(input_r_read_reg_652[14]),
        .O(\gmem_addr_9_reg_806[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[15]_i_5 
       (.I0(input_r_read_reg_652[12]),
        .I1(zext_ln25_reg_745[12]),
        .I2(zext_ln25_reg_745[13]),
        .I3(input_r_read_reg_652[13]),
        .O(\gmem_addr_9_reg_806[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[15]_i_6 
       (.I0(input_r_read_reg_652[11]),
        .I1(zext_ln25_reg_745[11]),
        .I2(zext_ln25_reg_745[12]),
        .I3(input_r_read_reg_652[12]),
        .O(\gmem_addr_9_reg_806[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_9_reg_806[3]_i_1 
       (.I0(input_r_read_reg_652[3]),
        .O(empty_28_fu_542_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[7]_i_2 
       (.I0(input_r_read_reg_652[6]),
        .I1(p_cast45_fu_445_p1[6]),
        .O(\gmem_addr_9_reg_806[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_9_reg_806[7]_i_3 
       (.I0(input_r_read_reg_652[5]),
        .I1(p_cast45_fu_445_p1[5]),
        .O(\gmem_addr_9_reg_806[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_806[7]_i_4 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_9_reg_806[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[7]_i_5 
       (.I0(p_cast45_fu_445_p1[6]),
        .I1(input_r_read_reg_652[6]),
        .I2(p_cast45_fu_445_p1[7]),
        .I3(input_r_read_reg_652[7]),
        .O(\gmem_addr_9_reg_806[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_9_reg_806[7]_i_6 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .I2(p_cast45_fu_445_p1[6]),
        .I3(input_r_read_reg_652[6]),
        .O(\gmem_addr_9_reg_806[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_806[7]_i_7 
       (.I0(p_cast45_fu_445_p1[5]),
        .I1(input_r_read_reg_652[5]),
        .O(\gmem_addr_9_reg_806[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_806[7]_i_8 
       (.I0(input_r_read_reg_652[4]),
        .I1(p_cast45_fu_445_p1[4]),
        .O(\gmem_addr_9_reg_806[7]_i_8_n_0 ));
  FDRE \gmem_addr_9_reg_806_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[10]),
        .Q(gmem_addr_9_reg_806[10]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[11]),
        .Q(gmem_addr_9_reg_806[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[11]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[11]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[11]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[11]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_9_reg_806[11]_i_2_n_0 ,\gmem_addr_9_reg_806[11]_i_3_n_0 ,\gmem_addr_9_reg_806[11]_i_4_n_0 ,\gmem_addr_9_reg_806[11]_i_5_n_0 }),
        .O(empty_28_fu_542_p2[11:8]),
        .S({\gmem_addr_9_reg_806[11]_i_6_n_0 ,\gmem_addr_9_reg_806[11]_i_7_n_0 ,\gmem_addr_9_reg_806[11]_i_8_n_0 ,\gmem_addr_9_reg_806[11]_i_9_n_0 }));
  FDRE \gmem_addr_9_reg_806_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[12]),
        .Q(gmem_addr_9_reg_806[12]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[13]),
        .Q(gmem_addr_9_reg_806[13]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[14]),
        .Q(gmem_addr_9_reg_806[14]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[15]),
        .Q(gmem_addr_9_reg_806[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[15]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[15]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[15]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[15]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,input_r_read_reg_652[14],\gmem_addr_9_reg_806[15]_i_2_n_0 ,\gmem_addr_9_reg_806[15]_i_3_n_0 }),
        .O(empty_28_fu_542_p2[15:12]),
        .S({input_r_read_reg_652[15],\gmem_addr_9_reg_806[15]_i_4_n_0 ,\gmem_addr_9_reg_806[15]_i_5_n_0 ,\gmem_addr_9_reg_806[15]_i_6_n_0 }));
  FDRE \gmem_addr_9_reg_806_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[16]),
        .Q(gmem_addr_9_reg_806[16]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[17]),
        .Q(gmem_addr_9_reg_806[17]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[18]),
        .Q(gmem_addr_9_reg_806[18]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[19]),
        .Q(gmem_addr_9_reg_806[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[19]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[19]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[19]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[19]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[19:16]),
        .S(input_r_read_reg_652[19:16]));
  FDRE \gmem_addr_9_reg_806_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[20]),
        .Q(gmem_addr_9_reg_806[20]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[21]),
        .Q(gmem_addr_9_reg_806[21]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[22]),
        .Q(gmem_addr_9_reg_806[22]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[23]),
        .Q(gmem_addr_9_reg_806[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[23]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[23]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[23]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[23]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[23:20]),
        .S(input_r_read_reg_652[23:20]));
  FDRE \gmem_addr_9_reg_806_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[24]),
        .Q(gmem_addr_9_reg_806[24]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[25]),
        .Q(gmem_addr_9_reg_806[25]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[26]),
        .Q(gmem_addr_9_reg_806[26]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[27]),
        .Q(gmem_addr_9_reg_806[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[27]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[27]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[27]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[27]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[27:24]),
        .S(input_r_read_reg_652[27:24]));
  FDRE \gmem_addr_9_reg_806_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[28]),
        .Q(gmem_addr_9_reg_806[28]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[29]),
        .Q(gmem_addr_9_reg_806[29]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(input_r_read_reg_652[2]),
        .Q(gmem_addr_9_reg_806[2]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[30]),
        .Q(gmem_addr_9_reg_806[30]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[31]),
        .Q(gmem_addr_9_reg_806[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[31]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[31]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[31]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[31]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[31:28]),
        .S(input_r_read_reg_652[31:28]));
  FDRE \gmem_addr_9_reg_806_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[32]),
        .Q(gmem_addr_9_reg_806[32]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[33]),
        .Q(gmem_addr_9_reg_806[33]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[34]),
        .Q(gmem_addr_9_reg_806[34]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[35]),
        .Q(gmem_addr_9_reg_806[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[35]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[35]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[35]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[35]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[35:32]),
        .S(input_r_read_reg_652[35:32]));
  FDRE \gmem_addr_9_reg_806_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[36]),
        .Q(gmem_addr_9_reg_806[36]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[37]),
        .Q(gmem_addr_9_reg_806[37]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[38]),
        .Q(gmem_addr_9_reg_806[38]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[39]),
        .Q(gmem_addr_9_reg_806[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[39]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[39]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[39]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[39]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[39:36]),
        .S(input_r_read_reg_652[39:36]));
  FDRE \gmem_addr_9_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[3]),
        .Q(gmem_addr_9_reg_806[3]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[40]),
        .Q(gmem_addr_9_reg_806[40]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[41]),
        .Q(gmem_addr_9_reg_806[41]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[42]),
        .Q(gmem_addr_9_reg_806[42]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[43]),
        .Q(gmem_addr_9_reg_806[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[43]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[43]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[43]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[43]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[43:40]),
        .S(input_r_read_reg_652[43:40]));
  FDRE \gmem_addr_9_reg_806_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[44]),
        .Q(gmem_addr_9_reg_806[44]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[45]),
        .Q(gmem_addr_9_reg_806[45]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[46]),
        .Q(gmem_addr_9_reg_806[46]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[47]),
        .Q(gmem_addr_9_reg_806[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[47]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[47]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[47]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[47]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[47:44]),
        .S(input_r_read_reg_652[47:44]));
  FDRE \gmem_addr_9_reg_806_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[48]),
        .Q(gmem_addr_9_reg_806[48]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[49]),
        .Q(gmem_addr_9_reg_806[49]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[4]),
        .Q(gmem_addr_9_reg_806[4]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[50]),
        .Q(gmem_addr_9_reg_806[50]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[51]),
        .Q(gmem_addr_9_reg_806[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[51]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[51]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[51]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[51]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[51:48]),
        .S(input_r_read_reg_652[51:48]));
  FDRE \gmem_addr_9_reg_806_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[52]),
        .Q(gmem_addr_9_reg_806[52]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[53]),
        .Q(gmem_addr_9_reg_806[53]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[54]),
        .Q(gmem_addr_9_reg_806[54]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[55]),
        .Q(gmem_addr_9_reg_806[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[55]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[55]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[55]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[55]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[55:52]),
        .S(input_r_read_reg_652[55:52]));
  FDRE \gmem_addr_9_reg_806_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[56]),
        .Q(gmem_addr_9_reg_806[56]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[57]),
        .Q(gmem_addr_9_reg_806[57]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[58]),
        .Q(gmem_addr_9_reg_806[58]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[59]),
        .Q(gmem_addr_9_reg_806[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[59]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_806_reg[59]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[59]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[59]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[59:56]),
        .S(input_r_read_reg_652[59:56]));
  FDRE \gmem_addr_9_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[5]),
        .Q(gmem_addr_9_reg_806[5]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[60]),
        .Q(gmem_addr_9_reg_806[60]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[61]),
        .Q(gmem_addr_9_reg_806[61]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[62]),
        .Q(gmem_addr_9_reg_806[62]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[63]),
        .Q(gmem_addr_9_reg_806[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[63]_i_1 
       (.CI(\gmem_addr_9_reg_806_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_9_reg_806_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_9_reg_806_reg[63]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[63]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_28_fu_542_p2[63:60]),
        .S(input_r_read_reg_652[63:60]));
  FDRE \gmem_addr_9_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[6]),
        .Q(gmem_addr_9_reg_806[6]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[7]),
        .Q(gmem_addr_9_reg_806[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_806_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_9_reg_806_reg[7]_i_1_n_0 ,\gmem_addr_9_reg_806_reg[7]_i_1_n_1 ,\gmem_addr_9_reg_806_reg[7]_i_1_n_2 ,\gmem_addr_9_reg_806_reg[7]_i_1_n_3 }),
        .CYINIT(input_r_read_reg_652[3]),
        .DI({\gmem_addr_9_reg_806[7]_i_2_n_0 ,\gmem_addr_9_reg_806[7]_i_3_n_0 ,\gmem_addr_9_reg_806[7]_i_4_n_0 ,input_r_read_reg_652[4]}),
        .O(empty_28_fu_542_p2[7:4]),
        .S({\gmem_addr_9_reg_806[7]_i_5_n_0 ,\gmem_addr_9_reg_806[7]_i_6_n_0 ,\gmem_addr_9_reg_806[7]_i_7_n_0 ,\gmem_addr_9_reg_806[7]_i_8_n_0 }));
  FDRE \gmem_addr_9_reg_806_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[8]),
        .Q(gmem_addr_9_reg_806[8]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_806_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(empty_28_fu_542_p2[9]),
        .Q(gmem_addr_9_reg_806[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .Q({ap_CS_fsm_state35,\ap_CS_fsm_reg_n_0_[33] ,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[12] (gmem_m_axi_U_n_75),
        .\ap_CS_fsm_reg[19] (gmem_m_axi_U_n_100),
        .\ap_CS_fsm_reg[25] (gmem_m_axi_U_n_73),
        .\ap_CS_fsm_reg[28] (gmem_m_axi_U_n_72),
        .\ap_CS_fsm_reg[2] ({\w_reg_164_reg_n_0_[5] ,p_cast45_fu_445_p1}),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_block_pp0_stage9_subdone_grp9_done_reg_reg(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_73),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_wide_gen.data_buf_reg[31] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_64),
        .\bus_wide_gen.data_buf_reg[7] (gmem_0_RDATA),
        .\bus_wide_gen.data_valid_reg (gmem_m_axi_U_n_99),
        .\bus_wide_gen.data_valid_reg_0 (gmem_m_axi_U_n_102),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem_ARVALID),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN[3:0],m_axi_gmem_AWADDR[63:2]}),
        .\dout_reg[10] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_55),
        .\dout_reg[11] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_54),
        .\dout_reg[12] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_53),
        .\dout_reg[13] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_52),
        .\dout_reg[14] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_51),
        .\dout_reg[15] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_50),
        .\dout_reg[16] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_49),
        .\dout_reg[17] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_48),
        .\dout_reg[18] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_47),
        .\dout_reg[19] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_46),
        .\dout_reg[1] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_70),
        .\dout_reg[1]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_83),
        .\dout_reg[20] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_45),
        .\dout_reg[21] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_44),
        .\dout_reg[22] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_43),
        .\dout_reg[23] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_42),
        .\dout_reg[24] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_41),
        .\dout_reg[25] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_40),
        .\dout_reg[26] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_39),
        .\dout_reg[27] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_38),
        .\dout_reg[28] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_37),
        .\dout_reg[29] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_36),
        .\dout_reg[2] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_82),
        .\dout_reg[2]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_2),
        .\dout_reg[2]_1 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_86),
        .\dout_reg[30] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_35),
        .\dout_reg[31] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_34),
        .\dout_reg[32] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_33),
        .\dout_reg[33] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_32),
        .\dout_reg[34] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_31),
        .\dout_reg[35] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_30),
        .\dout_reg[36] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_29),
        .\dout_reg[37] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_28),
        .\dout_reg[38] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_27),
        .\dout_reg[39] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_26),
        .\dout_reg[3] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_62),
        .\dout_reg[40] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_25),
        .\dout_reg[41] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_24),
        .\dout_reg[42] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_23),
        .\dout_reg[43] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_22),
        .\dout_reg[44] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_21),
        .\dout_reg[45] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_20),
        .\dout_reg[46] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_19),
        .\dout_reg[47] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_18),
        .\dout_reg[48] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_17),
        .\dout_reg[49] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_16),
        .\dout_reg[4] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_61),
        .\dout_reg[50] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_15),
        .\dout_reg[51] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_14),
        .\dout_reg[52] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_13),
        .\dout_reg[53] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_12),
        .\dout_reg[54] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_11),
        .\dout_reg[55] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_10),
        .\dout_reg[56] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_9),
        .\dout_reg[57] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_8),
        .\dout_reg[58] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_7),
        .\dout_reg[59] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_6),
        .\dout_reg[5] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_60),
        .\dout_reg[60] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_5),
        .\dout_reg[61] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_4),
        .\dout_reg[62] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_3),
        .\dout_reg[63] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_1),
        .\dout_reg[63]_0 (output_r_read_reg_641),
        .\dout_reg[6] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_59),
        .\dout_reg[7] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_58),
        .\dout_reg[7]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_WDATA),
        .\dout_reg[8] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_57),
        .\dout_reg[9] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_56),
        .dout_vld_reg({ap_NS_fsm[34],gmem_m_axi_U_n_77,ap_NS_fsm[27:20],ap_NS_fsm[12:4],ap_NS_fsm[2:0]}),
        .full_n_reg(gmem_m_axi_U_n_101),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .gmem_0_BVALID(gmem_0_BVALID),
        .gmem_0_RVALID(gmem_0_RVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .gmem_addr_12_reg_824(gmem_addr_12_reg_824),
        .gmem_addr_13_reg_830(gmem_addr_13_reg_830),
        .gmem_addr_15_reg_842(gmem_addr_15_reg_842),
        .gmem_addr_16_reg_848({gmem_addr_16_reg_848[2],gmem_addr_16_reg_848[0]}),
        .gmem_addr_2_reg_764(gmem_addr_2_reg_764),
        .gmem_addr_9_reg_806(gmem_addr_9_reg_806),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .local_BUS_WVALID_reg(m_axi_gmem_WVALID),
        .\mOutPtr[4]_i_3 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_63),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR[63:2]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\mem_reg[5][0]_srl6_i_2 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_84),
        .\mem_reg[5][0]_srl6_i_2_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_71),
        .\mem_reg[5][63]_srl6_i_1 (gmem_addr_14_reg_836),
        .\mem_reg[5][63]_srl6_i_1_0 (gmem_addr_10_reg_812),
        .\mem_reg[5][63]_srl6_i_1_1 (gmem_addr_11_reg_818),
        .\mem_reg[5][63]_srl6_i_1_2 (gmem_addr_7_reg_794),
        .\mem_reg[5][63]_srl6_i_1_3 (gmem_addr_8_reg_800),
        .\mem_reg[5][63]_srl6_i_1_4 (gmem_addr_6_reg_788),
        .\mem_reg[5][63]_srl6_i_1_5 (gmem_addr_4_reg_776),
        .\mem_reg[5][63]_srl6_i_1_6 (gmem_addr_5_reg_782),
        .\mem_reg[5][63]_srl6_i_1_7 (gmem_addr_3_reg_770),
        .\mem_reg[5][63]_srl6_i_1_8 (gmem_addr_1_reg_758),
        .push(\store_unit_0/bus_wide_gen.buff_wdata_in/push ),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY),
        .\w_reg_164_reg[4] (gmem_m_axi_U_n_98));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_pointwise_conv_Pipeline_VITIS_LOOP_26_3 grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175
       (.D(gmem_m_axi_U_n_77),
        .E(ap_NS_fsm1),
        .Q({ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state3}),
        .SR(w_reg_164),
        .\ap_CS_fsm_reg[11]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_2),
        .\ap_CS_fsm_reg[25] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_63),
        .ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0(gmem_m_axi_U_n_102),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(gmem_m_axi_U_n_101),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\b_reg_reg[7] (gmem_addr_1_read_reg_854),
        .\b_reg_reg[7]_0 (gmem_addr_4_read_reg_869),
        .\b_reg_reg[7]_1 (gmem_addr_6_read_reg_879),
        .\b_reg_reg[7]_2 (gmem_addr_8_read_reg_889),
        .\b_reg_reg[7]_3 (gmem_addr_10_read_reg_899),
        .\b_reg_reg[7]_4 (gmem_addr_12_read_reg_909),
        .\b_reg_reg[7]_5 (gmem_addr_14_read_reg_919),
        .\b_reg_reg[7]_6 (gmem_addr_16_read_reg_929),
        .\bus_wide_gen.data_buf_reg[31] (gmem_m_axi_U_n_72),
        .\bus_wide_gen.data_valid_reg (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_64),
        .gmem_0_ARREADY(gmem_0_ARREADY),
        .gmem_0_RVALID(gmem_0_RVALID),
        .gmem_0_WREADY(gmem_0_WREADY),
        .\gmem_addr_16_reg_848_reg[10] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_55),
        .\gmem_addr_16_reg_848_reg[11] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_54),
        .\gmem_addr_16_reg_848_reg[12] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_53),
        .\gmem_addr_16_reg_848_reg[13] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_52),
        .\gmem_addr_16_reg_848_reg[14] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_51),
        .\gmem_addr_16_reg_848_reg[15] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_50),
        .\gmem_addr_16_reg_848_reg[16] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_49),
        .\gmem_addr_16_reg_848_reg[17] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_48),
        .\gmem_addr_16_reg_848_reg[18] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_47),
        .\gmem_addr_16_reg_848_reg[19] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_46),
        .\gmem_addr_16_reg_848_reg[20] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_45),
        .\gmem_addr_16_reg_848_reg[21] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_44),
        .\gmem_addr_16_reg_848_reg[22] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_43),
        .\gmem_addr_16_reg_848_reg[23] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_42),
        .\gmem_addr_16_reg_848_reg[24] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_41),
        .\gmem_addr_16_reg_848_reg[25] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_40),
        .\gmem_addr_16_reg_848_reg[26] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_39),
        .\gmem_addr_16_reg_848_reg[27] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_38),
        .\gmem_addr_16_reg_848_reg[28] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_37),
        .\gmem_addr_16_reg_848_reg[29] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_36),
        .\gmem_addr_16_reg_848_reg[30] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_35),
        .\gmem_addr_16_reg_848_reg[31] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_34),
        .\gmem_addr_16_reg_848_reg[32] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_33),
        .\gmem_addr_16_reg_848_reg[33] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_32),
        .\gmem_addr_16_reg_848_reg[34] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_31),
        .\gmem_addr_16_reg_848_reg[35] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_30),
        .\gmem_addr_16_reg_848_reg[36] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_29),
        .\gmem_addr_16_reg_848_reg[37] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_28),
        .\gmem_addr_16_reg_848_reg[38] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_27),
        .\gmem_addr_16_reg_848_reg[39] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_26),
        .\gmem_addr_16_reg_848_reg[3] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_62),
        .\gmem_addr_16_reg_848_reg[40] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_25),
        .\gmem_addr_16_reg_848_reg[41] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_24),
        .\gmem_addr_16_reg_848_reg[42] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_23),
        .\gmem_addr_16_reg_848_reg[43] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_22),
        .\gmem_addr_16_reg_848_reg[44] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_21),
        .\gmem_addr_16_reg_848_reg[45] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_20),
        .\gmem_addr_16_reg_848_reg[46] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_19),
        .\gmem_addr_16_reg_848_reg[47] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_18),
        .\gmem_addr_16_reg_848_reg[48] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_17),
        .\gmem_addr_16_reg_848_reg[49] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_16),
        .\gmem_addr_16_reg_848_reg[4] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_61),
        .\gmem_addr_16_reg_848_reg[50] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_15),
        .\gmem_addr_16_reg_848_reg[51] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_14),
        .\gmem_addr_16_reg_848_reg[52] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_13),
        .\gmem_addr_16_reg_848_reg[53] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_12),
        .\gmem_addr_16_reg_848_reg[54] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_11),
        .\gmem_addr_16_reg_848_reg[55] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_10),
        .\gmem_addr_16_reg_848_reg[56] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_9),
        .\gmem_addr_16_reg_848_reg[57] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_8),
        .\gmem_addr_16_reg_848_reg[58] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_7),
        .\gmem_addr_16_reg_848_reg[59] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_6),
        .\gmem_addr_16_reg_848_reg[5] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_60),
        .\gmem_addr_16_reg_848_reg[60] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_5),
        .\gmem_addr_16_reg_848_reg[61] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_4),
        .\gmem_addr_16_reg_848_reg[62] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_3),
        .\gmem_addr_16_reg_848_reg[63] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_1),
        .\gmem_addr_16_reg_848_reg[6] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_59),
        .\gmem_addr_16_reg_848_reg[7] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_58),
        .\gmem_addr_16_reg_848_reg[8] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_57),
        .\gmem_addr_16_reg_848_reg[9] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_56),
        .\gmem_addr_16_reg_995_reg[0]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_84),
        .\gmem_addr_16_reg_995_reg[1]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_83),
        .\gmem_addr_16_reg_995_reg[2]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_82),
        .\gmem_addr_1_reg_905_reg[63]_0 (weights_read_reg_647),
        .\gmem_addr_5_reg_929_reg[2]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_86),
        .\gmem_addr_8_reg_947_reg[0]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_71),
        .\gmem_addr_8_reg_947_reg[1]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_70),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg({ap_NS_fsm[29],ap_NS_fsm[3]}),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .\h_fu_118_reg[4] (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_67),
        .\icmp_ln26_reg_877_reg[0]_0 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_72),
        .\icmp_ln26_reg_877_reg[0]_1 (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_73),
        .\mOutPtr[4]_i_4 (gmem_m_axi_U_n_73),
        .m_axi_gmem_0_WDATA(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_WDATA),
        .\mem_reg[5][3]_srl6_i_1 (gmem_m_axi_U_n_75),
        .\mem_reg[5][3]_srl6_i_1_0 (gmem_m_axi_U_n_100),
        .\mem_reg[5][63]_srl6_i_1 (gmem_addr_16_reg_848[63:3]),
        .push(\store_unit_0/bus_wide_gen.buff_wdata_in/push ),
        .\reg_254_reg[7]_0 (gmem_0_RDATA),
        .tmp_product__34_carry_i_4(gmem_addr_13_read_reg_914),
        .tmp_product__34_carry_i_4__0(gmem_addr_9_read_reg_894),
        .tmp_product__34_carry_i_4__1(gmem_addr_2_read_reg_859),
        .tmp_product__34_carry_i_4__2(gmem_addr_3_read_reg_864),
        .tmp_product__34_carry_i_4__3(gmem_addr_5_read_reg_874),
        .tmp_product__34_carry_i_4__4(gmem_addr_15_read_reg_924),
        .tmp_product__34_carry_i_4__5(gmem_addr_7_read_reg_884),
        .tmp_product__34_carry_i_4__6(gmem_addr_11_read_reg_904),
        .\w_reg_164_reg[0] ({\h_fu_118_reg_n_0_[5] ,\h_fu_118_reg_n_0_[4] ,\h_fu_118_reg_n_0_[3] ,\h_fu_118_reg_n_0_[2] ,\h_fu_118_reg_n_0_[1] ,\h_fu_118_reg_n_0_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_n_72),
        .Q(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \h_fu_118[5]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(gmem_m_axi_U_n_98),
        .O(ap_NS_fsm10_out));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[0]),
        .Q(\h_fu_118_reg_n_0_[0] ),
        .R(control_s_axi_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[1]),
        .Q(\h_fu_118_reg_n_0_[1] ),
        .R(control_s_axi_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[2]),
        .Q(\h_fu_118_reg_n_0_[2] ),
        .R(control_s_axi_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[3]),
        .Q(\h_fu_118_reg_n_0_[3] ),
        .R(control_s_axi_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[4]),
        .Q(\h_fu_118_reg_n_0_[4] ),
        .R(control_s_axi_U_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \h_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_665[5]),
        .Q(\h_fu_118_reg_n_0_[5] ),
        .R(control_s_axi_U_n_1));
  FDRE \input_r_read_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[0]),
        .Q(input_r_read_reg_652[0]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[10]),
        .Q(input_r_read_reg_652[10]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[11]),
        .Q(input_r_read_reg_652[11]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[12]),
        .Q(input_r_read_reg_652[12]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[13]),
        .Q(input_r_read_reg_652[13]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[14]),
        .Q(input_r_read_reg_652[14]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[15]),
        .Q(input_r_read_reg_652[15]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[16]),
        .Q(input_r_read_reg_652[16]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[17]),
        .Q(input_r_read_reg_652[17]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[18]),
        .Q(input_r_read_reg_652[18]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[19]),
        .Q(input_r_read_reg_652[19]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[1]),
        .Q(input_r_read_reg_652[1]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[20]),
        .Q(input_r_read_reg_652[20]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[21]),
        .Q(input_r_read_reg_652[21]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[22]),
        .Q(input_r_read_reg_652[22]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[23]),
        .Q(input_r_read_reg_652[23]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[24]),
        .Q(input_r_read_reg_652[24]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[25]),
        .Q(input_r_read_reg_652[25]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[26]),
        .Q(input_r_read_reg_652[26]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[27]),
        .Q(input_r_read_reg_652[27]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[28]),
        .Q(input_r_read_reg_652[28]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[29]),
        .Q(input_r_read_reg_652[29]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[2]),
        .Q(input_r_read_reg_652[2]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[30]),
        .Q(input_r_read_reg_652[30]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[31]),
        .Q(input_r_read_reg_652[31]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[32]),
        .Q(input_r_read_reg_652[32]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[33]),
        .Q(input_r_read_reg_652[33]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[34]),
        .Q(input_r_read_reg_652[34]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[35]),
        .Q(input_r_read_reg_652[35]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[36]),
        .Q(input_r_read_reg_652[36]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[37]),
        .Q(input_r_read_reg_652[37]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[38]),
        .Q(input_r_read_reg_652[38]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[39]),
        .Q(input_r_read_reg_652[39]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[3]),
        .Q(input_r_read_reg_652[3]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[40]),
        .Q(input_r_read_reg_652[40]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[41]),
        .Q(input_r_read_reg_652[41]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[42]),
        .Q(input_r_read_reg_652[42]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[43]),
        .Q(input_r_read_reg_652[43]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[44]),
        .Q(input_r_read_reg_652[44]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[45]),
        .Q(input_r_read_reg_652[45]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[46]),
        .Q(input_r_read_reg_652[46]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[47]),
        .Q(input_r_read_reg_652[47]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[48]),
        .Q(input_r_read_reg_652[48]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[49]),
        .Q(input_r_read_reg_652[49]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[4]),
        .Q(input_r_read_reg_652[4]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[50]),
        .Q(input_r_read_reg_652[50]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[51]),
        .Q(input_r_read_reg_652[51]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[52]),
        .Q(input_r_read_reg_652[52]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[53]),
        .Q(input_r_read_reg_652[53]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[54]),
        .Q(input_r_read_reg_652[54]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[55]),
        .Q(input_r_read_reg_652[55]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[56]),
        .Q(input_r_read_reg_652[56]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[57]),
        .Q(input_r_read_reg_652[57]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[58]),
        .Q(input_r_read_reg_652[58]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[59]),
        .Q(input_r_read_reg_652[59]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[5]),
        .Q(input_r_read_reg_652[5]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[60]),
        .Q(input_r_read_reg_652[60]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[61]),
        .Q(input_r_read_reg_652[61]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[62]),
        .Q(input_r_read_reg_652[62]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[63]),
        .Q(input_r_read_reg_652[63]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[6]),
        .Q(input_r_read_reg_652[6]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[7]),
        .Q(input_r_read_reg_652[7]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[8]),
        .Q(input_r_read_reg_652[8]),
        .R(1'b0));
  FDRE \input_r_read_reg_652_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(input_r[9]),
        .Q(input_r_read_reg_652[9]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[0]),
        .Q(output_r_read_reg_641[0]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[10]),
        .Q(output_r_read_reg_641[10]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[11]),
        .Q(output_r_read_reg_641[11]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[12]),
        .Q(output_r_read_reg_641[12]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[13]),
        .Q(output_r_read_reg_641[13]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[14]),
        .Q(output_r_read_reg_641[14]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[15]),
        .Q(output_r_read_reg_641[15]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[16]),
        .Q(output_r_read_reg_641[16]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[17]),
        .Q(output_r_read_reg_641[17]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[18]),
        .Q(output_r_read_reg_641[18]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[19]),
        .Q(output_r_read_reg_641[19]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[1]),
        .Q(output_r_read_reg_641[1]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[20]),
        .Q(output_r_read_reg_641[20]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[21]),
        .Q(output_r_read_reg_641[21]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[22]),
        .Q(output_r_read_reg_641[22]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[23]),
        .Q(output_r_read_reg_641[23]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[24]),
        .Q(output_r_read_reg_641[24]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[25]),
        .Q(output_r_read_reg_641[25]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[26]),
        .Q(output_r_read_reg_641[26]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[27]),
        .Q(output_r_read_reg_641[27]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[28]),
        .Q(output_r_read_reg_641[28]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[29]),
        .Q(output_r_read_reg_641[29]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[2]),
        .Q(output_r_read_reg_641[2]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[30]),
        .Q(output_r_read_reg_641[30]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[31]),
        .Q(output_r_read_reg_641[31]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[32]),
        .Q(output_r_read_reg_641[32]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[33]),
        .Q(output_r_read_reg_641[33]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[34]),
        .Q(output_r_read_reg_641[34]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[35]),
        .Q(output_r_read_reg_641[35]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[36]),
        .Q(output_r_read_reg_641[36]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[37]),
        .Q(output_r_read_reg_641[37]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[38]),
        .Q(output_r_read_reg_641[38]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[39]),
        .Q(output_r_read_reg_641[39]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[3]),
        .Q(output_r_read_reg_641[3]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[40]),
        .Q(output_r_read_reg_641[40]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[41]),
        .Q(output_r_read_reg_641[41]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[42]),
        .Q(output_r_read_reg_641[42]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[43]),
        .Q(output_r_read_reg_641[43]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[44]),
        .Q(output_r_read_reg_641[44]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[45]),
        .Q(output_r_read_reg_641[45]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[46]),
        .Q(output_r_read_reg_641[46]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[47]),
        .Q(output_r_read_reg_641[47]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[48]),
        .Q(output_r_read_reg_641[48]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[49]),
        .Q(output_r_read_reg_641[49]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[4]),
        .Q(output_r_read_reg_641[4]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[50]),
        .Q(output_r_read_reg_641[50]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[51]),
        .Q(output_r_read_reg_641[51]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[52]),
        .Q(output_r_read_reg_641[52]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[53]),
        .Q(output_r_read_reg_641[53]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[54]),
        .Q(output_r_read_reg_641[54]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[55]),
        .Q(output_r_read_reg_641[55]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[56]),
        .Q(output_r_read_reg_641[56]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[57]),
        .Q(output_r_read_reg_641[57]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[58]),
        .Q(output_r_read_reg_641[58]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[59]),
        .Q(output_r_read_reg_641[59]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[5]),
        .Q(output_r_read_reg_641[5]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[60]),
        .Q(output_r_read_reg_641[60]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[61]),
        .Q(output_r_read_reg_641[61]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[62]),
        .Q(output_r_read_reg_641[62]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[63]),
        .Q(output_r_read_reg_641[63]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[6]),
        .Q(output_r_read_reg_641[6]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[7]),
        .Q(output_r_read_reg_641[7]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[8]),
        .Q(output_r_read_reg_641[8]),
        .R(1'b0));
  FDRE \output_r_read_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(output_r[9]),
        .Q(output_r_read_reg_641[9]),
        .R(1'b0));
  FDRE \p_cast_reg_670_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\h_fu_118_reg_n_0_[1] ),
        .Q(zext_ln25_reg_745[10]),
        .R(1'b0));
  FDRE \p_cast_reg_670_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\h_fu_118_reg_n_0_[2] ),
        .Q(zext_ln25_reg_745[11]),
        .R(1'b0));
  FDRE \p_cast_reg_670_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\h_fu_118_reg_n_0_[3] ),
        .Q(zext_ln25_reg_745[12]),
        .R(1'b0));
  FDRE \p_cast_reg_670_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\h_fu_118_reg_n_0_[4] ),
        .Q(zext_ln25_reg_745[13]),
        .R(1'b0));
  FDRE \p_cast_reg_670_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\h_fu_118_reg_n_0_[0] ),
        .Q(zext_ln25_reg_745[9]),
        .R(1'b0));
  FDRE \w_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[0]),
        .Q(p_cast45_fu_445_p1[4]),
        .R(w_reg_164));
  FDRE \w_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[1]),
        .Q(p_cast45_fu_445_p1[5]),
        .R(w_reg_164));
  FDRE \w_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[2]),
        .Q(p_cast45_fu_445_p1[6]),
        .R(w_reg_164));
  FDRE \w_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[3]),
        .Q(p_cast45_fu_445_p1[7]),
        .R(w_reg_164));
  FDRE \w_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[4]),
        .Q(p_cast45_fu_445_p1[8]),
        .R(w_reg_164));
  FDRE \w_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln25_reg_753[5]),
        .Q(\w_reg_164_reg_n_0_[5] ),
        .R(w_reg_164));
  FDRE \weights_read_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[0]),
        .Q(weights_read_reg_647[0]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[10]),
        .Q(weights_read_reg_647[10]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[11]),
        .Q(weights_read_reg_647[11]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[12]),
        .Q(weights_read_reg_647[12]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[13]),
        .Q(weights_read_reg_647[13]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[14]),
        .Q(weights_read_reg_647[14]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[15]),
        .Q(weights_read_reg_647[15]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[16]),
        .Q(weights_read_reg_647[16]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[17]),
        .Q(weights_read_reg_647[17]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[18]),
        .Q(weights_read_reg_647[18]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[19]),
        .Q(weights_read_reg_647[19]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[1]),
        .Q(weights_read_reg_647[1]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[20]),
        .Q(weights_read_reg_647[20]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[21]),
        .Q(weights_read_reg_647[21]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[22]),
        .Q(weights_read_reg_647[22]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[23]),
        .Q(weights_read_reg_647[23]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[24]),
        .Q(weights_read_reg_647[24]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[25]),
        .Q(weights_read_reg_647[25]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[26]),
        .Q(weights_read_reg_647[26]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[27]),
        .Q(weights_read_reg_647[27]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[28]),
        .Q(weights_read_reg_647[28]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[29]),
        .Q(weights_read_reg_647[29]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[2]),
        .Q(weights_read_reg_647[2]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[30]),
        .Q(weights_read_reg_647[30]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[31]),
        .Q(weights_read_reg_647[31]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[32]),
        .Q(weights_read_reg_647[32]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[33]),
        .Q(weights_read_reg_647[33]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[34]),
        .Q(weights_read_reg_647[34]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[35]),
        .Q(weights_read_reg_647[35]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[36]),
        .Q(weights_read_reg_647[36]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[37]),
        .Q(weights_read_reg_647[37]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[38]),
        .Q(weights_read_reg_647[38]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[39]),
        .Q(weights_read_reg_647[39]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[3]),
        .Q(weights_read_reg_647[3]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[40]),
        .Q(weights_read_reg_647[40]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[41]),
        .Q(weights_read_reg_647[41]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[42]),
        .Q(weights_read_reg_647[42]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[43]),
        .Q(weights_read_reg_647[43]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[44]),
        .Q(weights_read_reg_647[44]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[45]),
        .Q(weights_read_reg_647[45]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[46]),
        .Q(weights_read_reg_647[46]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[47]),
        .Q(weights_read_reg_647[47]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[48]),
        .Q(weights_read_reg_647[48]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[49]),
        .Q(weights_read_reg_647[49]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[4]),
        .Q(weights_read_reg_647[4]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[50]),
        .Q(weights_read_reg_647[50]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[51]),
        .Q(weights_read_reg_647[51]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[52]),
        .Q(weights_read_reg_647[52]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[53]),
        .Q(weights_read_reg_647[53]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[54]),
        .Q(weights_read_reg_647[54]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[55]),
        .Q(weights_read_reg_647[55]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[56]),
        .Q(weights_read_reg_647[56]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[57]),
        .Q(weights_read_reg_647[57]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[58]),
        .Q(weights_read_reg_647[58]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[59]),
        .Q(weights_read_reg_647[59]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[5]),
        .Q(weights_read_reg_647[5]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[60]),
        .Q(weights_read_reg_647[60]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[61]),
        .Q(weights_read_reg_647[61]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[62]),
        .Q(weights_read_reg_647[62]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[63]),
        .Q(weights_read_reg_647[63]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[6]),
        .Q(weights_read_reg_647[6]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[7]),
        .Q(weights_read_reg_647[7]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[8]),
        .Q(weights_read_reg_647[8]),
        .R(1'b0));
  FDRE \weights_read_reg_647_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(weights[9]),
        .Q(weights_read_reg_647[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_control_s_axi
   (ap_start,
    SR,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    input_r,
    weights,
    output_r,
    s_axi_control_RDATA,
    interrupt,
    Q,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    gmem_0_BVALID,
    s_axi_control_WDATA,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY);
  output ap_start;
  output [0:0]SR;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [63:0]input_r;
  output [63:0]weights;
  output [63:0]output_r;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [1:0]Q;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]s_axi_control_AWADDR;
  input gmem_0_BVALID;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire gmem_0_BVALID;
  wire [63:0]input_r;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_input_r[31]_i_1_n_0 ;
  wire \int_input_r[63]_i_1_n_0 ;
  wire [31:0]int_input_r_reg0;
  wire [31:0]int_input_r_reg06_out;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire \int_output_r[31]_i_1_n_0 ;
  wire \int_output_r[63]_i_1_n_0 ;
  wire [31:0]int_output_r_reg0;
  wire [31:0]int_output_r_reg01_out;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire \int_weights[31]_i_1_n_0 ;
  wire \int_weights[63]_i_1_n_0 ;
  wire [31:0]int_weights_reg0;
  wire [31:0]int_weights_reg03_out;
  wire interrupt;
  wire [63:0]output_r;
  wire p_0_in;
  wire [7:2]p_6_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire [63:0]weights;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_6_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \h_fu_118[5]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in[2]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    int_ap_ready_i_1
       (.I0(p_6_in[7]),
        .I1(gmem_0_BVALID),
        .I2(Q[1]),
        .I3(int_task_ap_done0),
        .I4(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_task_ap_done_i_3_n_0),
        .O(int_task_ap_done0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_6_in[7]),
        .I1(Q[1]),
        .I2(gmem_0_BVALID),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_6_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_6_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[0]_i_1 
       (.I0(input_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_input_r_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[10]_i_1 
       (.I0(input_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_input_r_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[11]_i_1 
       (.I0(input_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_input_r_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[12]_i_1 
       (.I0(input_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_input_r_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[13]_i_1 
       (.I0(input_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_input_r_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[14]_i_1 
       (.I0(input_r[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_input_r_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[15]_i_1 
       (.I0(input_r[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_input_r_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[16]_i_1 
       (.I0(input_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_input_r_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[17]_i_1 
       (.I0(input_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_input_r_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[18]_i_1 
       (.I0(input_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_input_r_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[19]_i_1 
       (.I0(input_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_input_r_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[1]_i_1 
       (.I0(input_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_input_r_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[20]_i_1 
       (.I0(input_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_input_r_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[21]_i_1 
       (.I0(input_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_input_r_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[22]_i_1 
       (.I0(input_r[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_input_r_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[23]_i_1 
       (.I0(input_r[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_input_r_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[24]_i_1 
       (.I0(input_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_input_r_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[25]_i_1 
       (.I0(input_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_input_r_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[26]_i_1 
       (.I0(input_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_input_r_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[27]_i_1 
       (.I0(input_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_input_r_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[28]_i_1 
       (.I0(input_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_input_r_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[29]_i_1 
       (.I0(input_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_input_r_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[2]_i_1 
       (.I0(input_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_input_r_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[30]_i_1 
       (.I0(input_r[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_input_r_reg06_out[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_input_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_input_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[31]_i_2 
       (.I0(input_r[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_input_r_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[32]_i_1 
       (.I0(input_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_input_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[33]_i_1 
       (.I0(input_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_input_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[34]_i_1 
       (.I0(input_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_input_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[35]_i_1 
       (.I0(input_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_input_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[36]_i_1 
       (.I0(input_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_input_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[37]_i_1 
       (.I0(input_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_input_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[38]_i_1 
       (.I0(input_r[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_input_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[39]_i_1 
       (.I0(input_r[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_input_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[3]_i_1 
       (.I0(input_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_input_r_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[40]_i_1 
       (.I0(input_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_input_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[41]_i_1 
       (.I0(input_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_input_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[42]_i_1 
       (.I0(input_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_input_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[43]_i_1 
       (.I0(input_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_input_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[44]_i_1 
       (.I0(input_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_input_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[45]_i_1 
       (.I0(input_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_input_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[46]_i_1 
       (.I0(input_r[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_input_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[47]_i_1 
       (.I0(input_r[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_input_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[48]_i_1 
       (.I0(input_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_input_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[49]_i_1 
       (.I0(input_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_input_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[4]_i_1 
       (.I0(input_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_input_r_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[50]_i_1 
       (.I0(input_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_input_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[51]_i_1 
       (.I0(input_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_input_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[52]_i_1 
       (.I0(input_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_input_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[53]_i_1 
       (.I0(input_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_input_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[54]_i_1 
       (.I0(input_r[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_input_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[55]_i_1 
       (.I0(input_r[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_input_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[56]_i_1 
       (.I0(input_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_input_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[57]_i_1 
       (.I0(input_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_input_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[58]_i_1 
       (.I0(input_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_input_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[59]_i_1 
       (.I0(input_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_input_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[5]_i_1 
       (.I0(input_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_input_r_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[60]_i_1 
       (.I0(input_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_input_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[61]_i_1 
       (.I0(input_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_input_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[62]_i_1 
       (.I0(input_r[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_input_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_input_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_input_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[63]_i_2 
       (.I0(input_r[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_input_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[6]_i_1 
       (.I0(input_r[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_input_r_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[7]_i_1 
       (.I0(input_r[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_input_r_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[8]_i_1 
       (.I0(input_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_input_r_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_input_r[9]_i_1 
       (.I0(input_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_input_r_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[0]),
        .Q(input_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[10]),
        .Q(input_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[11]),
        .Q(input_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[12]),
        .Q(input_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[13]),
        .Q(input_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[14]),
        .Q(input_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[15]),
        .Q(input_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[16]),
        .Q(input_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[17]),
        .Q(input_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[18]),
        .Q(input_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[19]),
        .Q(input_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[1]),
        .Q(input_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[20]),
        .Q(input_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[21]),
        .Q(input_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[22]),
        .Q(input_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[23]),
        .Q(input_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[24]),
        .Q(input_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[25]),
        .Q(input_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[26]),
        .Q(input_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[27]),
        .Q(input_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[28]),
        .Q(input_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[29]),
        .Q(input_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[2]),
        .Q(input_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[30]),
        .Q(input_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[31]),
        .Q(input_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[0]),
        .Q(input_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[1]),
        .Q(input_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[2]),
        .Q(input_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[3]),
        .Q(input_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[4]),
        .Q(input_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[5]),
        .Q(input_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[6]),
        .Q(input_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[7]),
        .Q(input_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[3]),
        .Q(input_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[8]),
        .Q(input_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[9]),
        .Q(input_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[10]),
        .Q(input_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[11]),
        .Q(input_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[12]),
        .Q(input_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[13]),
        .Q(input_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[14]),
        .Q(input_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[15]),
        .Q(input_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[16]),
        .Q(input_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[17]),
        .Q(input_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[4]),
        .Q(input_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[18]),
        .Q(input_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[19]),
        .Q(input_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[20]),
        .Q(input_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[21]),
        .Q(input_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[22]),
        .Q(input_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[23]),
        .Q(input_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[24]),
        .Q(input_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[25]),
        .Q(input_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[26]),
        .Q(input_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[27]),
        .Q(input_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[5]),
        .Q(input_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[28]),
        .Q(input_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[29]),
        .Q(input_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[30]),
        .Q(input_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(int_input_r_reg0[31]),
        .Q(input_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[6]),
        .Q(input_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[7]),
        .Q(input_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[8]),
        .Q(input_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(int_input_r_reg06_out[9]),
        .Q(input_r[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(gmem_0_BVALID),
        .I3(Q[1]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr7_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(gmem_0_BVALID),
        .I4(Q[1]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[0]_i_1 
       (.I0(output_r[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_output_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[10]_i_1 
       (.I0(output_r[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_output_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[11]_i_1 
       (.I0(output_r[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_output_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[12]_i_1 
       (.I0(output_r[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_output_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[13]_i_1 
       (.I0(output_r[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_output_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[14]_i_1 
       (.I0(output_r[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_output_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[15]_i_1 
       (.I0(output_r[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_output_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[16]_i_1 
       (.I0(output_r[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_output_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[17]_i_1 
       (.I0(output_r[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_output_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[18]_i_1 
       (.I0(output_r[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_output_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[19]_i_1 
       (.I0(output_r[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_output_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[1]_i_1 
       (.I0(output_r[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_output_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[20]_i_1 
       (.I0(output_r[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_output_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[21]_i_1 
       (.I0(output_r[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_output_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[22]_i_1 
       (.I0(output_r[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_output_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[23]_i_1 
       (.I0(output_r[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_output_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[24]_i_1 
       (.I0(output_r[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_output_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[25]_i_1 
       (.I0(output_r[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_output_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[26]_i_1 
       (.I0(output_r[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_output_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[27]_i_1 
       (.I0(output_r[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_output_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[28]_i_1 
       (.I0(output_r[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_output_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[29]_i_1 
       (.I0(output_r[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_output_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[2]_i_1 
       (.I0(output_r[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_output_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[30]_i_1 
       (.I0(output_r[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_output_r_reg01_out[30]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_output_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_output_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[31]_i_2 
       (.I0(output_r[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_output_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[32]_i_1 
       (.I0(output_r[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_output_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[33]_i_1 
       (.I0(output_r[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_output_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[34]_i_1 
       (.I0(output_r[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_output_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[35]_i_1 
       (.I0(output_r[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_output_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[36]_i_1 
       (.I0(output_r[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_output_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[37]_i_1 
       (.I0(output_r[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_output_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[38]_i_1 
       (.I0(output_r[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_output_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[39]_i_1 
       (.I0(output_r[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_output_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[3]_i_1 
       (.I0(output_r[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_output_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[40]_i_1 
       (.I0(output_r[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_output_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[41]_i_1 
       (.I0(output_r[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_output_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[42]_i_1 
       (.I0(output_r[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_output_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[43]_i_1 
       (.I0(output_r[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_output_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[44]_i_1 
       (.I0(output_r[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_output_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[45]_i_1 
       (.I0(output_r[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_output_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[46]_i_1 
       (.I0(output_r[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_output_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[47]_i_1 
       (.I0(output_r[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_output_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[48]_i_1 
       (.I0(output_r[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_output_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[49]_i_1 
       (.I0(output_r[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_output_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[4]_i_1 
       (.I0(output_r[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_output_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[50]_i_1 
       (.I0(output_r[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_output_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[51]_i_1 
       (.I0(output_r[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_output_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[52]_i_1 
       (.I0(output_r[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_output_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[53]_i_1 
       (.I0(output_r[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_output_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[54]_i_1 
       (.I0(output_r[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_output_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[55]_i_1 
       (.I0(output_r[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_output_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[56]_i_1 
       (.I0(output_r[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_output_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[57]_i_1 
       (.I0(output_r[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_output_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[58]_i_1 
       (.I0(output_r[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_output_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[59]_i_1 
       (.I0(output_r[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_output_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[5]_i_1 
       (.I0(output_r[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_output_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[60]_i_1 
       (.I0(output_r[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_output_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[61]_i_1 
       (.I0(output_r[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_output_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[62]_i_1 
       (.I0(output_r[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_output_r_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_output_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_output_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[63]_i_2 
       (.I0(output_r[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_output_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[6]_i_1 
       (.I0(output_r[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_output_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[7]_i_1 
       (.I0(output_r[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_output_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[8]_i_1 
       (.I0(output_r[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_output_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_output_r[9]_i_1 
       (.I0(output_r[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_output_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[0]),
        .Q(output_r[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[10]),
        .Q(output_r[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[11]),
        .Q(output_r[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[12]),
        .Q(output_r[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[13]),
        .Q(output_r[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[14]),
        .Q(output_r[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[15]),
        .Q(output_r[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[16]),
        .Q(output_r[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[17]),
        .Q(output_r[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[18]),
        .Q(output_r[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[19]),
        .Q(output_r[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[1]),
        .Q(output_r[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[20]),
        .Q(output_r[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[21]),
        .Q(output_r[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[22]),
        .Q(output_r[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[23]),
        .Q(output_r[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[24]),
        .Q(output_r[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[25]),
        .Q(output_r[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[26]),
        .Q(output_r[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[27]),
        .Q(output_r[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[28]),
        .Q(output_r[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[29]),
        .Q(output_r[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[2]),
        .Q(output_r[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[30]),
        .Q(output_r[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[31]),
        .Q(output_r[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[0]),
        .Q(output_r[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[1]),
        .Q(output_r[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[2]),
        .Q(output_r[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[3]),
        .Q(output_r[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[4]),
        .Q(output_r[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[5]),
        .Q(output_r[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[6]),
        .Q(output_r[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[7]),
        .Q(output_r[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[3]),
        .Q(output_r[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[8]),
        .Q(output_r[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[9]),
        .Q(output_r[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[10]),
        .Q(output_r[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[11]),
        .Q(output_r[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[12]),
        .Q(output_r[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[13]),
        .Q(output_r[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[14]),
        .Q(output_r[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[15]),
        .Q(output_r[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[16]),
        .Q(output_r[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[17]),
        .Q(output_r[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[4]),
        .Q(output_r[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[18]),
        .Q(output_r[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[19]),
        .Q(output_r[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[20]),
        .Q(output_r[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[21]),
        .Q(output_r[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[22]),
        .Q(output_r[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[23]),
        .Q(output_r[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[24]),
        .Q(output_r[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[25]),
        .Q(output_r[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[26]),
        .Q(output_r[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[27]),
        .Q(output_r[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[5]),
        .Q(output_r[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[28]),
        .Q(output_r[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[29]),
        .Q(output_r[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[30]),
        .Q(output_r[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_output_r[63]_i_1_n_0 ),
        .D(int_output_r_reg0[31]),
        .Q(output_r[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[6]),
        .Q(output_r[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[7]),
        .Q(output_r[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[8]),
        .Q(output_r[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_r[31]_i_1_n_0 ),
        .D(int_output_r_reg01_out[9]),
        .Q(output_r[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_0),
        .I2(s_axi_control_ARADDR[3]),
        .I3(ar_hs),
        .I4(int_task_ap_done_i_4_n_0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h04FF040004000400)) 
    int_task_ap_done_i_2
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_6_in[2]),
        .I3(auto_restart_status_reg_n_0),
        .I4(gmem_0_BVALID),
        .I5(Q[1]),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h01)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_4
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[0]_i_1 
       (.I0(weights[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_weights_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[10]_i_1 
       (.I0(weights[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_weights_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[11]_i_1 
       (.I0(weights[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_weights_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[12]_i_1 
       (.I0(weights[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_weights_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[13]_i_1 
       (.I0(weights[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_weights_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[14]_i_1 
       (.I0(weights[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_weights_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[15]_i_1 
       (.I0(weights[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_weights_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[16]_i_1 
       (.I0(weights[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_weights_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[17]_i_1 
       (.I0(weights[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_weights_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[18]_i_1 
       (.I0(weights[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_weights_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[19]_i_1 
       (.I0(weights[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_weights_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[1]_i_1 
       (.I0(weights[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_weights_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[20]_i_1 
       (.I0(weights[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_weights_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[21]_i_1 
       (.I0(weights[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_weights_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[22]_i_1 
       (.I0(weights[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_weights_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[23]_i_1 
       (.I0(weights[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_weights_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[24]_i_1 
       (.I0(weights[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_weights_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[25]_i_1 
       (.I0(weights[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_weights_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[26]_i_1 
       (.I0(weights[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_weights_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[27]_i_1 
       (.I0(weights[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_weights_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[28]_i_1 
       (.I0(weights[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_weights_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[29]_i_1 
       (.I0(weights[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_weights_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[2]_i_1 
       (.I0(weights[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_weights_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[30]_i_1 
       (.I0(weights[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_weights_reg03_out[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_weights[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_weights[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[31]_i_2 
       (.I0(weights[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_weights_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[32]_i_1 
       (.I0(weights[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_weights_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[33]_i_1 
       (.I0(weights[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_weights_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[34]_i_1 
       (.I0(weights[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_weights_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[35]_i_1 
       (.I0(weights[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_weights_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[36]_i_1 
       (.I0(weights[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_weights_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[37]_i_1 
       (.I0(weights[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_weights_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[38]_i_1 
       (.I0(weights[38]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_weights_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[39]_i_1 
       (.I0(weights[39]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_weights_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[3]_i_1 
       (.I0(weights[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_weights_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[40]_i_1 
       (.I0(weights[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_weights_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[41]_i_1 
       (.I0(weights[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_weights_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[42]_i_1 
       (.I0(weights[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_weights_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[43]_i_1 
       (.I0(weights[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_weights_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[44]_i_1 
       (.I0(weights[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_weights_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[45]_i_1 
       (.I0(weights[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_weights_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[46]_i_1 
       (.I0(weights[46]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_weights_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[47]_i_1 
       (.I0(weights[47]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_weights_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[48]_i_1 
       (.I0(weights[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_weights_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[49]_i_1 
       (.I0(weights[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_weights_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[4]_i_1 
       (.I0(weights[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_weights_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[50]_i_1 
       (.I0(weights[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_weights_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[51]_i_1 
       (.I0(weights[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_weights_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[52]_i_1 
       (.I0(weights[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_weights_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[53]_i_1 
       (.I0(weights[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_weights_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[54]_i_1 
       (.I0(weights[54]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_weights_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[55]_i_1 
       (.I0(weights[55]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_weights_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[56]_i_1 
       (.I0(weights[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_weights_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[57]_i_1 
       (.I0(weights[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_weights_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[58]_i_1 
       (.I0(weights[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_weights_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[59]_i_1 
       (.I0(weights[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_weights_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[5]_i_1 
       (.I0(weights[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_weights_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[60]_i_1 
       (.I0(weights[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_weights_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[61]_i_1 
       (.I0(weights[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_weights_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[62]_i_1 
       (.I0(weights[62]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_weights_reg0[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_weights[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_weights[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[63]_i_2 
       (.I0(weights[63]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_weights_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[6]_i_1 
       (.I0(weights[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_weights_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[7]_i_1 
       (.I0(weights[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_weights_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[8]_i_1 
       (.I0(weights[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_weights_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_weights[9]_i_1 
       (.I0(weights[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_weights_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[0] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[0]),
        .Q(weights[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[10] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[10]),
        .Q(weights[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[11] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[11]),
        .Q(weights[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[12] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[12]),
        .Q(weights[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[13] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[13]),
        .Q(weights[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[14] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[14]),
        .Q(weights[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[15] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[15]),
        .Q(weights[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[16] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[16]),
        .Q(weights[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[17] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[17]),
        .Q(weights[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[18] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[18]),
        .Q(weights[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[19] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[19]),
        .Q(weights[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[1] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[1]),
        .Q(weights[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[20] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[20]),
        .Q(weights[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[21] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[21]),
        .Q(weights[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[22] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[22]),
        .Q(weights[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[23] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[23]),
        .Q(weights[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[24] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[24]),
        .Q(weights[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[25] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[25]),
        .Q(weights[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[26] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[26]),
        .Q(weights[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[27] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[27]),
        .Q(weights[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[28] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[28]),
        .Q(weights[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[29] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[29]),
        .Q(weights[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[2] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[2]),
        .Q(weights[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[30] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[30]),
        .Q(weights[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[31] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[31]),
        .Q(weights[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[32] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[0]),
        .Q(weights[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[33] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[1]),
        .Q(weights[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[34] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[2]),
        .Q(weights[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[35] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[3]),
        .Q(weights[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[36] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[4]),
        .Q(weights[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[37] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[5]),
        .Q(weights[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[38] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[6]),
        .Q(weights[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[39] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[7]),
        .Q(weights[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[3] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[3]),
        .Q(weights[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[40] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[8]),
        .Q(weights[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[41] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[9]),
        .Q(weights[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[42] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[10]),
        .Q(weights[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[43] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[11]),
        .Q(weights[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[44] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[12]),
        .Q(weights[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[45] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[13]),
        .Q(weights[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[46] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[14]),
        .Q(weights[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[47] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[15]),
        .Q(weights[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[48] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[16]),
        .Q(weights[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[49] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[17]),
        .Q(weights[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[4] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[4]),
        .Q(weights[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[50] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[18]),
        .Q(weights[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[51] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[19]),
        .Q(weights[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[52] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[20]),
        .Q(weights[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[53] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[21]),
        .Q(weights[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[54] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[22]),
        .Q(weights[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[55] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[23]),
        .Q(weights[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[56] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[24]),
        .Q(weights[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[57] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[25]),
        .Q(weights[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[58] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[26]),
        .Q(weights[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[59] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[27]),
        .Q(weights[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[5] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[5]),
        .Q(weights[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[60] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[28]),
        .Q(weights[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[61] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[29]),
        .Q(weights[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[62] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[30]),
        .Q(weights[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[63] 
       (.C(ap_clk),
        .CE(\int_weights[63]_i_1_n_0 ),
        .D(int_weights_reg0[31]),
        .Q(weights[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[6] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[6]),
        .Q(weights[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[7] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[7]),
        .Q(weights[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[8] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[8]),
        .Q(weights[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_weights_reg[9] 
       (.C(ap_clk),
        .CE(\int_weights[31]_i_1_n_0 ),
        .D(int_weights_reg03_out[9]),
        .Q(weights[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF05040004)) 
    \rdata[0]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(input_r[32]),
        .I5(\rdata[0]_i_4_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(output_r[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7351624000000000)) 
    \rdata[0]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(output_r[32]),
        .I3(weights[0]),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(weights[32]),
        .I3(input_r[0]),
        .I4(ap_start),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(\rdata[10]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[10]_i_2 
       (.I0(input_r[42]),
        .I1(weights[10]),
        .I2(output_r[42]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[10]_i_3 
       (.I0(input_r[10]),
        .I1(weights[42]),
        .I2(output_r[10]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(\rdata[11]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[11]_i_2 
       (.I0(input_r[43]),
        .I1(weights[11]),
        .I2(output_r[43]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[11]_i_3 
       (.I0(input_r[11]),
        .I1(weights[43]),
        .I2(output_r[11]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(\rdata[12]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[12]_i_2 
       (.I0(input_r[44]),
        .I1(weights[12]),
        .I2(output_r[44]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[12]_i_3 
       (.I0(input_r[12]),
        .I1(weights[44]),
        .I2(output_r[12]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(\rdata[13]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[13]_i_2 
       (.I0(input_r[45]),
        .I1(weights[13]),
        .I2(output_r[45]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[13]_i_3 
       (.I0(input_r[13]),
        .I1(weights[45]),
        .I2(output_r[13]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(\rdata[14]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[14]_i_2 
       (.I0(input_r[46]),
        .I1(weights[14]),
        .I2(output_r[46]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[14]_i_3 
       (.I0(input_r[14]),
        .I1(weights[46]),
        .I2(output_r[14]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(\rdata[15]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[15]_i_2 
       (.I0(input_r[47]),
        .I1(weights[15]),
        .I2(output_r[47]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[15]_i_3 
       (.I0(input_r[15]),
        .I1(weights[47]),
        .I2(output_r[15]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(\rdata[16]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[16]_i_2 
       (.I0(input_r[48]),
        .I1(weights[16]),
        .I2(output_r[48]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[16]_i_3 
       (.I0(input_r[16]),
        .I1(weights[48]),
        .I2(output_r[16]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(\rdata[17]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[17]_i_2 
       (.I0(input_r[49]),
        .I1(weights[17]),
        .I2(output_r[49]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[17]_i_3 
       (.I0(input_r[17]),
        .I1(weights[49]),
        .I2(output_r[17]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(\rdata[18]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[18]_i_2 
       (.I0(input_r[50]),
        .I1(weights[18]),
        .I2(output_r[50]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[18]_i_3 
       (.I0(input_r[18]),
        .I1(weights[50]),
        .I2(output_r[18]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(\rdata[19]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[19]_i_2 
       (.I0(input_r[51]),
        .I1(weights[19]),
        .I2(output_r[51]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[19]_i_3 
       (.I0(input_r[19]),
        .I1(weights[51]),
        .I2(output_r[19]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0AAAAC0C0AAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(input_r[33]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAEEAAAAAAAA)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(p_0_in),
        .I2(output_r[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[1]_i_4 
       (.I0(\int_isr_reg_n_0_[1] ),
        .I1(weights[1]),
        .I2(output_r[33]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000073516240)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(weights[33]),
        .I3(input_r[1]),
        .I4(int_task_ap_done__0),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(\rdata[20]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[20]_i_2 
       (.I0(input_r[52]),
        .I1(weights[20]),
        .I2(output_r[52]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[20]_i_3 
       (.I0(input_r[20]),
        .I1(weights[52]),
        .I2(output_r[20]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(\rdata[21]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[21]_i_2 
       (.I0(input_r[53]),
        .I1(weights[21]),
        .I2(output_r[53]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[21]_i_3 
       (.I0(input_r[21]),
        .I1(weights[53]),
        .I2(output_r[21]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(\rdata[22]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[22]_i_2 
       (.I0(input_r[54]),
        .I1(weights[22]),
        .I2(output_r[54]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[22]_i_3 
       (.I0(input_r[22]),
        .I1(weights[54]),
        .I2(output_r[22]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(\rdata[23]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[23]_i_2 
       (.I0(input_r[55]),
        .I1(weights[23]),
        .I2(output_r[55]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[23]_i_3 
       (.I0(input_r[23]),
        .I1(weights[55]),
        .I2(output_r[23]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(\rdata[24]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[24]_i_2 
       (.I0(input_r[56]),
        .I1(weights[24]),
        .I2(output_r[56]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[24]_i_3 
       (.I0(input_r[24]),
        .I1(weights[56]),
        .I2(output_r[24]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(\rdata[25]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[25]_i_2 
       (.I0(input_r[57]),
        .I1(weights[25]),
        .I2(output_r[57]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[25]_i_3 
       (.I0(input_r[25]),
        .I1(weights[57]),
        .I2(output_r[25]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(\rdata[26]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[26]_i_2 
       (.I0(input_r[58]),
        .I1(weights[26]),
        .I2(output_r[58]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[26]_i_3 
       (.I0(input_r[26]),
        .I1(weights[58]),
        .I2(output_r[26]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(\rdata[27]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[27]_i_2 
       (.I0(input_r[59]),
        .I1(weights[27]),
        .I2(output_r[59]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[27]_i_3 
       (.I0(input_r[27]),
        .I1(weights[59]),
        .I2(output_r[27]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(\rdata[28]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[28]_i_2 
       (.I0(input_r[60]),
        .I1(weights[28]),
        .I2(output_r[60]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[28]_i_3 
       (.I0(input_r[28]),
        .I1(weights[60]),
        .I2(output_r[28]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(\rdata[29]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[29]_i_2 
       (.I0(input_r[61]),
        .I1(weights[29]),
        .I2(output_r[61]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[29]_i_3 
       (.I0(input_r[29]),
        .I1(weights[61]),
        .I2(output_r[29]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(output_r[2]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[2]_i_2 
       (.I0(p_6_in[2]),
        .I1(input_r[2]),
        .I2(weights[34]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[2]_i_3 
       (.I0(input_r[34]),
        .I1(weights[2]),
        .I2(output_r[34]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(\rdata[30]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[30]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[30]_i_2 
       (.I0(input_r[62]),
        .I1(weights[30]),
        .I2(output_r[62]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[30]_i_3 
       (.I0(input_r[30]),
        .I1(weights[62]),
        .I2(output_r[30]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[31]_i_2 
       (.I0(\rdata[31]_i_3_n_0 ),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[31]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[31]_i_3 
       (.I0(input_r[63]),
        .I1(weights[31]),
        .I2(output_r[63]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[31]_i_4 
       (.I0(input_r[31]),
        .I1(weights[63]),
        .I2(output_r[31]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(output_r[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[3]_i_2 
       (.I0(int_ap_ready__0),
        .I1(input_r[3]),
        .I2(weights[35]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[3]_i_3 
       (.I0(input_r[35]),
        .I1(weights[3]),
        .I2(output_r[35]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[4]_i_2 
       (.I0(input_r[36]),
        .I1(weights[4]),
        .I2(output_r[36]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[4]_i_3 
       (.I0(input_r[4]),
        .I1(weights[36]),
        .I2(output_r[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[5]_i_2 
       (.I0(input_r[37]),
        .I1(weights[5]),
        .I2(output_r[37]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[5]_i_3 
       (.I0(input_r[5]),
        .I1(weights[37]),
        .I2(output_r[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[6]_i_2 
       (.I0(input_r[38]),
        .I1(weights[6]),
        .I2(output_r[38]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[6]_i_3 
       (.I0(input_r[6]),
        .I1(weights[38]),
        .I2(output_r[6]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(output_r[7]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[7]_i_2 
       (.I0(p_6_in[7]),
        .I1(input_r[7]),
        .I2(weights[39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[7]_i_3 
       (.I0(input_r[39]),
        .I1(weights[7]),
        .I2(output_r[39]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(\rdata[8]_i_3_n_0 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[2]),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[8]_i_2 
       (.I0(input_r[40]),
        .I1(weights[8]),
        .I2(output_r[40]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F0000000CCAA00)) 
    \rdata[8]_i_3 
       (.I0(input_r[8]),
        .I1(weights[40]),
        .I2(output_r[8]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4440000F444)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(\rdata[9]_i_3_n_0 ),
        .I2(\rdata[9]_i_4_n_0 ),
        .I3(output_r[9]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[9]_i_5_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \rdata[9]_i_3 
       (.I0(interrupt),
        .I1(input_r[9]),
        .I2(weights[41]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \rdata[9]_i_4 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00F0CC000000AA00)) 
    \rdata[9]_i_5 
       (.I0(input_r[41]),
        .I1(weights[9]),
        .I2(output_r[41]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_5_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_2_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_flow_control_loop_pipe_sequential_init
   (grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg,
    \h_fu_118_reg[4] ,
    SR,
    E,
    ap_enable_reg_pp0_iter0_reg_reg,
    icmp_ln26_fu_270_p2,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    \ap_CS_fsm_reg[0] ,
    D,
    \oc_fu_122_reg[4] ,
    ap_enable_reg_pp0_iter0_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg,
    \w_reg_164_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_loop_init_int_reg_0,
    \empty_reg_886_reg[0] ,
    \gmem_addr_1_reg_905_reg[63] ,
    \oc_fu_122_reg[5] ,
    ap_rst_n,
    ap_loop_init_int_reg_1,
    ap_block_pp0_stage15_subdone_grp21_done_reg,
    ap_loop_init_int_reg_2,
    ap_block_pp0_stage15_subdone_grp22_done_reg,
    ap_loop_init_int_reg_3,
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_2_0,
    ap_enable_reg_pp0_iter1,
    gmem_0_WREADY);
  output [1:0]grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg;
  output \h_fu_118_reg[4] ;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  output icmp_ln26_fu_270_p2;
  output [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  output \ap_CS_fsm_reg[0] ;
  output [60:0]D;
  output [5:0]\oc_fu_122_reg[4] ;
  output ap_enable_reg_pp0_iter0_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]Q;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg;
  input [5:0]\w_reg_164_reg[0] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]ap_loop_init_int_reg_0;
  input \empty_reg_886_reg[0] ;
  input [60:0]\gmem_addr_1_reg_905_reg[63] ;
  input [5:0]\oc_fu_122_reg[5] ;
  input ap_rst_n;
  input ap_loop_init_int_reg_1;
  input ap_block_pp0_stage15_subdone_grp21_done_reg;
  input ap_loop_init_int_reg_2;
  input ap_block_pp0_stage15_subdone_grp22_done_reg;
  input ap_loop_init_int_reg_3;
  input ap_block_pp0_stage15_subdone_grp22_done_reg_i_2_0;
  input ap_enable_reg_pp0_iter1;
  input gmem_0_WREADY;

  wire [60:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage15_11001_grp33;
  wire ap_block_pp0_stage15_subdone_grp21_done_reg;
  wire ap_block_pp0_stage15_subdone_grp22_done_reg;
  wire ap_block_pp0_stage15_subdone_grp22_done_reg_i_2_0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg;
  wire [0:0]ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter0_reg_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire [1:0]ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sig_allocacmp_oc_11;
  wire \empty_reg_886_reg[0] ;
  wire gmem_0_WREADY;
  wire \gmem_addr_1_reg_905[10]_i_2_n_0 ;
  wire \gmem_addr_1_reg_905[10]_i_3_n_0 ;
  wire \gmem_addr_1_reg_905[6]_i_2_n_0 ;
  wire \gmem_addr_1_reg_905[6]_i_3_n_0 ;
  wire \gmem_addr_1_reg_905[6]_i_4_n_0 ;
  wire \gmem_addr_1_reg_905_reg[10]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[10]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[10]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[10]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[14]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[14]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[14]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[14]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[18]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[18]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[18]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[18]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[22]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[22]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[22]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[22]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[26]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[26]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[26]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[26]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[30]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[30]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[30]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[30]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[34]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[34]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[34]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[34]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[38]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[38]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[38]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[38]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[42]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[42]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[42]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[42]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[46]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[46]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[46]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[46]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[50]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[50]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[50]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[50]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[54]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[54]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[54]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[54]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[58]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[58]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[58]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[58]_i_1_n_3 ;
  wire \gmem_addr_1_reg_905_reg[62]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[62]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[62]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[62]_i_1_n_3 ;
  wire [60:0]\gmem_addr_1_reg_905_reg[63] ;
  wire \gmem_addr_1_reg_905_reg[6]_i_1_n_0 ;
  wire \gmem_addr_1_reg_905_reg[6]_i_1_n_1 ;
  wire \gmem_addr_1_reg_905_reg[6]_i_1_n_2 ;
  wire \gmem_addr_1_reg_905_reg[6]_i_1_n_3 ;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg;
  wire [1:0]grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg;
  wire \h_fu_118_reg[4] ;
  wire icmp_ln26_fu_270_p2;
  wire \icmp_ln26_reg_877[0]_i_3_n_0 ;
  wire \oc_fu_122[5]_i_4_n_0 ;
  wire [5:0]\oc_fu_122_reg[4] ;
  wire [5:0]\oc_fu_122_reg[5] ;
  wire [5:0]\w_reg_164_reg[0] ;
  wire [3:0]\NLW_gmem_addr_1_reg_905_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_905_reg[63]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_done_reg1),
        .I1(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[30]_i_2 
       (.I0(\w_reg_164_reg[0] [4]),
        .I1(\w_reg_164_reg[0] [5]),
        .I2(\w_reg_164_reg[0] [2]),
        .I3(\w_reg_164_reg[0] [3]),
        .I4(\w_reg_164_reg[0] [1]),
        .I5(\w_reg_164_reg[0] [0]),
        .O(\h_fu_118_reg[4] ));
  LUT6 #(
    .INIT(64'hF888F8F8F888F888)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\h_fu_118_reg[4] ),
        .I2(Q[2]),
        .I3(ap_done_reg1),
        .I4(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I5(ap_done_cache),
        .O(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF20AA2020)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .I2(ap_loop_init_int_reg_2),
        .I3(ap_block_pp0_stage15_subdone_grp22_done_reg),
        .I4(ap_loop_init_int_reg_3),
        .I5(ap_block_pp0_stage15_11001_grp33),
        .O(ap_enable_reg_pp0_iter0_reg_reg_1));
  LUT3 #(
    .INIT(8'h04)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_5
       (.I0(ap_block_pp0_stage15_subdone_grp22_done_reg_i_2_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_WREADY),
        .O(ap_block_pp0_stage15_11001_grp33));
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1
       (.I0(ap_done_reg1),
        .I1(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    ap_done_cache_i_2
       (.I0(ap_loop_init_int_reg_1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[1]),
        .I3(ap_enable_reg_pp0_iter0_reg_reg_1),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBBBBBF3BBBBBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int_reg_1),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(ap_enable_reg_pp0_iter0_reg_reg_1),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \empty_reg_886[4]_i_1 
       (.I0(ap_loop_init_int_reg_0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(\empty_reg_886_reg[0] ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \gmem_addr_1_reg_905[10]_i_2 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [4]),
        .I4(\gmem_addr_1_reg_905_reg[63] [5]),
        .O(\gmem_addr_1_reg_905[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \gmem_addr_1_reg_905[10]_i_3 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [3]),
        .I4(\gmem_addr_1_reg_905_reg[63] [4]),
        .O(\gmem_addr_1_reg_905[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \gmem_addr_1_reg_905[6]_i_2 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [2]),
        .I4(\gmem_addr_1_reg_905_reg[63] [3]),
        .O(\gmem_addr_1_reg_905[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \gmem_addr_1_reg_905[6]_i_3 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [1]),
        .I4(\gmem_addr_1_reg_905_reg[63] [2]),
        .O(\gmem_addr_1_reg_905[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80FF7F00)) 
    \gmem_addr_1_reg_905[6]_i_4 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [0]),
        .I4(\gmem_addr_1_reg_905_reg[63] [1]),
        .O(\gmem_addr_1_reg_905[6]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[10]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[10]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[10]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[10]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem_addr_1_reg_905_reg[63] [5:4]}),
        .O(D[7:4]),
        .S({\gmem_addr_1_reg_905_reg[63] [7:6],\gmem_addr_1_reg_905[10]_i_2_n_0 ,\gmem_addr_1_reg_905[10]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[14]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[14]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[14]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[14]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[11:8]),
        .S(\gmem_addr_1_reg_905_reg[63] [11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[18]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[18]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[18]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[18]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[15:12]),
        .S(\gmem_addr_1_reg_905_reg[63] [15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[22]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[22]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[22]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[22]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[19:16]),
        .S(\gmem_addr_1_reg_905_reg[63] [19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[26]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[26]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[26]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[26]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[23:20]),
        .S(\gmem_addr_1_reg_905_reg[63] [23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[30]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[30]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[30]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[27:24]),
        .S(\gmem_addr_1_reg_905_reg[63] [27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[34]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[34]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[34]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[34]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[31:28]),
        .S(\gmem_addr_1_reg_905_reg[63] [31:28]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[38]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[38]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[38]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[38]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[35:32]),
        .S(\gmem_addr_1_reg_905_reg[63] [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[42]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[42]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[42]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[42]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[39:36]),
        .S(\gmem_addr_1_reg_905_reg[63] [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[46]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[46]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[46]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[46]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[43:40]),
        .S(\gmem_addr_1_reg_905_reg[63] [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[50]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[50]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[50]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[50]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[47:44]),
        .S(\gmem_addr_1_reg_905_reg[63] [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[54]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[54]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[54]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[54]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[51:48]),
        .S(\gmem_addr_1_reg_905_reg[63] [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[58]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[58]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[58]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[58]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[55:52]),
        .S(\gmem_addr_1_reg_905_reg[63] [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[62]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[58]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_905_reg[62]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[62]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[62]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[59:56]),
        .S(\gmem_addr_1_reg_905_reg[63] [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[63]_i_1 
       (.CI(\gmem_addr_1_reg_905_reg[62]_i_1_n_0 ),
        .CO(\NLW_gmem_addr_1_reg_905_reg[63]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_905_reg[63]_i_1_O_UNCONNECTED [3:1],D[60]}),
        .S({1'b0,1'b0,1'b0,\gmem_addr_1_reg_905_reg[63] [60]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_905_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_905_reg[6]_i_1_n_0 ,\gmem_addr_1_reg_905_reg[6]_i_1_n_1 ,\gmem_addr_1_reg_905_reg[6]_i_1_n_2 ,\gmem_addr_1_reg_905_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_905_reg[63] [3:1],1'b0}),
        .O(D[3:0]),
        .S({\gmem_addr_1_reg_905[6]_i_2_n_0 ,\gmem_addr_1_reg_905[6]_i_3_n_0 ,\gmem_addr_1_reg_905[6]_i_4_n_0 ,\gmem_addr_1_reg_905_reg[63] [0]}));
  LUT5 #(
    .INIT(32'h0000CCCD)) 
    \icmp_ln26_reg_877[0]_i_2 
       (.I0(\oc_fu_122_reg[5] [4]),
        .I1(ap_sig_allocacmp_oc_11),
        .I2(\oc_fu_122_reg[5] [2]),
        .I3(\oc_fu_122_reg[5] [3]),
        .I4(\icmp_ln26_reg_877[0]_i_3_n_0 ),
        .O(icmp_ln26_fu_270_p2));
  LUT6 #(
    .INIT(64'hFEEEEEEEFFFFFFFF)) 
    \icmp_ln26_reg_877[0]_i_3 
       (.I0(\oc_fu_122_reg[5] [1]),
        .I1(\oc_fu_122_reg[5] [0]),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I5(\oc_fu_122_reg[5] [5]),
        .O(\icmp_ln26_reg_877[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \oc_fu_122[0]_i_1 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(\oc_fu_122_reg[5] [0]),
        .O(\oc_fu_122_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h15552AAA)) 
    \oc_fu_122[1]_i_1 
       (.I0(\oc_fu_122_reg[5] [0]),
        .I1(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(\oc_fu_122_reg[5] [1]),
        .O(\oc_fu_122_reg[4] [1]));
  LUT6 #(
    .INIT(64'h0777777708888888)) 
    \oc_fu_122[2]_i_1 
       (.I0(\oc_fu_122_reg[5] [0]),
        .I1(\oc_fu_122_reg[5] [1]),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(\oc_fu_122_reg[5] [2]),
        .O(\oc_fu_122_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    \oc_fu_122[3]_i_1 
       (.I0(\oc_fu_122_reg[5] [1]),
        .I1(\oc_fu_122_reg[5] [0]),
        .I2(\oc_fu_122_reg[5] [2]),
        .I3(ap_sig_allocacmp_oc_11),
        .I4(\oc_fu_122_reg[5] [3]),
        .O(\oc_fu_122_reg[4] [3]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \oc_fu_122[4]_i_1 
       (.I0(\oc_fu_122_reg[5] [2]),
        .I1(\oc_fu_122_reg[5] [0]),
        .I2(\oc_fu_122_reg[5] [1]),
        .I3(\oc_fu_122_reg[5] [3]),
        .I4(ap_sig_allocacmp_oc_11),
        .I5(\oc_fu_122_reg[5] [4]),
        .O(\oc_fu_122_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \oc_fu_122[4]_i_2 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_oc_11));
  LUT6 #(
    .INIT(64'hF010000000000000)) 
    \oc_fu_122[5]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(icmp_ln26_fu_270_p2),
        .I4(\empty_reg_886_reg[0] ),
        .I5(ap_loop_init_int),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \oc_fu_122[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(icmp_ln26_fu_270_p2),
        .I4(\empty_reg_886_reg[0] ),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'h0777777708888888)) 
    \oc_fu_122[5]_i_3 
       (.I0(\oc_fu_122[5]_i_4_n_0 ),
        .I1(\oc_fu_122_reg[5] [4]),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(\oc_fu_122_reg[5] [5]),
        .O(\oc_fu_122_reg[4] [5]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \oc_fu_122[5]_i_4 
       (.I0(\oc_fu_122_reg[5] [3]),
        .I1(\oc_fu_122_reg[5] [1]),
        .I2(ap_sig_allocacmp_oc_11),
        .I3(\oc_fu_122_reg[5] [0]),
        .I4(\oc_fu_122_reg[5] [2]),
        .O(\oc_fu_122[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00A2AAAA00000000)) 
    \w_reg_164[5]_i_1 
       (.I0(Q[0]),
        .I1(ap_done_cache),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(\h_fu_118_reg[4] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \w_reg_164[5]_i_2 
       (.I0(Q[2]),
        .I1(ap_done_reg1),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(ap_done_cache),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi
   (ap_rst_n_inv,
    m_axi_gmem_ARADDR,
    gmem_0_WREADY,
    gmem_0_BVALID,
    gmem_0_ARREADY,
    gmem_0_RVALID,
    local_BUS_WVALID_reg,
    m_axi_gmem_WLAST,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg_0,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[25] ,
    m_axi_gmem_AWVALID,
    \ap_CS_fsm_reg[12] ,
    dout_vld_reg,
    \w_reg_164_reg[4] ,
    \bus_wide_gen.data_valid_reg ,
    \ap_CS_fsm_reg[19] ,
    full_n_reg,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_buf_reg[7] ,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_ARLEN,
    ap_clk,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID,
    Q,
    ap_rst_n,
    \mOutPtr[4]_i_3 ,
    \bus_wide_gen.data_buf_reg[31] ,
    push,
    m_axi_gmem_BVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \dout_reg[63] ,
    \dout_reg[62] ,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[59] ,
    \dout_reg[58] ,
    \dout_reg[57] ,
    \dout_reg[56] ,
    \dout_reg[55] ,
    \dout_reg[54] ,
    \dout_reg[53] ,
    \dout_reg[52] ,
    \dout_reg[51] ,
    \dout_reg[50] ,
    \dout_reg[49] ,
    \dout_reg[48] ,
    \dout_reg[47] ,
    \dout_reg[46] ,
    \dout_reg[45] ,
    \dout_reg[44] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[40] ,
    \dout_reg[39] ,
    \dout_reg[38] ,
    \dout_reg[37] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[33] ,
    \dout_reg[32] ,
    \dout_reg[31] ,
    \dout_reg[30] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[27] ,
    \dout_reg[26] ,
    \dout_reg[25] ,
    \dout_reg[24] ,
    \dout_reg[23] ,
    \dout_reg[22] ,
    \dout_reg[21] ,
    \dout_reg[20] ,
    \dout_reg[19] ,
    \dout_reg[18] ,
    \dout_reg[17] ,
    \dout_reg[16] ,
    \dout_reg[15] ,
    \dout_reg[14] ,
    \dout_reg[13] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[8] ,
    \dout_reg[7] ,
    \dout_reg[6] ,
    \dout_reg[5] ,
    \dout_reg[4] ,
    \dout_reg[3] ,
    \dout_reg[2] ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[1] ,
    \dout_reg[1]_0 ,
    gmem_addr_16_reg_848,
    \mem_reg[5][0]_srl6_i_2 ,
    \mem_reg[5][0]_srl6_i_2_0 ,
    \dout_reg[63]_0 ,
    \ap_CS_fsm_reg[2] ,
    ap_start,
    gmem_addr_15_reg_842,
    ap_CS_fsm_state18,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    gmem_addr_12_reg_824,
    gmem_addr_2_reg_764,
    gmem_addr_13_reg_830,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    \mem_reg[5][63]_srl6_i_1 ,
    ap_CS_fsm_state17,
    \mem_reg[5][63]_srl6_i_1_0 ,
    \mem_reg[5][63]_srl6_i_1_1 ,
    gmem_addr_9_reg_806,
    \mem_reg[5][63]_srl6_i_1_2 ,
    \mem_reg[5][63]_srl6_i_1_3 ,
    \mem_reg[5][63]_srl6_i_1_4 ,
    \mem_reg[5][63]_srl6_i_1_5 ,
    \mem_reg[5][63]_srl6_i_1_6 ,
    \mem_reg[5][63]_srl6_i_1_7 ,
    \mem_reg[5][63]_srl6_i_1_8 ,
    ap_block_pp0_stage9_subdone_grp9_done_reg_reg,
    \dout_reg[7]_0 );
  output ap_rst_n_inv;
  output [61:0]m_axi_gmem_ARADDR;
  output gmem_0_WREADY;
  output gmem_0_BVALID;
  output gmem_0_ARREADY;
  output gmem_0_RVALID;
  output local_BUS_WVALID_reg;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg_0;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[25] ;
  output m_axi_gmem_AWVALID;
  output \ap_CS_fsm_reg[12] ;
  output [21:0]dout_vld_reg;
  output \w_reg_164_reg[4] ;
  output \bus_wide_gen.data_valid_reg ;
  output \ap_CS_fsm_reg[19] ;
  output full_n_reg;
  output \bus_wide_gen.data_valid_reg_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  input [23:0]Q;
  input ap_rst_n;
  input \mOutPtr[4]_i_3 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input push;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input \dout_reg[63] ;
  input \dout_reg[62] ;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[59] ;
  input \dout_reg[58] ;
  input \dout_reg[57] ;
  input \dout_reg[56] ;
  input \dout_reg[55] ;
  input \dout_reg[54] ;
  input \dout_reg[53] ;
  input \dout_reg[52] ;
  input \dout_reg[51] ;
  input \dout_reg[50] ;
  input \dout_reg[49] ;
  input \dout_reg[48] ;
  input \dout_reg[47] ;
  input \dout_reg[46] ;
  input \dout_reg[45] ;
  input \dout_reg[44] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[40] ;
  input \dout_reg[39] ;
  input \dout_reg[38] ;
  input \dout_reg[37] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[33] ;
  input \dout_reg[32] ;
  input \dout_reg[31] ;
  input \dout_reg[30] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[27] ;
  input \dout_reg[26] ;
  input \dout_reg[25] ;
  input \dout_reg[24] ;
  input \dout_reg[23] ;
  input \dout_reg[22] ;
  input \dout_reg[21] ;
  input \dout_reg[20] ;
  input \dout_reg[19] ;
  input \dout_reg[18] ;
  input \dout_reg[17] ;
  input \dout_reg[16] ;
  input \dout_reg[15] ;
  input \dout_reg[14] ;
  input \dout_reg[13] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[8] ;
  input \dout_reg[7] ;
  input \dout_reg[6] ;
  input \dout_reg[5] ;
  input \dout_reg[4] ;
  input \dout_reg[3] ;
  input \dout_reg[2] ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[1] ;
  input \dout_reg[1]_0 ;
  input [1:0]gmem_addr_16_reg_848;
  input \mem_reg[5][0]_srl6_i_2 ;
  input \mem_reg[5][0]_srl6_i_2_0 ;
  input [63:0]\dout_reg[63]_0 ;
  input [5:0]\ap_CS_fsm_reg[2] ;
  input ap_start;
  input [63:0]gmem_addr_15_reg_842;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input [62:0]gmem_addr_12_reg_824;
  input [62:0]gmem_addr_2_reg_764;
  input [62:0]gmem_addr_13_reg_830;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input [61:0]\mem_reg[5][63]_srl6_i_1 ;
  input ap_CS_fsm_state17;
  input [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  input [61:0]gmem_addr_9_reg_806;
  input [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  input ap_block_pp0_stage9_subdone_grp9_done_reg_reg;
  input [7:0]\dout_reg[7]_0 ;

  wire [32:0]D;
  wire [23:0]Q;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire [5:0]\ap_CS_fsm_reg[2] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_block_pp0_stage9_subdone_grp9_done_reg_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire beat_valid;
  wire \buff_rdata/push ;
  wire \buff_wdata/pop ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_full_n_0 ;
  wire bus_write_n_12;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [65:0]\data_p1_reg[67] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire \dout_reg[62] ;
  wire \dout_reg[63] ;
  wire [63:0]\dout_reg[63]_0 ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire [7:0]\dout_reg[7]_0 ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire [21:0]dout_vld_reg;
  wire full_n_reg;
  wire gmem_0_ARREADY;
  wire gmem_0_BVALID;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire [62:0]gmem_addr_12_reg_824;
  wire [62:0]gmem_addr_13_reg_830;
  wire [63:0]gmem_addr_15_reg_842;
  wire [1:0]gmem_addr_16_reg_848;
  wire [62:0]gmem_addr_2_reg_764;
  wire [61:0]gmem_addr_9_reg_806;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire last_beat;
  wire load_unit_0_n_5;
  wire [3:0]local_BURST_AWLEN;
  wire local_BURST_AWVALID;
  wire local_BURST_RREADY;
  wire [3:0]local_BURST_WLEN;
  wire local_BURST_WREADY;
  wire local_BUS_WVALID_reg;
  wire [63:0]\local_CHN_ARADDR[0]_5 ;
  wire [17:17]\local_CHN_ARLEN[0]_0 ;
  wire local_CHN_ARREADY;
  wire [63:0]\local_CHN_AWADDR[0]_3 ;
  wire [17:14]\local_CHN_AWLEN[0]_4 ;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire [31:0]local_CHN_RDATA;
  wire [0:0]local_CHN_RLAST;
  wire local_CHN_RREADY;
  wire [31:0]\local_CHN_WDATA[0]_2 ;
  wire [3:0]\local_CHN_WSTRB[0]_1 ;
  wire local_CHN_WVALID;
  wire \mOutPtr[4]_i_3 ;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \mem_reg[5][0]_srl6_i_2 ;
  wire \mem_reg[5][0]_srl6_i_2_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  wire ost_resp_info;
  wire push;
  wire resp_valid;
  wire \rreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_0_n_3;
  wire store_unit_0_n_7;
  wire ursp_ready;
  wire \w_reg_164_reg[4] ;
  wire \wreq_burst_conv/burst_sequential/rs_req/load_p2 ;
  wire \wreq_throttle/p_4_in ;
  wire \wreq_throttle/rs_burst/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_read bus_read
       (.D(D),
        .DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(beat_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[0] (load_unit_0_n_5),
        .\data_p1_reg[32] ({last_beat,local_CHN_RDATA}),
        .\data_p2_reg[63] (\local_CHN_ARADDR[0]_5 ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .\local_CHN_ARLEN[0]_0 (\local_CHN_ARLEN[0]_0 ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_write bus_write
       (.E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\could_multi_bursts.burst_len_reg[3] (local_BURST_AWLEN),
        .\data_p1_reg[0] (store_unit_0_n_7),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (local_BURST_WLEN),
        .\data_p2_reg[3]_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\data_p2_reg[63] (\local_CHN_AWADDR[0]_3 ),
        .\data_p2_reg[81] ({\local_CHN_AWLEN[0]_4 [17],\local_CHN_AWLEN[0]_4 [14]}),
        .\dout_reg[0] (store_unit_0_n_3),
        .dout_vld_reg(bus_write_n_12),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .\local_BUS_WSTRB_reg[3] ({\local_CHN_WSTRB[0]_1 ,\local_CHN_WDATA[0]_2 }),
        .local_BUS_WVALID_reg(local_BUS_WVALID_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .ost_resp_info(ost_resp_info),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_load load_unit_0
       (.DIPADIP(local_CHN_RLAST),
        .E(\rreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q(Q[21:2]),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[4] (\w_reg_164_reg[4] ),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_block_pp0_stage9_subdone_grp9_done_reg_reg(ap_block_pp0_stage9_subdone_grp9_done_reg_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_0_RVALID),
        .\bus_wide_gen.data_valid_reg_1 (dout_vld_reg[20:3]),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_3 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[10] (\dout_reg[10] ),
        .\dout_reg[11] (\dout_reg[11] ),
        .\dout_reg[12] (\dout_reg[12] ),
        .\dout_reg[13] (\dout_reg[13] ),
        .\dout_reg[14] (\dout_reg[14] ),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[16] (\dout_reg[16] ),
        .\dout_reg[17] (\dout_reg[17] ),
        .\dout_reg[18] (\dout_reg[18] ),
        .\dout_reg[19] (\dout_reg[19] ),
        .\dout_reg[1] (\dout_reg[1] ),
        .\dout_reg[1]_0 (\dout_reg[1]_0 ),
        .\dout_reg[20] (\dout_reg[20] ),
        .\dout_reg[21] (\dout_reg[21] ),
        .\dout_reg[22] (\dout_reg[22] ),
        .\dout_reg[23] (\dout_reg[23] ),
        .\dout_reg[24] (\dout_reg[24] ),
        .\dout_reg[25] (\dout_reg[25] ),
        .\dout_reg[26] (\dout_reg[26] ),
        .\dout_reg[27] (\dout_reg[27] ),
        .\dout_reg[28] (\dout_reg[28] ),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[2]_0 (\dout_reg[2]_0 ),
        .\dout_reg[2]_1 (\dout_reg[2]_1 ),
        .\dout_reg[30] (\dout_reg[30] ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[32] (\dout_reg[32] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .\dout_reg[34] (\dout_reg[34] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[37] (\dout_reg[37] ),
        .\dout_reg[38] (\dout_reg[38] ),
        .\dout_reg[39] (\dout_reg[39] ),
        .\dout_reg[3] (\dout_reg[3] ),
        .\dout_reg[40] (\dout_reg[40] ),
        .\dout_reg[41] (\dout_reg[41] ),
        .\dout_reg[42] (\dout_reg[42] ),
        .\dout_reg[43] (\dout_reg[43] ),
        .\dout_reg[44] (\dout_reg[44] ),
        .\dout_reg[45] (\dout_reg[45] ),
        .\dout_reg[46] (\dout_reg[46] ),
        .\dout_reg[47] (\dout_reg[47] ),
        .\dout_reg[48] (\dout_reg[48] ),
        .\dout_reg[49] (\dout_reg[49] ),
        .\dout_reg[4] (\dout_reg[4] ),
        .\dout_reg[50] (\dout_reg[50] ),
        .\dout_reg[51] (\dout_reg[51] ),
        .\dout_reg[52] (\dout_reg[52] ),
        .\dout_reg[53] (\dout_reg[53] ),
        .\dout_reg[54] (\dout_reg[54] ),
        .\dout_reg[55] (\dout_reg[55] ),
        .\dout_reg[56] (\dout_reg[56] ),
        .\dout_reg[57] (\dout_reg[57] ),
        .\dout_reg[58] (\dout_reg[58] ),
        .\dout_reg[59] (\dout_reg[59] ),
        .\dout_reg[5] (\dout_reg[5] ),
        .\dout_reg[60] (\dout_reg[60] ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[62] (\dout_reg[62] ),
        .\dout_reg[63] (\dout_reg[63] ),
        .\dout_reg[6] (\dout_reg[6] ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] (\dout_reg[8] ),
        .\dout_reg[9] (\dout_reg[9] ),
        .full_n_reg(gmem_0_ARREADY),
        .full_n_reg_0(full_n_reg),
        .gmem_addr_12_reg_824(gmem_addr_12_reg_824),
        .gmem_addr_13_reg_830(gmem_addr_13_reg_830),
        .gmem_addr_15_reg_842(gmem_addr_15_reg_842),
        .gmem_addr_16_reg_848(gmem_addr_16_reg_848),
        .gmem_addr_2_reg_764(gmem_addr_2_reg_764),
        .gmem_addr_9_reg_806(gmem_addr_9_reg_806),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .local_BURST_RREADY(local_BURST_RREADY),
        .\local_CHN_ARLEN[0]_0 (\local_CHN_ARLEN[0]_0 ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .local_CHN_RREADY(local_CHN_RREADY),
        .\mOutPtr[4]_i_3 (\mOutPtr[4]_i_3 ),
        .mem_reg({last_beat,local_CHN_RDATA}),
        .\mem_reg[5][0]_srl6_i_2 (\mem_reg[5][0]_srl6_i_2 ),
        .\mem_reg[5][0]_srl6_i_2_0 (\mem_reg[5][0]_srl6_i_2_0 ),
        .\mem_reg[5][63]_srl6_i_1 (\mem_reg[5][63]_srl6_i_1 ),
        .\mem_reg[5][63]_srl6_i_1_0 (\mem_reg[5][63]_srl6_i_1_0 ),
        .\mem_reg[5][63]_srl6_i_1_1 (\mem_reg[5][63]_srl6_i_1_1 ),
        .\mem_reg[5][63]_srl6_i_1_2 (\mem_reg[5][63]_srl6_i_1_2 ),
        .\mem_reg[5][63]_srl6_i_1_3 (\mem_reg[5][63]_srl6_i_1_3 ),
        .\mem_reg[5][63]_srl6_i_1_4 (\mem_reg[5][63]_srl6_i_1_4 ),
        .\mem_reg[5][63]_srl6_i_1_5 (\mem_reg[5][63]_srl6_i_1_5 ),
        .\mem_reg[5][63]_srl6_i_1_6 (\mem_reg[5][63]_srl6_i_1_6 ),
        .\mem_reg[5][63]_srl6_i_1_7 (\mem_reg[5][63]_srl6_i_1_7 ),
        .\mem_reg[5][63]_srl6_i_1_8 (\mem_reg[5][63]_srl6_i_1_8 ),
        .mem_reg_0(beat_valid),
        .push(\buff_rdata/push ),
        .\tmp_addr_reg[63]_0 (\local_CHN_ARADDR[0]_5 ),
        .tmp_valid_reg_0(load_unit_0_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_store store_unit_0
       (.E(\wreq_burst_conv/burst_sequential/rs_req/load_p2 ),
        .Q({\local_CHN_AWLEN[0]_4 [17],\local_CHN_AWLEN[0]_4 [14]}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\conservative_gen.local_BURST_WLEN_reg[3]_0 (local_BURST_WLEN),
        .\conservative_gen.local_BURST_WVALID_reg_0 (\wreq_throttle/rs_burst/load_p2 ),
        .\dout_reg[35] ({\local_CHN_WSTRB[0]_1 ,\local_CHN_WDATA[0]_2 }),
        .\dout_reg[63] (\dout_reg[63]_0 ),
        .\dout_reg[7] (\dout_reg[7]_0 ),
        .dout_vld_reg(gmem_0_BVALID),
        .dout_vld_reg_0({dout_vld_reg[21],dout_vld_reg[2:0]}),
        .dout_vld_reg_1(bus_write_n_12),
        .dout_vld_reg_2({Q[23:22],Q[2:0]}),
        .dout_vld_reg_3(resp_valid),
        .empty_n_reg(store_unit_0_n_3),
        .gmem_0_WREADY(gmem_0_WREADY),
        .in(local_BURST_AWLEN),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .ost_resp_info(ost_resp_info),
        .p_4_in(\wreq_throttle/p_4_in ),
        .pop(\buff_wdata/pop ),
        .push(push),
        .\tmp_addr_reg[63]_0 (\local_CHN_AWADDR[0]_3 ),
        .tmp_valid_reg_0(store_unit_0_n_7),
        .ursp_ready(ursp_ready),
        .\w_reg_164_reg[4] (\w_reg_164_reg[4] ),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_converter
   (SR,
    in,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3] ,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    D,
    E);
  output [0:0]SR;
  output [61:0]in;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \data_p1_reg[0] ;
  wire [61:0]in;
  wire local_BURST_AWREADY;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_sequential burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_len_reg[3]_0 (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[0] (E),
        .in(in),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_burst_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_converter_27
   (m_axi_gmem_ARADDR,
    ost_ctrl_valid,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg ,
    \could_multi_bursts.sect_handling_reg ,
    num_data_cnt1__0,
    push,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    D,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output ost_ctrl_valid;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg ;
  output \could_multi_bursts.sect_handling_reg ;
  output num_data_cnt1__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_ARREADY;
  input ost_ctrl_ready;
  input local_BURST_RREADY;
  input ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [64:0]D;
  input [0:0]E;

  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \data_p1_reg[0] ;
  wire \dout_reg[0] ;
  wire local_BURST_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_sequential_28 burst_sequential
       (.D(D),
        .E(ost_ctrl_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\data_p2_reg[0] (E),
        .\dout_reg[0] (\dout_reg[0] ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .push(push),
        .s_ready_t_reg(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_sequential
   (SR,
    in,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    push,
    ost_ctrl_info,
    \could_multi_bursts.burst_len_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    D,
    \data_p2_reg[0] );
  output [0:0]SR;
  output [61:0]in;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output push;
  output ost_ctrl_info;
  output [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input [65:0]D;
  input [0:0]\data_p2_reg[0] ;

  wire [6:2]B;
  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_addr[13]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[13]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[17]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[21]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[25]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[29]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[2]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[33]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[37]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[41]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[45]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[49]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[53]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[57]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[5]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[61]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[9]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3]_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire \data_p1_reg[0] ;
  wire [0:0]\data_p2_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire [61:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_AWREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [14:14]p_1_in__0;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_121;
  wire rs_req_n_124;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_166;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.burst_addr[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.burst_addr[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.burst_addr[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[13]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.burst_addr[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_2 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.burst_addr[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_3 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.burst_addr[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_4 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.burst_addr[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[17]_i_5 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.burst_addr[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.burst_addr[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.burst_addr[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.burst_addr[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[21]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.burst_addr[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_2 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.burst_addr[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_3 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.burst_addr[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_4 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.burst_addr[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[25]_i_5 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.burst_addr[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.burst_addr[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.burst_addr[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.burst_addr[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[29]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.burst_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_2 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_3 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[2]_i_4 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_5 
       (.I0(B[4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_6 
       (.I0(B[3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[2]_i_7 
       (.I0(B[2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_2 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.burst_addr[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_3 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.burst_addr[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_4 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.burst_addr[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[33]_i_5 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.burst_addr[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.burst_addr[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.burst_addr[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.burst_addr[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[37]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.burst_addr[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_2 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.burst_addr[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_3 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.burst_addr[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_4 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.burst_addr[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[41]_i_5 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.burst_addr[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.burst_addr[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.burst_addr[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.burst_addr[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[45]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.burst_addr[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_2 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.burst_addr[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_3 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.burst_addr[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_4 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.burst_addr[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[49]_i_5 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.burst_addr[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.burst_addr[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.burst_addr[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.burst_addr[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[53]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.burst_addr[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_2 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.burst_addr[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_3 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.burst_addr[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_4 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.burst_addr[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[57]_i_5 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.burst_addr[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[5]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[5]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[5]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.burst_addr[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[5]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.burst_addr[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[5]_i_6 
       (.I0(B[6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[5]_i_7 
       (.I0(B[5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.burst_addr[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.burst_addr[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[61]_i_4 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.burst_addr[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_2 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.burst_addr[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.burst_addr[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.burst_addr[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[9]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.burst_addr[9]_i_5_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ),
        .Q(in[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_7 ),
        .Q(in[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[13]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[13]_i_2_n_0 ,\could_multi_bursts.burst_addr[13]_i_3_n_0 ,\could_multi_bursts.burst_addr[13]_i_4_n_0 ,\could_multi_bursts.burst_addr[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_6 ),
        .Q(in[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_5 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[13]_i_1_n_4 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 ),
        .Q(in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[17]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[17]_i_2_n_0 ,\could_multi_bursts.burst_addr[17]_i_3_n_0 ,\could_multi_bursts.burst_addr[17]_i_4_n_0 ,\could_multi_bursts.burst_addr[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_6 ),
        .Q(in[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_5 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[17]_i_1_n_4 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_7 ),
        .Q(in[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[21]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[21]_i_2_n_0 ,\could_multi_bursts.burst_addr[21]_i_3_n_0 ,\could_multi_bursts.burst_addr[21]_i_4_n_0 ,\could_multi_bursts.burst_addr[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_6 ),
        .Q(in[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_5 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[21]_i_1_n_4 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 ),
        .Q(in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[25]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[25]_i_2_n_0 ,\could_multi_bursts.burst_addr[25]_i_3_n_0 ,\could_multi_bursts.burst_addr[25]_i_4_n_0 ,\could_multi_bursts.burst_addr[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_6 ),
        .Q(in[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_5 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[25]_i_1_n_4 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_7 ),
        .Q(in[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[29]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[29]_i_2_n_0 ,\could_multi_bursts.burst_addr[29]_i_3_n_0 ,\could_multi_bursts.burst_addr[29]_i_4_n_0 ,\could_multi_bursts.burst_addr[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.burst_addr[2]_i_2_n_0 ,\could_multi_bursts.burst_addr[2]_i_3_n_0 ,\could_multi_bursts.burst_addr[2]_i_4_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[2]_i_1_n_6 ,\NLW_could_multi_bursts.burst_addr_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[2]_i_5_n_0 ,\could_multi_bursts.burst_addr[2]_i_6_n_0 ,\could_multi_bursts.burst_addr[2]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_6 ),
        .Q(in[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_5 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[29]_i_1_n_4 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 ),
        .Q(in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[33]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[33]_i_2_n_0 ,\could_multi_bursts.burst_addr[33]_i_3_n_0 ,\could_multi_bursts.burst_addr[33]_i_4_n_0 ,\could_multi_bursts.burst_addr[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_6 ),
        .Q(in[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_5 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[33]_i_1_n_4 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_7 ),
        .Q(in[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[37]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[37]_i_2_n_0 ,\could_multi_bursts.burst_addr[37]_i_3_n_0 ,\could_multi_bursts.burst_addr[37]_i_4_n_0 ,\could_multi_bursts.burst_addr[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_6 ),
        .Q(in[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_5 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_5 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[37]_i_1_n_4 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 ),
        .Q(in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[41]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[41]_i_2_n_0 ,\could_multi_bursts.burst_addr[41]_i_3_n_0 ,\could_multi_bursts.burst_addr[41]_i_4_n_0 ,\could_multi_bursts.burst_addr[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_6 ),
        .Q(in[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_5 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[41]_i_1_n_4 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_7 ),
        .Q(in[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[45]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[45]_i_2_n_0 ,\could_multi_bursts.burst_addr[45]_i_3_n_0 ,\could_multi_bursts.burst_addr[45]_i_4_n_0 ,\could_multi_bursts.burst_addr[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_6 ),
        .Q(in[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_5 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[45]_i_1_n_4 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 ),
        .Q(in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[49]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[49]_i_2_n_0 ,\could_multi_bursts.burst_addr[49]_i_3_n_0 ,\could_multi_bursts.burst_addr[49]_i_4_n_0 ,\could_multi_bursts.burst_addr[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[2]_i_1_n_4 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_6 ),
        .Q(in[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_5 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[49]_i_1_n_4 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_7 ),
        .Q(in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[53]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[53]_i_2_n_0 ,\could_multi_bursts.burst_addr[53]_i_3_n_0 ,\could_multi_bursts.burst_addr[53]_i_4_n_0 ,\could_multi_bursts.burst_addr[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_6 ),
        .Q(in[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_5 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[53]_i_1_n_4 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 ),
        .Q(in[55]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[57]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[57]_i_2_n_0 ,\could_multi_bursts.burst_addr[57]_i_3_n_0 ,\could_multi_bursts.burst_addr[57]_i_4_n_0 ,\could_multi_bursts.burst_addr[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_6 ),
        .Q(in[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_5 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_7 ),
        .Q(in[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[5]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[5]_i_2_n_0 ,\could_multi_bursts.burst_addr[5]_i_3_n_0 }),
        .O({\could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[5]_i_4_n_0 ,\could_multi_bursts.burst_addr[5]_i_5_n_0 ,\could_multi_bursts.burst_addr[5]_i_6_n_0 ,\could_multi_bursts.burst_addr[5]_i_7_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[57]_i_1_n_4 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_7 ),
        .Q(in[59]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[61]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[57]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_CO_UNCONNECTED [3:2],\could_multi_bursts.burst_addr_reg[61]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[61]_i_1_O_UNCONNECTED [3],\could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[61]_i_1_n_7 }),
        .S({1'b0,\could_multi_bursts.burst_addr[61]_i_2_n_0 ,\could_multi_bursts.burst_addr[61]_i_3_n_0 ,\could_multi_bursts.burst_addr[61]_i_4_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_6 ),
        .Q(in[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[61]_i_1_n_5 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_6 ),
        .Q(in[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_5 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[5]_i_1_n_4 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 ),
        .Q(in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[9]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[9]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[9]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[9]_i_2_n_0 ,\could_multi_bursts.burst_addr[9]_i_3_n_0 ,\could_multi_bursts.burst_addr[9]_i_4_n_0 ,\could_multi_bursts.burst_addr[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(local_BURST_AWREADY),
        .I3(ost_ctrl_ready),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_2 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1_n_0 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1_n_0 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1_n_0 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1_n_0 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_2_n_0 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(\could_multi_bursts.burst_len_reg[3]_0 [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ost_ctrl_ready),
        .I1(local_BURST_AWREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[5]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(start_to_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(start_to_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(start_to_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(start_to_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(start_to_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(local_BURST_AWREADY),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(req_handling_reg_n_0),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(p_0_in[5]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(start_to_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[9]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_4_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBBAAAAFFFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(local_BURST_AWREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_159,rs_req_n_160,rs_req_n_161,rs_req_n_162}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_111,rs_req_n_112,rs_req_n_113}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total[9]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[6]),
        .I4(sect_total[6]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_12
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[11]),
        .I4(sect_total[11]),
        .O(last_sect_i_12_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_13
       (.I0(sect_total_buf_reg[13]),
        .I1(sect_total[13]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total[14]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'hE4FFFFFFFFFFFFFF)) 
    last_sect_i_2
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[2]),
        .I2(sect_total[2]),
        .I3(last_sect_i_4_n_0),
        .I4(last_sect_i_5_n_0),
        .I5(last_sect_i_6_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'h000000001B000000)) 
    last_sect_i_3
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[17]),
        .I2(sect_total[17]),
        .I3(last_sect_i_7_n_0),
        .I4(last_sect_i_8_n_0),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_3_n_0));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    last_sect_i_4
       (.I0(sect_total_buf_reg[0]),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[1]),
        .I4(sect_total[1]),
        .O(last_sect_i_4_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_5
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[4]),
        .I4(sect_total[4]),
        .O(last_sect_i_5_n_0));
  LUT5 #(
    .INIT(32'h08080088)) 
    last_sect_i_6
       (.I0(last_sect_i_10_n_0),
        .I1(last_sect_i_11_n_0),
        .I2(sect_total[7]),
        .I3(sect_total_buf_reg[7]),
        .I4(first_sect_reg_n_0),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_7
       (.I0(sect_total_buf_reg[15]),
        .I1(sect_total[15]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total[16]),
        .O(last_sect_i_7_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_8
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[18]),
        .I4(sect_total[18]),
        .O(last_sect_i_8_n_0));
  LUT5 #(
    .INIT(32'hACFFFFFF)) 
    last_sect_i_9
       (.I0(sect_total[12]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(last_sect_i_12_n_0),
        .I4(last_sect_i_13_n_0),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_2),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(ost_ctrl_ready),
        .I1(local_BURST_AWREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_124),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56}),
        .E(first_sect),
        .Q({p_1_in__0,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120,rs_req_n_121}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[11]_0 ({rs_req_n_163,rs_req_n_164,rs_req_n_165,rs_req_n_166}),
        .\data_p1_reg[3]_0 ({rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158}),
        .\data_p1_reg[78]_0 (beat_len1),
        .\data_p1_reg[7]_0 ({rs_req_n_159,rs_req_n_160,rs_req_n_161,rs_req_n_162}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_2),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2_n_0),
        .last_sect_reg_2(last_sect_i_3_n_0),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_2_0 (sect_total),
        .\sect_total_buf_reg[19] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_124));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(start_to_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(start_to_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(start_to_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(start_to_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in__0),
        .I1(rs_req_n_115),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in__0),
        .I1(rs_req_n_116),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in__0),
        .I1(rs_req_n_117),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in__0),
        .I1(rs_req_n_118),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in__0),
        .I1(rs_req_n_119),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in__0),
        .I1(rs_req_n_110),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in__0),
        .I1(rs_req_n_111),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in__0),
        .I1(rs_req_n_112),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in__0),
        .I1(rs_req_n_113),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in__0),
        .I1(rs_req_n_114),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_burst_sequential" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_sequential_28
   (m_axi_gmem_ARADDR,
    E,
    s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    num_data_cnt1__0,
    push,
    ost_ctrl_info,
    m_axi_gmem_ARLEN,
    SR,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_ARREADY,
    ost_ctrl_ready,
    local_BURST_RREADY,
    ost_ctrl_empty_n,
    \dout_reg[0] ,
    D,
    \data_p2_reg[0] );
  output [61:0]m_axi_gmem_ARADDR;
  output [0:0]E;
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output num_data_cnt1__0;
  output push;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem_ARLEN;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_ARREADY;
  input ost_ctrl_ready;
  input local_BURST_RREADY;
  input ost_ctrl_empty_n;
  input \dout_reg[0] ;
  input [64:0]D;
  input [0:0]\data_p2_reg[0] ;

  wire [6:2]B;
  wire [64:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire [11:2]beat_len1;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_addr[12]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[12]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[16]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[20]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[24]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[28]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[32]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[36]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[40]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[44]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[48]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[4]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[52]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[56]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[60]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[63]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_2_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_3_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_4_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_5_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_6_n_0 ;
  wire \could_multi_bursts.burst_addr[8]_i_7_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[12]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[20]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[28]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[36]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[44]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[52]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[60]_i_1_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_3 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ;
  wire \could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ;
  wire [3:0]\could_multi_bursts.burst_len_next ;
  wire \could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \data_p1_reg[0] ;
  wire [0:0]\data_p2_reg[0] ;
  wire \dout_reg[0] ;
  wire [9:0]end_from_4k;
  wire [11:2]end_from_4k1;
  wire end_from_4k1_carry__0_n_0;
  wire end_from_4k1_carry__0_n_1;
  wire end_from_4k1_carry__0_n_2;
  wire end_from_4k1_carry__0_n_3;
  wire end_from_4k1_carry__1_n_1;
  wire end_from_4k1_carry__1_n_2;
  wire end_from_4k1_carry__1_n_3;
  wire end_from_4k1_carry_n_0;
  wire end_from_4k1_carry_n_1;
  wire end_from_4k1_carry_n_2;
  wire end_from_4k1_carry_n_3;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_13__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire local_BURST_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire next_req;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire [5:0]p_0_in;
  wire p_15_in;
  wire [17:17]p_1_in;
  wire push;
  wire req_handling_reg_n_0;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_123;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_15;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_163;
  wire rs_req_n_164;
  wire rs_req_n_165;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire [31:12]sect_total1;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire [0:0]\NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED ;
  wire [1:0]NLW_end_from_4k1_carry_O_UNCONNECTED;
  wire [3:3]NLW_end_from_4k1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(beat_len1[11]),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_2 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.burst_addr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_3 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.burst_addr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_4 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.burst_addr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[12]_i_5 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.burst_addr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_2 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.burst_addr[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_3 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.burst_addr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_4 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.burst_addr[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[16]_i_5 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.burst_addr[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_2 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.burst_addr[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_3 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.burst_addr[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_4 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.burst_addr[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[20]_i_5 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.burst_addr[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_2 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.burst_addr[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_3 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.burst_addr[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_4 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.burst_addr[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[24]_i_5 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.burst_addr[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_2 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.burst_addr[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_3 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.burst_addr[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_4 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.burst_addr[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[28]_i_5 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.burst_addr[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_2 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[30]),
        .O(\could_multi_bursts.burst_addr[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_3 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.burst_addr[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_4 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.burst_addr[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[32]_i_5 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.burst_addr[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_2 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[34]),
        .O(\could_multi_bursts.burst_addr[36]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_3 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[33]),
        .O(\could_multi_bursts.burst_addr[36]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_4 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[32]),
        .O(\could_multi_bursts.burst_addr[36]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[36]_i_5 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[31]),
        .O(\could_multi_bursts.burst_addr[36]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_2 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[38]),
        .O(\could_multi_bursts.burst_addr[40]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_3 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[37]),
        .O(\could_multi_bursts.burst_addr[40]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_4 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[36]),
        .O(\could_multi_bursts.burst_addr[40]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[40]_i_5 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[35]),
        .O(\could_multi_bursts.burst_addr[40]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_2 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[42]),
        .O(\could_multi_bursts.burst_addr[44]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_3 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[41]),
        .O(\could_multi_bursts.burst_addr[44]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_4 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[40]),
        .O(\could_multi_bursts.burst_addr[44]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[44]_i_5 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[39]),
        .O(\could_multi_bursts.burst_addr[44]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_2 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[46]),
        .O(\could_multi_bursts.burst_addr[48]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_3 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[45]),
        .O(\could_multi_bursts.burst_addr[48]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_4 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[44]),
        .O(\could_multi_bursts.burst_addr[48]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[48]_i_5 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[43]),
        .O(\could_multi_bursts.burst_addr[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_2 
       (.I0(B[4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_3 
       (.I0(B[3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[4]_i_4 
       (.I0(B[2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_5 
       (.I0(B[4]),
        .I1(m_axi_gmem_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.burst_addr[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_6 
       (.I0(B[3]),
        .I1(m_axi_gmem_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.burst_addr[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[4]_i_7 
       (.I0(B[2]),
        .I1(m_axi_gmem_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.burst_addr[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_2 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[50]),
        .O(\could_multi_bursts.burst_addr[52]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_3 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[49]),
        .O(\could_multi_bursts.burst_addr[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_4 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[48]),
        .O(\could_multi_bursts.burst_addr[52]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[52]_i_5 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[47]),
        .O(\could_multi_bursts.burst_addr[52]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_2 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[54]),
        .O(\could_multi_bursts.burst_addr[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_3 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[53]),
        .O(\could_multi_bursts.burst_addr[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_4 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[52]),
        .O(\could_multi_bursts.burst_addr[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[56]_i_5 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[51]),
        .O(\could_multi_bursts.burst_addr[56]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_2 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[58]),
        .O(\could_multi_bursts.burst_addr[60]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_3 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[57]),
        .O(\could_multi_bursts.burst_addr[60]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_4 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[56]),
        .O(\could_multi_bursts.burst_addr[60]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[60]_i_5 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[55]),
        .O(\could_multi_bursts.burst_addr[60]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA200)) 
    \could_multi_bursts.burst_addr[63]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(ost_ctrl_ready),
        .O(E));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[61]),
        .O(\could_multi_bursts.burst_addr[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[60]),
        .O(\could_multi_bursts.burst_addr[63]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[63]_i_5 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[59]),
        .O(\could_multi_bursts.burst_addr[63]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_2 
       (.I0(B[6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_addr[8]_i_3 
       (.I0(B[5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.burst_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.burst_addr[8]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_6 
       (.I0(B[6]),
        .I1(m_axi_gmem_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.burst_addr[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.burst_addr[8]_i_7 
       (.I0(B[5]),
        .I1(m_axi_gmem_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.burst_addr[8]_i_7_n_0 ));
  FDRE \could_multi_bursts.burst_addr_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[12]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[12]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[12]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[12]_i_2_n_0 ,\could_multi_bursts.burst_addr[12]_i_3_n_0 ,\could_multi_bursts.burst_addr[12]_i_4_n_0 ,\could_multi_bursts.burst_addr[12]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[16]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[12]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[16]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[16]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[16]_i_2_n_0 ,\could_multi_bursts.burst_addr[16]_i_3_n_0 ,\could_multi_bursts.burst_addr[16]_i_4_n_0 ,\could_multi_bursts.burst_addr[16]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[20]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[16]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[20]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[20]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[20]_i_2_n_0 ,\could_multi_bursts.burst_addr[20]_i_3_n_0 ,\could_multi_bursts.burst_addr[20]_i_4_n_0 ,\could_multi_bursts.burst_addr[20]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[24]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[20]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[24]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[24]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[24]_i_2_n_0 ,\could_multi_bursts.burst_addr[24]_i_3_n_0 ,\could_multi_bursts.burst_addr[24]_i_4_n_0 ,\could_multi_bursts.burst_addr[24]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[28]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[24]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[28]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[28]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[28]_i_2_n_0 ,\could_multi_bursts.burst_addr[28]_i_3_n_0 ,\could_multi_bursts.burst_addr[28]_i_4_n_0 ,\could_multi_bursts.burst_addr[28]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[32]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[28]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[32]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[32]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[32]_i_2_n_0 ,\could_multi_bursts.burst_addr[32]_i_3_n_0 ,\could_multi_bursts.burst_addr[32]_i_4_n_0 ,\could_multi_bursts.burst_addr[32]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[36]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[32]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[36]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[36]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[36]_i_2_n_0 ,\could_multi_bursts.burst_addr[36]_i_3_n_0 ,\could_multi_bursts.burst_addr[36]_i_4_n_0 ,\could_multi_bursts.burst_addr[36]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[40]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[36]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[40]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[40]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[40]_i_2_n_0 ,\could_multi_bursts.burst_addr[40]_i_3_n_0 ,\could_multi_bursts.burst_addr[40]_i_4_n_0 ,\could_multi_bursts.burst_addr[40]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[44]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[40]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[44]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[44]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[44]_i_2_n_0 ,\could_multi_bursts.burst_addr[44]_i_3_n_0 ,\could_multi_bursts.burst_addr[44]_i_4_n_0 ,\could_multi_bursts.burst_addr[44]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[48]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[44]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[48]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[48]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[48]_i_2_n_0 ,\could_multi_bursts.burst_addr[48]_i_3_n_0 ,\could_multi_bursts.burst_addr[48]_i_4_n_0 ,\could_multi_bursts.burst_addr[48]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.burst_addr[4]_i_2_n_0 ,\could_multi_bursts.burst_addr[4]_i_3_n_0 ,\could_multi_bursts.burst_addr[4]_i_4_n_0 ,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[4]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[4]_i_1_n_6 ,\NLW_could_multi_bursts.burst_addr_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.burst_addr[4]_i_5_n_0 ,\could_multi_bursts.burst_addr[4]_i_6_n_0 ,\could_multi_bursts.burst_addr[4]_i_7_n_0 ,1'b0}));
  FDRE \could_multi_bursts.burst_addr_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[52]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[48]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[52]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[52]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[52]_i_2_n_0 ,\could_multi_bursts.burst_addr[52]_i_3_n_0 ,\could_multi_bursts.burst_addr[52]_i_4_n_0 ,\could_multi_bursts.burst_addr[52]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[56]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[52]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[56]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[56]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[56]_i_2_n_0 ,\could_multi_bursts.burst_addr[56]_i_3_n_0 ,\could_multi_bursts.burst_addr[56]_i_4_n_0 ,\could_multi_bursts.burst_addr[56]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[60]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[56]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.burst_addr_reg[60]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[60]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[60]_i_2_n_0 ,\could_multi_bursts.burst_addr[60]_i_3_n_0 ,\could_multi_bursts.burst_addr[60]_i_4_n_0 ,\could_multi_bursts.burst_addr[60]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[63]_i_2 
       (.CI(\could_multi_bursts.burst_addr_reg[60]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_CO_UNCONNECTED [3:2],\could_multi_bursts.burst_addr_reg[63]_i_2_n_2 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.burst_addr_reg[63]_i_2_O_UNCONNECTED [3],\could_multi_bursts.burst_addr_reg[63]_i_2_n_5 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_6 ,\could_multi_bursts.burst_addr_reg[63]_i_2_n_7 }),
        .S({1'b0,\could_multi_bursts.burst_addr[63]_i_3_n_0 ,\could_multi_bursts.burst_addr[63]_i_4_n_0 ,\could_multi_bursts.burst_addr[63]_i_5_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_addr_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.burst_addr_reg[8]_i_1 
       (.CI(\could_multi_bursts.burst_addr_reg[4]_i_1_n_0 ),
        .CO({\could_multi_bursts.burst_addr_reg[8]_i_1_n_0 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_1 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_2 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.burst_addr[8]_i_2_n_0 ,\could_multi_bursts.burst_addr[8]_i_3_n_0 }),
        .O({\could_multi_bursts.burst_addr_reg[8]_i_1_n_4 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_5 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_6 ,\could_multi_bursts.burst_addr_reg[8]_i_1_n_7 }),
        .S({\could_multi_bursts.burst_addr[8]_i_4_n_0 ,\could_multi_bursts.burst_addr[8]_i_5_n_0 ,\could_multi_bursts.burst_addr[8]_i_6_n_0 ,\could_multi_bursts.burst_addr[8]_i_7_n_0 }));
  FDRE \could_multi_bursts.burst_addr_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_addr_reg[12]_i_1_n_7 ),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[0]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.burst_len[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.burst_len_next [3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.burst_len_plus1[0]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.burst_len_plus1[1]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.burst_len_plus1[2]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.burst_len_plus1[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.burst_len_plus1[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_len_plus1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[0]_i_1__0_n_0 ),
        .Q(B[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[1]_i_1__0_n_0 ),
        .Q(B[3]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[2]_i_1__0_n_0 ),
        .Q(B[4]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[3]_i_1__0_n_0 ),
        .Q(B[5]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_plus1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_plus1[4]_i_1__0_n_0 ),
        .Q(B[6]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [0]),
        .Q(m_axi_gmem_ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [1]),
        .Q(m_axi_gmem_ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [2]),
        .Q(m_axi_gmem_ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.burst_len_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\could_multi_bursts.burst_len_next [3]),
        .Q(m_axi_gmem_ARLEN[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hBA30)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(ost_ctrl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.burst_valid_i_1__0_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1__0_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_15_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(p_0_in[4]),
        .I1(p_0_in[3]),
        .I2(p_0_in[5]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[2]),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1__0 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1__0_n_0 ),
        .S(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(start_to_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(start_to_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(start_to_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(start_to_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(start_to_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hD0FFD000)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(ost_ctrl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(req_handling_reg_n_0),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(p_0_in[5]),
        .I1(p_15_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(start_to_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[9]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFBBAAAAFFFFAAAA)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(req_handling_reg_n_0),
        .I1(ost_ctrl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry
       (.CI(1'b0),
        .CO({end_from_4k1_carry_n_0,end_from_4k1_carry_n_1,end_from_4k1_carry_n_2,end_from_4k1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120}),
        .O({end_from_4k1[3:2],NLW_end_from_4k1_carry_O_UNCONNECTED[1:0]}),
        .S({rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__0
       (.CI(end_from_4k1_carry_n_0),
        .CO({end_from_4k1_carry__0_n_0,end_from_4k1_carry__0_n_1,end_from_4k1_carry__0_n_2,end_from_4k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116}),
        .O(end_from_4k1[7:4]),
        .S({rs_req_n_158,rs_req_n_159,rs_req_n_160,rs_req_n_161}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 end_from_4k1_carry__1
       (.CI(end_from_4k1_carry__0_n_0),
        .CO({NLW_end_from_4k1_carry__1_CO_UNCONNECTED[3],end_from_4k1_carry__1_n_1,end_from_4k1_carry__1_n_2,end_from_4k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,rs_req_n_110,rs_req_n_111,rs_req_n_112}),
        .O(end_from_4k1[11:8]),
        .S({rs_req_n_162,rs_req_n_163,rs_req_n_164,rs_req_n_165}));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[2]),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[3]),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[4]),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[5]),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[6]),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[7]),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[8]),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[9]),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[10]),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(end_from_4k1[11]),
        .Q(end_from_4k[9]),
        .R(SR));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_15_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_10__0
       (.I0(sect_total_buf_reg[8]),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[9]),
        .I4(sect_total[9]),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[6]),
        .I4(sect_total[6]),
        .O(last_sect_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[10]),
        .I1(sect_total[10]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[11]),
        .I4(sect_total[11]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_13__0
       (.I0(sect_total_buf_reg[13]),
        .I1(sect_total[13]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[14]),
        .I4(sect_total[14]),
        .O(last_sect_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hE4FFFFFFFFFFFFFF)) 
    last_sect_i_2__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[2]),
        .I2(sect_total[2]),
        .I3(last_sect_i_4__0_n_0),
        .I4(last_sect_i_5__0_n_0),
        .I5(last_sect_i_6__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h000000001B000000)) 
    last_sect_i_3__0
       (.I0(first_sect_reg_n_0),
        .I1(sect_total_buf_reg[17]),
        .I2(sect_total[17]),
        .I3(last_sect_i_7__0_n_0),
        .I4(last_sect_i_8__0_n_0),
        .I5(last_sect_i_9__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h000AC0CA)) 
    last_sect_i_4__0
       (.I0(sect_total_buf_reg[0]),
        .I1(sect_total[0]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[1]),
        .I4(sect_total[1]),
        .O(last_sect_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_5__0
       (.I0(sect_total_buf_reg[3]),
        .I1(sect_total[3]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[4]),
        .I4(sect_total[4]),
        .O(last_sect_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h08080088)) 
    last_sect_i_6__0
       (.I0(last_sect_i_10__0_n_0),
        .I1(last_sect_i_11__0_n_0),
        .I2(sect_total[7]),
        .I3(sect_total_buf_reg[7]),
        .I4(first_sect_reg_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_7__0
       (.I0(sect_total_buf_reg[15]),
        .I1(sect_total[15]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[16]),
        .I4(sect_total[16]),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h00053035)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[19]),
        .I1(sect_total[19]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[18]),
        .I4(sect_total[18]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hACFFFFFF)) 
    last_sect_i_9__0
       (.I0(sect_total[12]),
        .I1(sect_total_buf_reg[12]),
        .I2(first_sect_reg_n_0),
        .I3(last_sect_i_12__0_n_0),
        .I4(last_sect_i_13__0_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(\dout_reg[0] ),
        .I1(ost_ctrl_ready),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.burst_valid_reg_0 ),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  LUT6 #(
    .INIT(64'h0000A200A200A200)) 
    \num_data_cnt[4]_i_3__7 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.burst_valid_reg_0 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(ost_ctrl_ready),
        .I4(local_BURST_RREADY),
        .I5(ost_ctrl_empty_n),
        .O(num_data_cnt1__0));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_123),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized0_29 rs_req
       (.D({rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55}),
        .E(first_sect),
        .Q({p_1_in,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120}),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[0]_0 (\data_p1_reg[0] ),
        .\data_p1_reg[11]_0 ({rs_req_n_162,rs_req_n_163,rs_req_n_164,rs_req_n_165}),
        .\data_p1_reg[3]_0 ({rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157}),
        .\data_p1_reg[7]_0 ({rs_req_n_158,rs_req_n_159,rs_req_n_160,rs_req_n_161}),
        .\data_p1_reg[81]_0 (sect_total1),
        .\data_p1_reg[81]_1 (beat_len1),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[81]_0 (D),
        .last_sect_reg(rs_req_n_1),
        .last_sect_reg_0(last_sect_reg_n_0),
        .last_sect_reg_1(last_sect_i_2__0_n_0),
        .last_sect_reg_2(last_sect_i_3__0_n_0),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_15_in(p_15_in),
        .req_handling_reg(req_handling_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf[3]_i_2__0_0 (sect_total),
        .\sect_total_buf_reg[19] (\could_multi_bursts.sect_handling_reg_0 ),
        .\sect_total_buf_reg[19]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[19]_1 (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_reg[3] ({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }),
        .\sect_total_reg[3]_i_2__0_0 ({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }),
        .single_sect__18(single_sect__18),
        .\state_reg[0]_0 (rs_req_n_123));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_15_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S(sect_cnt[44:41]));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(start_to_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(start_to_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(start_to_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(start_to_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(end_from_4k[3]),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in),
        .I1(rs_req_n_114),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in),
        .I1(rs_req_n_115),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in),
        .I1(rs_req_n_116),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in),
        .I1(rs_req_n_117),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in),
        .I1(rs_req_n_118),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in),
        .I1(rs_req_n_109),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in),
        .I1(rs_req_n_110),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in),
        .I1(rs_req_n_111),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in),
        .I1(rs_req_n_112),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in),
        .I1(rs_req_n_113),
        .O(\sect_total[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[12]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[22]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[23]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[24]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[25]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[26]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[27]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[28]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[29]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[30]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[31]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[13]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[14]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[15]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[16]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[17]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[18]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[19]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[20]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(sect_total1[21]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo
   (\conservative_gen.burst_valid ,
    \conservative_gen.next_burst ,
    CO,
    p_1_in,
    Q,
    S,
    \conservative_gen.num_beat_cnt_reg[7] ,
    \dout_reg[3] ,
    \conservative_gen.local_BURST_WVALID_reg ,
    \conservative_gen.num_beat_cnt_reg[3] ,
    SR,
    ap_clk,
    local_BURST_AWVALID,
    \dout_reg[0] ,
    local_BURST_WREADY,
    \conservative_gen.num_beat_pred_br10__0 ,
    \conservative_gen.num_beat_cnt_reg[3]_0 ,
    local_AXI_WREADY,
    push,
    \conservative_gen.num_beat_cnt_reg[7]_0 ,
    \dout_reg[0]_0 ,
    in);
  output \conservative_gen.burst_valid ;
  output \conservative_gen.next_burst ;
  output [0:0]CO;
  output [5:0]p_1_in;
  output [3:0]Q;
  output [3:0]S;
  output [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  output [3:0]\dout_reg[3] ;
  output \conservative_gen.local_BURST_WVALID_reg ;
  output [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input [0:0]SR;
  input ap_clk;
  input local_BURST_AWVALID;
  input \dout_reg[0] ;
  input local_BURST_WREADY;
  input [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  input \conservative_gen.num_beat_cnt_reg[3]_0 ;
  input local_AXI_WREADY;
  input push;
  input [7:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  input [0:0]\dout_reg[0]_0 ;
  input [3:0]in;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.local_BURST_WVALID_reg ;
  wire \conservative_gen.next_burst ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire \conservative_gen.num_beat_cnt_reg[3]_0 ;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[7] ;
  wire [7:0]\conservative_gen.num_beat_cnt_reg[7]_0 ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \dout_reg[0] ;
  wire [0:0]\dout_reg[0]_0 ;
  wire [3:0]\dout_reg[3] ;
  wire dout_vld_i_1__0_n_0;
  wire empty_n1;
  wire empty_n_i_1__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__9_n_0;
  wire full_n_reg_n_0;
  wire [3:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1_n_0 ;
  wire \num_data_cnt[1]_i_1__1_n_0 ;
  wire \num_data_cnt[2]_i_1__1_n_0 ;
  wire \num_data_cnt[3]_i_1__1_n_0 ;
  wire \num_data_cnt[4]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_2__0_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire [5:0]p_1_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__1_n_0 ;
  wire \raddr[3]_i_1__1_n_0 ;
  wire \raddr[3]_i_2__1_n_0 ;
  wire \raddr[3]_i_4_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl U_fifo_srl
       (.CO(CO),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.num_beat_cnt_reg[3] (\conservative_gen.num_beat_cnt_reg[3] ),
        .\conservative_gen.num_beat_cnt_reg[3]_0 (\conservative_gen.next_burst ),
        .\conservative_gen.num_beat_cnt_reg[3]_1 (\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .\conservative_gen.num_beat_pred_br10_carry__0 (\conservative_gen.num_beat_cnt_reg[7]_0 ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\conservative_gen.burst_valid ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (full_n_reg_n_0),
        .\dout_reg[3]_2 (raddr_reg),
        .in(in),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_1_in(p_1_in[2:0]),
        .pop(pop),
        .push_0(push_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \conservative_gen.local_BURST_WLEN[3]_i_1 
       (.I0(\conservative_gen.burst_valid ),
        .I1(local_BURST_WREADY),
        .I2(\dout_reg[0] ),
        .I3(CO),
        .O(\conservative_gen.next_burst ));
  LUT4 #(
    .INIT(16'hA0EC)) 
    \conservative_gen.local_BURST_WVALID_i_1 
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(\conservative_gen.burst_valid ),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0] ),
        .I4(CO),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(\conservative_gen.burst_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__2
       (.I0(empty_n1),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.burst_valid ),
        .I3(empty_n_reg_n_0),
        .I4(local_BURST_AWVALID),
        .I5(full_n_reg_n_0),
        .O(empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__9
       (.I0(full_n1__4),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(\conservative_gen.next_burst ),
        .O(full_n_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__0
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(full_n_reg_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__0 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(empty_n_reg_n_0),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.next_burst ),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_3__0 
       (.I0(local_BURST_AWVALID),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.next_burst ),
        .I3(\conservative_gen.burst_valid ),
        .I4(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(local_BURST_AWVALID),
        .I2(full_n_reg_n_0),
        .I3(\conservative_gen.next_burst ),
        .I4(\conservative_gen.burst_valid ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__1 
       (.I0(num_data_cnt_reg[0]),
        .I1(push_0),
        .I2(\conservative_gen.next_burst ),
        .I3(\conservative_gen.burst_valid ),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7878887888888888)) 
    \num_data_cnt[4]_i_1__0 
       (.I0(full_n_reg_n_0),
        .I1(local_BURST_AWVALID),
        .I2(CO),
        .I3(\dout_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(\conservative_gen.burst_valid ),
        .O(\num_data_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__0 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0888080888888888)) 
    \num_data_cnt[4]_i_3__0 
       (.I0(local_BURST_AWVALID),
        .I1(full_n_reg_n_0),
        .I2(\conservative_gen.burst_valid ),
        .I3(local_BURST_WREADY),
        .I4(\dout_reg[0] ),
        .I5(CO),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[0]_i_1_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[1]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[2]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[3]_i_1__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__0_n_0 ),
        .D(\num_data_cnt[4]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_1
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I5(push),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_2
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I5(push),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hA200A200A2000000)) 
    p_3_out_carry__0_i_3
       (.I0(CO),
        .I1(\dout_reg[0] ),
        .I2(local_BURST_WREADY),
        .I3(\conservative_gen.burst_valid ),
        .I4(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I5(push),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_4
       (.I0(\conservative_gen.num_beat_pred_br10__0 [7]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [7]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\conservative_gen.num_beat_cnt_reg[7] [3]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_5
       (.I0(\conservative_gen.num_beat_pred_br10__0 [6]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [6]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\conservative_gen.num_beat_cnt_reg[7] [2]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_6
       (.I0(\conservative_gen.num_beat_pred_br10__0 [5]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [5]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\conservative_gen.num_beat_cnt_reg[7] [1]));
  LUT5 #(
    .INIT(32'h3C888888)) 
    p_3_out_carry__0_i_7
       (.I0(\conservative_gen.num_beat_pred_br10__0 [4]),
        .I1(\conservative_gen.next_burst ),
        .I2(\conservative_gen.num_beat_cnt_reg[7]_0 [4]),
        .I3(local_AXI_WREADY),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\conservative_gen.num_beat_cnt_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_n_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__1 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4_n_0 ),
        .O(\raddr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__1 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr[3]_i_3 
       (.I0(\conservative_gen.burst_valid ),
        .I1(\conservative_gen.next_burst ),
        .I2(full_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(empty_n_reg_n_0),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h00B0B0B0)) 
    \raddr[3]_i_4 
       (.I0(\conservative_gen.next_burst ),
        .I1(\conservative_gen.burst_valid ),
        .I2(empty_n_reg_n_0),
        .I3(local_BURST_AWVALID),
        .I4(full_n_reg_n_0),
        .O(\raddr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[2]_i_1__1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__1_n_0 ),
        .D(\raddr[3]_i_2__1_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized0
   (full_n_reg_0,
    \bus_wide_gen.single_beat0 ,
    p_66_in,
    E,
    p_68_in,
    dout_vld_reg_0,
    \dout_reg[33] ,
    SR,
    ap_clk,
    local_CHN_AWREADY,
    \data_p2_reg[0] ,
    \dout_reg[0] ,
    p_65_in,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    Q,
    S,
    \dout_reg[33]_0 );
  output full_n_reg_0;
  output \bus_wide_gen.single_beat0 ;
  output p_66_in;
  output [0:0]E;
  output p_68_in;
  output dout_vld_reg_0;
  output [33:0]\dout_reg[33] ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_AWREADY;
  input \data_p2_reg[0] ;
  input \dout_reg[0] ;
  input p_65_in;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [1:0]Q;
  input [0:0]S;
  input [1:0]\dout_reg[33]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.single_beat0 ;
  wire \data_p2_reg[0] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [33:0]\dout_reg[33] ;
  wire [1:0]\dout_reg[33]_0 ;
  wire dout_vld_i_1__1_n_0;
  wire dout_vld_reg_0;
  wire empty_n1__0;
  wire empty_n_i_1__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__0;
  wire full_n_i_1__2_n_0;
  wire full_n_reg_0;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__0_n_0 ;
  wire \num_data_cnt[1]_i_1__2_n_0 ;
  wire \num_data_cnt[2]_i_1__2_n_0 ;
  wire \num_data_cnt[3]_i_1__2_n_0 ;
  wire \num_data_cnt[4]_i_1__1_n_0 ;
  wire \num_data_cnt[4]_i_2__1_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire raddr112_in__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0]_1 ),
        .\dout_reg[0]_3 (\dout_reg[0] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[33]_1 (full_n_reg_0),
        .\dout_reg[33]_2 (\data_p2_reg[0] ),
        .\dout_reg[33]_3 (\dout_reg[33]_0 ),
        .\dout_reg[33]_4 (raddr_reg),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .p_65_in(p_65_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push));
  LUT3 #(
    .INIT(8'hE0)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_3 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0] ),
        .O(p_66_in));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hAAA22222)) 
    \bus_wide_gen.offset_pack_buf[33]_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(p_65_in),
        .O(\bus_wide_gen.single_beat0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \bus_wide_gen.offset_valid_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(p_65_in),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0] ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1 
       (.I0(full_n_reg_0),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__1
       (.I0(pop),
        .I1(\bus_wide_gen.single_beat0 ),
        .I2(\bus_wide_gen.offset_empty_n ),
        .O(dout_vld_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    empty_n_i_1__3
       (.I0(empty_n1__0),
        .I1(pop),
        .I2(\data_p2_reg[0] ),
        .I3(local_CHN_AWREADY),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFFF4CCC)) 
    full_n_i_1__2
       (.I0(full_n2__0),
        .I1(full_n_reg_0),
        .I2(local_CHN_AWREADY),
        .I3(\data_p2_reg[0] ),
        .I4(\bus_wide_gen.single_beat0 ),
        .O(full_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    full_n_i_2__9
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(full_n2__0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_AWREADY),
        .I2(\data_p2_reg[0] ),
        .I3(pop),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h08880000AAAAAAAA)) 
    \mOutPtr[4]_i_3__1 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(p_66_in),
        .I3(p_65_in),
        .I4(\bus_wide_gen.offset_empty_n ),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__1_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \num_data_cnt[1]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(\data_p2_reg[0] ),
        .I2(local_CHN_AWREADY),
        .I3(full_n_reg_0),
        .I4(\bus_wide_gen.single_beat0 ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \num_data_cnt[2]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(\bus_wide_gen.single_beat0 ),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__2 
       (.I0(\bus_wide_gen.single_beat0 ),
        .I1(push),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_data_cnt[4]_i_1__1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_AWREADY),
        .I2(\data_p2_reg[0] ),
        .I3(\bus_wide_gen.single_beat0 ),
        .O(\num_data_cnt[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__1 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h222A0000AAAAAAAA)) 
    \num_data_cnt[4]_i_3__1 
       (.I0(push),
        .I1(p_65_in),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0] ),
        .I5(\bus_wide_gen.offset_empty_n ),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[0]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[1]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[2]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[3]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__1_n_0 ),
        .D(\num_data_cnt[4]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0AC0C0C0C0C0C0C0)) 
    \raddr[3]_i_1__2 
       (.I0(empty_n_reg_n_0),
        .I1(raddr112_in__0),
        .I2(pop),
        .I3(\data_p2_reg[0] ),
        .I4(local_CHN_AWREADY),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__2 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__5 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized1
   (\bus_wide_gen.local_HLS_WVALID ,
    gmem_0_WREADY,
    Q,
    p_65_in,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    DI,
    \mOutPtr_reg[4]_0 ,
    \num_data_cnt_reg[1]_0 ,
    full_n_reg_0,
    \bus_wide_gen.data_valid_reg_2 ,
    ap_rst_n_0,
    \bus_wide_gen.first_beat_set_reg ,
    S,
    \num_data_cnt_reg[3]_0 ,
    \mOutPtr_reg[5]_0 ,
    \num_data_cnt_reg[5]_0 ,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    \dout_reg[8] ,
    SR,
    ap_clk,
    push,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    local_AXI_WREADY,
    num_data_cnt1,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.beat_len_cnt_reg[0] ,
    \bus_wide_gen.beat_len_cnt_reg[0]_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    p_66_in,
    \bus_wide_gen.first_pad_reg ,
    p_68_in,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \bus_wide_gen.last_beat_set_reg ,
    ap_rst_n,
    \dout_reg[7] ,
    D,
    \num_data_cnt_reg[6]_0 );
  output \bus_wide_gen.local_HLS_WVALID ;
  output gmem_0_WREADY;
  output [4:0]Q;
  output p_65_in;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output [3:0]DI;
  output [1:0]\mOutPtr_reg[4]_0 ;
  output [0:0]\num_data_cnt_reg[1]_0 ;
  output full_n_reg_0;
  output \bus_wide_gen.data_valid_reg_2 ;
  output ap_rst_n_0;
  output \bus_wide_gen.first_beat_set_reg ;
  output [3:0]S;
  output [3:0]\num_data_cnt_reg[3]_0 ;
  output [1:0]\mOutPtr_reg[5]_0 ;
  output [1:0]\num_data_cnt_reg[5]_0 ;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output [8:0]\dout_reg[8] ;
  input [0:0]SR;
  input ap_clk;
  input push;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input local_AXI_WREADY;
  input num_data_cnt1;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.beat_len_cnt_reg[0] ;
  input \bus_wide_gen.beat_len_cnt_reg[0]_0 ;
  input [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input p_66_in;
  input \bus_wide_gen.first_pad_reg ;
  input p_68_in;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.pad_oh_reg_reg[3] ;
  input \bus_wide_gen.last_beat_set_reg ;
  input ap_rst_n;
  input [7:0]\dout_reg[7] ;
  input [5:0]D;
  input [5:0]\num_data_cnt_reg[6]_0 ;

  wire [5:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire U_fifo_srl_n_2;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.beat_len_cnt_reg[0] ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_0 ;
  wire [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_pad_i_3_n_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.last_beat_set_reg ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [7:0]\dout_reg[7] ;
  wire [8:0]\dout_reg[8] ;
  wire dout_vld_i_1__2_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__6;
  wire full_n_i_1__1_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire gmem_0_WREADY;
  wire local_AXI_WREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire [6:5]mOutPtr_reg;
  wire [1:0]\mOutPtr_reg[4]_0 ;
  wire [1:0]\mOutPtr_reg[5]_0 ;
  wire num_data_cnt1;
  wire \num_data_cnt[0]_i_1__1_n_0 ;
  wire \num_data_cnt[6]_i_1_n_0 ;
  wire [6:5]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[1]_0 ;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [1:0]\num_data_cnt_reg[5]_0 ;
  wire [5:0]\num_data_cnt_reg[6]_0 ;
  wire p_0_in;
  wire p_0_in42_in;
  wire p_0_in50_in;
  wire p_17_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire raddr112_in__1;
  wire raddr118_out;
  wire \raddr[0]_i_1__1_n_0 ;
  wire \raddr[1]_i_1__1_n_0 ;
  wire \raddr[2]_i_1__0_n_0 ;
  wire \raddr[3]_i_1__0_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[5]_i_2_n_0 ;
  wire \raddr[5]_i_4_n_0 ;
  wire [5:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.beat_len_cnt_reg[0] (\bus_wide_gen.beat_len_cnt_reg[0] ),
        .\bus_wide_gen.beat_len_cnt_reg[0]_0 (\bus_wide_gen.beat_len_cnt_reg[0]_0 ),
        .\bus_wide_gen.beat_len_cnt_reg[0]_1 (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.beat_len_cnt_reg[0]_2 (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.beat_len_cnt_reg[0]_3 (\bus_wide_gen.pad_oh_reg_reg[3] ),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[2] (\bus_wide_gen.pad_oh_reg_reg[2] ),
        .\bus_wide_gen.offset_valid_reg (p_65_in),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_beat_set_reg_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\bus_wide_gen.local_HLS_WVALID ),
        .\dout_reg[0]_2 (empty_n_reg_n_0),
        .\dout_reg[0]_3 (\dout_reg[0]_0 ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .dout_vld_reg(U_fifo_srl_n_2),
        .local_AXI_WREADY(local_AXI_WREADY),
        .p_0_in(p_0_in),
        .p_0_in42_in(p_0_in42_in),
        .p_0_in50_in(p_0_in50_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push));
  LUT6 #(
    .INIT(64'h10F0000000000000)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [3]),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [2]),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(p_68_in),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(p_0_in50_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(p_0_in42_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(p_0_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(p_65_in),
        .I1(\dout_reg[0]_0 ),
        .I2(local_AXI_WREADY),
        .O(\bus_wide_gen.data_valid_reg_2 ));
  LUT6 #(
    .INIT(64'hF3F3F333BBBBBBBB)) 
    \bus_wide_gen.first_beat_set_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_0 ),
        .I1(ap_rst_n),
        .I2(\dout_reg[0] ),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_0 ),
        .I5(p_65_in),
        .O(\bus_wide_gen.first_beat_set_reg ));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.first_pad_reg ),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFF83FFFFFF800000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(U_fifo_srl_n_2),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I3(\bus_wide_gen.first_pad_i_3_n_0 ),
        .I4(p_66_in),
        .I5(p_0_in),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \bus_wide_gen.first_pad_i_3 
       (.I0(p_0_in50_in),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [1]),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] [0]),
        .I3(p_0_in42_in),
        .O(\bus_wide_gen.first_pad_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h08080888CCCC0000)) 
    \bus_wide_gen.last_beat_set_i_1 
       (.I0(\bus_wide_gen.last_beat_set_reg ),
        .I1(ap_rst_n),
        .I2(\dout_reg[0] ),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_0 ),
        .I5(p_65_in),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(U_fifo_srl_n_2),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(p_0_in50_in),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hBAFFFFFF8A000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(p_0_in42_in),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'hBBFBAAAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_0 ),
        .I3(local_AXI_WREADY),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(\bus_wide_gen.local_HLS_WVALID ),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0F00)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg[4]_0 [0]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[5]),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(DI[3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .I2(DI[1]),
        .I3(DI[2]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5555555510000000)) 
    full_n_i_1__1
       (.I0(full_n1__6),
        .I1(push),
        .I2(\bus_wide_gen.local_HLS_WVALID ),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\dout_reg[0] ),
        .I5(gmem_0_WREADY),
        .O(full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    full_n_i_2
       (.I0(num_data_cnt1),
        .I1(full_n_i_4_n_0),
        .I2(num_data_cnt_reg[6]),
        .I3(Q[4]),
        .I4(num_data_cnt_reg[5]),
        .O(full_n1__6));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_4_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(gmem_0_WREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg[4]_0 [0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h66A666A6A6A666A6)) 
    \mOutPtr[6]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(\bus_wide_gen.local_HLS_WVALID ),
        .I3(\dout_reg[0] ),
        .I4(\dout_reg[0]_0 ),
        .I5(local_AXI_WREADY),
        .O(\mOutPtr[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[4]),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[6]_i_1_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .O(\num_data_cnt[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h6A66AAAA)) 
    \num_data_cnt[6]_i_1 
       (.I0(push),
        .I1(\bus_wide_gen.local_HLS_WVALID ),
        .I2(local_AXI_WREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0] ),
        .O(\num_data_cnt[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [4]),
        .Q(num_data_cnt_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[6]_i_1_n_0 ),
        .D(\num_data_cnt_reg[6]_0 [5]),
        .Q(num_data_cnt_reg[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_1
       (.I0(num_data_cnt_reg[5]),
        .I1(num_data_cnt_reg[6]),
        .O(\num_data_cnt_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry__0_i_2
       (.I0(Q[4]),
        .I1(num_data_cnt_reg[5]),
        .O(\num_data_cnt_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1
       (.I0(Q[1]),
        .O(\num_data_cnt_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\num_data_cnt_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\num_data_cnt_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\num_data_cnt_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h6A66AAAA55555555)) 
    p_0_out__15_carry_i_5
       (.I0(Q[1]),
        .I1(\bus_wide_gen.local_HLS_WVALID ),
        .I2(local_AXI_WREADY),
        .I3(\dout_reg[0]_0 ),
        .I4(\dout_reg[0] ),
        .I5(push),
        .O(\num_data_cnt_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\mOutPtr_reg[4]_0 [1]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(DI[3]),
        .I1(\mOutPtr_reg[4]_0 [1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(DI[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \raddr[1]_i_1__1 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[1]),
        .O(\raddr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__0 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h20AA0000AAAAAAAA)) 
    \raddr[3]_i_2__0 
       (.I0(push),
        .I1(local_AXI_WREADY),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0] ),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .I2(raddr118_out),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[4]),
        .I5(raddr_reg[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22A2000000000000)) 
    \raddr[4]_i_2 
       (.I0(\bus_wide_gen.local_HLS_WVALID ),
        .I1(\dout_reg[0] ),
        .I2(\dout_reg[0]_0 ),
        .I3(local_AXI_WREADY),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  LUT4 #(
    .INIT(16'h0AC0)) 
    \raddr[5]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(raddr112_in__1),
        .I2(pop),
        .I3(push),
        .O(\raddr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[2]),
        .I1(\raddr[5]_i_4_n_0 ),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[5]),
        .I4(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \raddr[5]_i_3 
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[4]),
        .I2(raddr_reg[1]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(raddr112_in__1));
  LUT6 #(
    .INIT(64'h54D5545454545454)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[2]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[0]),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(\raddr[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[1]_i_1__1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[2]_i_1__0_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[3]_i_1__0_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[5]_i_2_n_0 ),
        .Q(raddr_reg[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized2
   (wreq_valid,
    next_wreq,
    D,
    Q,
    \dout_reg[79] ,
    \w_reg_164_reg[4] ,
    \ap_CS_fsm_reg[3] ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[2] ,
    tmp_valid_reg,
    local_CHN_AWREADY,
    tmp_valid_reg_0,
    wrsp_ready,
    \dout_reg[63] ,
    \ap_CS_fsm_reg[2]_0 ,
    ap_start);
  output wreq_valid;
  output next_wreq;
  output [0:0]D;
  output [64:0]Q;
  output \dout_reg[79] ;
  output \w_reg_164_reg[4] ;
  output [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]SR;
  input ap_clk;
  input [2:0]\ap_CS_fsm_reg[2] ;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input [63:0]\dout_reg[63] ;
  input [5:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_start;

  wire [0:0]D;
  wire [64:0]Q;
  wire [0:0]SR;
  wire [2:0]\ap_CS_fsm_reg[2] ;
  wire [5:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_start;
  wire [63:0]\dout_reg[63] ;
  wire \dout_reg[79] ;
  wire dout_vld_i_1__3_n_0;
  wire empty_n_i_1__4_n_0;
  wire empty_n_i_2__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__10_n_0;
  wire gmem_0_AWREADY;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__2_n_0 ;
  wire \num_data_cnt[1]_i_1__3_n_0 ;
  wire \num_data_cnt[2]_i_1__3_n_0 ;
  wire \num_data_cnt[3]_i_1__3_n_0 ;
  wire \num_data_cnt[3]_i_2__0_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire \w_reg_164_reg[4] ;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized2 U_fifo_srl
       (.D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (wreq_valid),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[79]_0 (\dout_reg[79] ),
        .\dout_reg[79]_1 (\ap_CS_fsm_reg[2] [1]),
        .\dout_reg[79]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[79]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[79]_4 (\raddr_reg_n_0_[2] ),
        .gmem_0_AWREADY(gmem_0_AWREADY),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .pop(pop),
        .push(push),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .wrsp_ready(wrsp_ready));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[2] [1]),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[2] [0]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2] [2]),
        .I1(\w_reg_164_reg[4] ),
        .I2(\ap_CS_fsm_reg[2] [1]),
        .I3(gmem_0_AWREADY),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 [4]),
        .I1(\ap_CS_fsm_reg[2]_0 [5]),
        .I2(\ap_CS_fsm_reg[2]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_0 [3]),
        .I4(\ap_CS_fsm_reg[2]_0 [1]),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\w_reg_164_reg[4] ));
  LUT6 #(
    .INIT(64'hAEEEAAAAEEEEEEEE)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_0),
        .I1(wreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(tmp_valid_reg_0),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__11_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__11
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__10
       (.I0(full_n1__3),
        .I1(gmem_0_AWREADY),
        .I2(wreq_valid),
        .I3(next_wreq),
        .O(full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__1
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(gmem_0_AWREADY),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[2] [1]),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[2] [1]),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(gmem_0_AWREADY),
        .I2(pop),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2__0 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__2 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(gmem_0_AWREADY),
        .I2(\ap_CS_fsm_reg[2] [1]),
        .I3(next_wreq),
        .I4(wreq_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_wreq),
        .I3(wreq_valid),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg[2] [1]),
        .I1(gmem_0_AWREADY),
        .I2(wreq_valid),
        .I3(next_wreq),
        .O(\num_data_cnt[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__0 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[3]_i_3__0 
       (.I0(gmem_0_AWREADY),
        .I1(\ap_CS_fsm_reg[2] [1]),
        .I2(next_wreq),
        .I3(wreq_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__3_n_0 ),
        .D(\num_data_cnt[0]_i_1__2_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__3_n_0 ),
        .D(\num_data_cnt[1]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__3_n_0 ),
        .D(\num_data_cnt[2]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1__3_n_0 ),
        .D(\num_data_cnt[3]_i_2__0_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6C6CC3C0CCCC)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F80FC00FF00)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \tmp_addr[63]_i_1 
       (.I0(wreq_valid),
        .I1(tmp_valid_reg),
        .I2(local_CHN_AWREADY),
        .I3(tmp_valid_reg_0),
        .I4(wrsp_ready),
        .O(next_wreq));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized2_21
   (full_n_reg_0,
    next_rreq,
    \ap_CS_fsm_reg[12] ,
    \bus_wide_gen.ready_for_data__0 ,
    tmp_len0,
    \dout_reg[64] ,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[20] ,
    \bus_wide_gen.data_valid_reg ,
    \ap_CS_fsm_reg[19] ,
    full_n_reg_1,
    \dout_reg[63] ,
    SR,
    ap_clk,
    tmp_valid_reg,
    local_CHN_ARREADY,
    tmp_valid_reg_0,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID,
    \dout_reg[64]_0 ,
    Q,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \ap_CS_fsm_reg[13] ,
    \dout_reg[63]_0 ,
    \dout_reg[62] ,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[59] ,
    \dout_reg[58] ,
    \dout_reg[57] ,
    \dout_reg[56] ,
    \dout_reg[55] ,
    \dout_reg[54] ,
    \dout_reg[53] ,
    \dout_reg[52] ,
    \dout_reg[51] ,
    \dout_reg[50] ,
    \dout_reg[49] ,
    \dout_reg[48] ,
    \dout_reg[47] ,
    \dout_reg[46] ,
    \dout_reg[45] ,
    \dout_reg[44] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[40] ,
    \dout_reg[39] ,
    \dout_reg[38] ,
    \dout_reg[37] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[33] ,
    \dout_reg[32] ,
    \dout_reg[31] ,
    \dout_reg[30] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[27] ,
    \dout_reg[26] ,
    \dout_reg[25] ,
    \dout_reg[24] ,
    \dout_reg[23] ,
    \dout_reg[22] ,
    \dout_reg[21] ,
    \dout_reg[20] ,
    \dout_reg[19] ,
    \dout_reg[18] ,
    \dout_reg[17] ,
    \dout_reg[16] ,
    \dout_reg[15] ,
    \dout_reg[14] ,
    \dout_reg[13] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[8] ,
    \dout_reg[7] ,
    \dout_reg[6] ,
    \dout_reg[5] ,
    \dout_reg[4] ,
    \dout_reg[3] ,
    \dout_reg[2] ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[1] ,
    \dout_reg[1]_0 ,
    gmem_addr_16_reg_848,
    \mem_reg[5][0]_srl6_i_2 ,
    \mem_reg[5][0]_srl6_i_2_0 ,
    \ap_CS_fsm_reg[4] ,
    gmem_addr_15_reg_842,
    ap_CS_fsm_state18,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    gmem_addr_12_reg_824,
    gmem_addr_2_reg_764,
    gmem_addr_13_reg_830,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    \mem_reg[5][63]_srl6_i_1 ,
    ap_CS_fsm_state17,
    \mem_reg[5][63]_srl6_i_1_0 ,
    \mem_reg[5][63]_srl6_i_1_1 ,
    gmem_addr_9_reg_806,
    \mem_reg[5][63]_srl6_i_1_2 ,
    \mem_reg[5][63]_srl6_i_1_3 ,
    \mem_reg[5][63]_srl6_i_1_4 ,
    \mem_reg[5][63]_srl6_i_1_5 ,
    \mem_reg[5][63]_srl6_i_1_6 ,
    \mem_reg[5][63]_srl6_i_1_7 ,
    \mem_reg[5][63]_srl6_i_1_8 ,
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_2);
  output full_n_reg_0;
  output next_rreq;
  output \ap_CS_fsm_reg[12] ;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]tmp_len0;
  output \dout_reg[64] ;
  output \ap_CS_fsm_reg[12]_0 ;
  output [9:0]\ap_CS_fsm_reg[20] ;
  output \bus_wide_gen.data_valid_reg ;
  output \ap_CS_fsm_reg[19] ;
  output full_n_reg_1;
  output [63:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input tmp_valid_reg_0;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  input \dout_reg[64]_0 ;
  input [12:0]Q;
  input \bus_wide_gen.data_valid_reg_0 ;
  input \bus_wide_gen.data_valid_reg_1 ;
  input \ap_CS_fsm_reg[13] ;
  input \dout_reg[63]_0 ;
  input \dout_reg[62] ;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[59] ;
  input \dout_reg[58] ;
  input \dout_reg[57] ;
  input \dout_reg[56] ;
  input \dout_reg[55] ;
  input \dout_reg[54] ;
  input \dout_reg[53] ;
  input \dout_reg[52] ;
  input \dout_reg[51] ;
  input \dout_reg[50] ;
  input \dout_reg[49] ;
  input \dout_reg[48] ;
  input \dout_reg[47] ;
  input \dout_reg[46] ;
  input \dout_reg[45] ;
  input \dout_reg[44] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[40] ;
  input \dout_reg[39] ;
  input \dout_reg[38] ;
  input \dout_reg[37] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[33] ;
  input \dout_reg[32] ;
  input \dout_reg[31] ;
  input \dout_reg[30] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[27] ;
  input \dout_reg[26] ;
  input \dout_reg[25] ;
  input \dout_reg[24] ;
  input \dout_reg[23] ;
  input \dout_reg[22] ;
  input \dout_reg[21] ;
  input \dout_reg[20] ;
  input \dout_reg[19] ;
  input \dout_reg[18] ;
  input \dout_reg[17] ;
  input \dout_reg[16] ;
  input \dout_reg[15] ;
  input \dout_reg[14] ;
  input \dout_reg[13] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[8] ;
  input \dout_reg[7] ;
  input \dout_reg[6] ;
  input \dout_reg[5] ;
  input \dout_reg[4] ;
  input \dout_reg[3] ;
  input \dout_reg[2] ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[1] ;
  input \dout_reg[1]_0 ;
  input [1:0]gmem_addr_16_reg_848;
  input \mem_reg[5][0]_srl6_i_2 ;
  input \mem_reg[5][0]_srl6_i_2_0 ;
  input \ap_CS_fsm_reg[4] ;
  input [63:0]gmem_addr_15_reg_842;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input [62:0]gmem_addr_12_reg_824;
  input [62:0]gmem_addr_2_reg_764;
  input [62:0]gmem_addr_13_reg_830;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input [61:0]\mem_reg[5][63]_srl6_i_1 ;
  input ap_CS_fsm_state17;
  input [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  input [61:0]gmem_addr_9_reg_806;
  input [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  input ap_block_pp0_stage15_subdone_grp22_done_reg_i_2;

  wire [12:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[19] ;
  wire [9:0]\ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_block_pp0_stage15_subdone_grp22_done_reg_i_2;
  wire ap_clk;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire \dout_reg[62] ;
  wire [63:0]\dout_reg[63] ;
  wire \dout_reg[63]_0 ;
  wire \dout_reg[64] ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire dout_vld_i_1__7_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__12_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__7;
  wire full_n_i_1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [62:0]gmem_addr_12_reg_824;
  wire [62:0]gmem_addr_13_reg_830;
  wire [63:0]gmem_addr_15_reg_842;
  wire [1:0]gmem_addr_16_reg_848;
  wire [62:0]gmem_addr_2_reg_764;
  wire [61:0]gmem_addr_9_reg_806;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mem_reg[5][0]_srl6_i_2 ;
  wire \mem_reg[5][0]_srl6_i_2_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  wire next_rreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__7_n_0 ;
  wire \num_data_cnt[1]_i_1_n_0 ;
  wire \num_data_cnt[2]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_1_n_0 ;
  wire \num_data_cnt[3]_i_2_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized2_22 U_fifo_srl
       (.Q(Q[9:1]),
        .SR(SR),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf_reg[31] (full_n_reg_0),
        .\bus_wide_gen.data_buf_reg[31]_0 (\ap_CS_fsm_reg[13] ),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[10]_0 (\dout_reg[10] ),
        .\dout_reg[11]_0 (\dout_reg[11] ),
        .\dout_reg[12]_0 (\dout_reg[12] ),
        .\dout_reg[13]_0 (\dout_reg[13] ),
        .\dout_reg[14]_0 (\dout_reg[14] ),
        .\dout_reg[15]_0 (\dout_reg[15] ),
        .\dout_reg[16]_0 (\dout_reg[16] ),
        .\dout_reg[17]_0 (\dout_reg[17] ),
        .\dout_reg[18]_0 (\dout_reg[18] ),
        .\dout_reg[19]_0 (\dout_reg[19] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (\dout_reg[1]_0 ),
        .\dout_reg[20]_0 (\dout_reg[20] ),
        .\dout_reg[21]_0 (\dout_reg[21] ),
        .\dout_reg[22]_0 (\dout_reg[22] ),
        .\dout_reg[23]_0 (\dout_reg[23] ),
        .\dout_reg[24]_0 (\dout_reg[24] ),
        .\dout_reg[25]_0 (\dout_reg[25] ),
        .\dout_reg[26]_0 (\dout_reg[26] ),
        .\dout_reg[27]_0 (\dout_reg[27] ),
        .\dout_reg[28]_0 (\dout_reg[28] ),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[2]_1 (\dout_reg[2]_0 ),
        .\dout_reg[2]_2 (\dout_reg[2]_1 ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[31]_0 (\dout_reg[31] ),
        .\dout_reg[32]_0 (\dout_reg[32] ),
        .\dout_reg[33]_0 (\dout_reg[33] ),
        .\dout_reg[34]_0 (\dout_reg[34] ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[37]_0 (\dout_reg[37] ),
        .\dout_reg[38]_0 (\dout_reg[38] ),
        .\dout_reg[39]_0 (\dout_reg[39] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[40]_0 (\dout_reg[40] ),
        .\dout_reg[41]_0 (\dout_reg[41] ),
        .\dout_reg[42]_0 (\dout_reg[42] ),
        .\dout_reg[43]_0 (\dout_reg[43] ),
        .\dout_reg[44]_0 (\dout_reg[44] ),
        .\dout_reg[45]_0 (\dout_reg[45] ),
        .\dout_reg[46]_0 (\dout_reg[46] ),
        .\dout_reg[47]_0 (\dout_reg[47] ),
        .\dout_reg[48]_0 (\dout_reg[48] ),
        .\dout_reg[49]_0 (\dout_reg[49] ),
        .\dout_reg[4]_0 (\dout_reg[4] ),
        .\dout_reg[50]_0 (\dout_reg[50] ),
        .\dout_reg[51]_0 (\dout_reg[51] ),
        .\dout_reg[52]_0 (\dout_reg[52] ),
        .\dout_reg[53]_0 (\dout_reg[53] ),
        .\dout_reg[54]_0 (\dout_reg[54] ),
        .\dout_reg[55]_0 (\dout_reg[55] ),
        .\dout_reg[56]_0 (\dout_reg[56] ),
        .\dout_reg[57]_0 (\dout_reg[57] ),
        .\dout_reg[58]_0 (\dout_reg[58] ),
        .\dout_reg[59]_0 (\dout_reg[59] ),
        .\dout_reg[5]_0 (\dout_reg[5] ),
        .\dout_reg[60]_0 (\dout_reg[60] ),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[62]_0 (\dout_reg[62] ),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (\dout_reg[63]_0 ),
        .\dout_reg[64]_0 (\dout_reg[64] ),
        .\dout_reg[64]_1 (\dout_reg[64]_0 ),
        .\dout_reg[64]_2 (\raddr_reg_n_0_[0] ),
        .\dout_reg[64]_3 (\raddr_reg_n_0_[1] ),
        .\dout_reg[64]_4 (\raddr_reg_n_0_[2] ),
        .\dout_reg[6]_0 (\dout_reg[6] ),
        .\dout_reg[7]_0 (\dout_reg[7] ),
        .\dout_reg[8]_0 (\dout_reg[8] ),
        .\dout_reg[9]_0 (\dout_reg[9] ),
        .gmem_addr_12_reg_824(gmem_addr_12_reg_824),
        .gmem_addr_13_reg_830(gmem_addr_13_reg_830),
        .gmem_addr_15_reg_842(gmem_addr_15_reg_842),
        .gmem_addr_16_reg_848(gmem_addr_16_reg_848),
        .gmem_addr_2_reg_764(gmem_addr_2_reg_764),
        .gmem_addr_9_reg_806(gmem_addr_9_reg_806),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mem_reg[5][0]_srl6_i_2_0 (\mem_reg[5][0]_srl6_i_2 ),
        .\mem_reg[5][0]_srl6_i_2_1 (\mem_reg[5][0]_srl6_i_2_0 ),
        .\mem_reg[5][63]_srl6_i_1_0 (\mem_reg[5][63]_srl6_i_1 ),
        .\mem_reg[5][63]_srl6_i_1_1 (\mem_reg[5][63]_srl6_i_1_0 ),
        .\mem_reg[5][63]_srl6_i_1_2 (\mem_reg[5][63]_srl6_i_1_1 ),
        .\mem_reg[5][63]_srl6_i_1_3 (\mem_reg[5][63]_srl6_i_1_2 ),
        .\mem_reg[5][63]_srl6_i_1_4 (\mem_reg[5][63]_srl6_i_1_3 ),
        .\mem_reg[5][63]_srl6_i_1_5 (\mem_reg[5][63]_srl6_i_1_4 ),
        .\mem_reg[5][63]_srl6_i_1_6 (\mem_reg[5][63]_srl6_i_1_5 ),
        .\mem_reg[5][63]_srl6_i_1_7 (\mem_reg[5][63]_srl6_i_1_6 ),
        .\mem_reg[5][63]_srl6_i_1_8 (\mem_reg[5][63]_srl6_i_1_7 ),
        .\mem_reg[5][63]_srl6_i_1_9 (\mem_reg[5][63]_srl6_i_1_8 ),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[10]_i_1__0 
       (.I0(Q[7]),
        .I1(full_n_reg_0),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[20] [6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(Q[8]),
        .I1(full_n_reg_0),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[20] [7]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hACEC)) 
    \ap_CS_fsm[12]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[13] ),
        .O(\ap_CS_fsm_reg[20] [8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(full_n_reg_0),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'hCA0A)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(Q[10]),
        .I1(full_n_reg_0),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(ap_CS_fsm_state20),
        .O(\ap_CS_fsm_reg[20] [9]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[4] ),
        .I2(full_n_reg_0),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[20] [0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(Q[1]),
        .I1(full_n_reg_0),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[20] [1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(Q[2]),
        .I1(full_n_reg_0),
        .I2(Q[3]),
        .O(\ap_CS_fsm_reg[20] [2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(Q[3]),
        .I1(full_n_reg_0),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[20] [3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(Q[4]),
        .I1(full_n_reg_0),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[20] [4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(full_n_reg_0),
        .O(\ap_CS_fsm_reg[20] [5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_4
       (.I0(full_n_reg_0),
        .I1(ap_block_pp0_stage15_subdone_grp22_done_reg_i_2),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(\bus_wide_gen.data_valid_reg_1 ),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\ap_CS_fsm_reg[12] ),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1__7
       (.I0(empty_n_reg_n_0),
        .I1(rreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg_0),
        .O(dout_vld_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__7_n_0),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__12_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__12
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    full_n_i_1
       (.I0(full_n2__7),
        .I1(push),
        .I2(rreq_valid),
        .I3(next_rreq),
        .I4(full_n_reg_0),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    full_n_i_2__11
       (.I0(num_data_cnt_reg[3]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[2]),
        .O(full_n2__7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hA659)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(push),
        .I2(pop),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666A666A666A666)) 
    \mOutPtr[3]_i_1 
       (.I0(push),
        .I1(empty_n_reg_n_0),
        .I2(rreq_valid),
        .I3(tmp_valid_reg),
        .I4(local_CHN_ARREADY),
        .I5(tmp_valid_reg_0),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_2 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__7 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \num_data_cnt[1]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_rreq),
        .I3(rreq_valid),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(next_rreq),
        .I3(rreq_valid),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6A55AAAA)) 
    \num_data_cnt[3]_i_1 
       (.I0(push),
        .I1(tmp_valid_reg_0),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg),
        .I4(rreq_valid),
        .O(\num_data_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    \num_data_cnt[3]_i_3 
       (.I0(push),
        .I1(rreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg_0),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__7_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[2]_i_1_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[3]_i_1_n_0 ),
        .D(\num_data_cnt[3]_i_2_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999BBBB66624440)) 
    \raddr[0]_i_1 
       (.I0(push),
        .I1(pop),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[0] ),
        .O(\raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6C6CC3C0CCCC)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F80FC00FF00)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(pop),
        .I5(push),
        .O(\raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \tmp_addr[63]_i_1__0 
       (.I0(rreq_valid),
        .I1(tmp_valid_reg),
        .I2(local_CHN_ARREADY),
        .I3(tmp_valid_reg_0),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized3
   (empty_n_reg_0,
    local_CHN_WVALID,
    local_AXI_WREADY,
    num_data_cnt1,
    push_0,
    E,
    \bus_wide_gen.ready_for_data__0 ,
    DI,
    \bus_wide_gen.data_valid_reg ,
    full_n_reg_0,
    \bus_wide_gen.offset_pack_buf_reg[32] ,
    full_n_reg_1,
    \bus_wide_gen.offset_pack_buf_reg[33] ,
    \dout_reg[35] ,
    SR,
    ap_clk,
    dout_vld_reg_0,
    push,
    full_n_i_2,
    empty_n_reg_1,
    \bus_wide_gen.local_HLS_WVALID ,
    pop,
    p_4_in,
    CO,
    \conservative_gen.num_beat_cnt_reg[0] ,
    local_BURST_WREADY,
    \conservative_gen.burst_valid ,
    Q,
    p_68_in,
    \bus_wide_gen.data_gen[0].data_buf_reg[7] ,
    ap_rst_n,
    \bus_wide_gen.add_tail_2 ,
    p_66_in,
    \bus_wide_gen.add_tail_1 ,
    in);
  output empty_n_reg_0;
  output local_CHN_WVALID;
  output local_AXI_WREADY;
  output num_data_cnt1;
  output push_0;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]DI;
  output \bus_wide_gen.data_valid_reg ;
  output [0:0]full_n_reg_0;
  output [0:0]\bus_wide_gen.offset_pack_buf_reg[32] ;
  output [0:0]full_n_reg_1;
  output [0:0]\bus_wide_gen.offset_pack_buf_reg[33] ;
  output [35:0]\dout_reg[35] ;
  input [0:0]SR;
  input ap_clk;
  input dout_vld_reg_0;
  input push;
  input full_n_i_2;
  input empty_n_reg_1;
  input \bus_wide_gen.local_HLS_WVALID ;
  input pop;
  input p_4_in;
  input [0:0]CO;
  input \conservative_gen.num_beat_cnt_reg[0] ;
  input local_BURST_WREADY;
  input \conservative_gen.burst_valid ;
  input [0:0]Q;
  input p_68_in;
  input [3:0]\bus_wide_gen.data_gen[0].data_buf_reg[7] ;
  input ap_rst_n;
  input \bus_wide_gen.add_tail_2 ;
  input p_66_in;
  input \bus_wide_gen.add_tail_1 ;
  input [35:0]in;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.add_tail_1 ;
  wire \bus_wide_gen.add_tail_2 ;
  wire [3:0]\bus_wide_gen.data_gen[0].data_buf_reg[7] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire [0:0]\bus_wide_gen.offset_pack_buf_reg[32] ;
  wire [0:0]\bus_wide_gen.offset_pack_buf_reg[33] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.num_beat_cnt_reg[0] ;
  wire [35:0]\dout_reg[35] ;
  wire dout_vld_reg_0;
  wire empty_n1__3;
  wire empty_n_i_1__5_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2;
  wire [0:0]full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [35:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_WREADY;
  wire local_CHN_WVALID;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__3_n_0 ;
  wire \num_data_cnt[1]_i_1__4_n_0 ;
  wire \num_data_cnt[2]_i_1__4_n_0 ;
  wire \num_data_cnt[3]_i_1__4_n_0 ;
  wire \num_data_cnt[4]_i_1__2_n_0 ;
  wire \num_data_cnt[4]_i_2__2_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_4_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_4__0_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23] (local_AXI_WREADY),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 (empty_n_reg_1),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[35]_0 (\dout_reg[35] ),
        .in(in),
        .pop(pop),
        .sel(push_0));
  LUT6 #(
    .INIT(64'hB0B0B000FFFFFFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(p_68_in),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [2]),
        .I4(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I5(ap_rst_n),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hAA80FFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_68_in),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I3(\bus_wide_gen.add_tail_1 ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.offset_pack_buf_reg[33] ));
  LUT6 #(
    .INIT(64'hAAAA8000FFFFFFFF)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_68_in),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [2]),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [3]),
        .I4(\bus_wide_gen.add_tail_2 ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.offset_pack_buf_reg[32] ));
  LUT6 #(
    .INIT(64'hBBB00000FFFFFFFF)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(\bus_wide_gen.data_gen[0].data_buf_reg[7] [0]),
        .I3(\bus_wide_gen.data_gen[0].data_buf_reg[7] [1]),
        .I4(p_66_in),
        .I5(ap_rst_n),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF8F888F888888888)) 
    \conservative_gen.num_beat_cnt[7]_i_1 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(CO),
        .I3(\conservative_gen.num_beat_cnt_reg[0] ),
        .I4(local_BURST_WREADY),
        .I5(\conservative_gen.burst_valid ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(local_CHN_WVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__5
       (.I0(empty_n1__3),
        .I1(pop),
        .I2(empty_n_reg_1),
        .I3(local_AXI_WREADY),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h54)) 
    full_n_i_1__8
       (.I0(full_n1__4),
        .I1(local_AXI_WREADY),
        .I2(p_4_in),
        .O(full_n_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__2
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    full_n_i_3
       (.I0(push),
        .I1(full_n_i_2),
        .I2(empty_n_reg_1),
        .I3(local_AXI_WREADY),
        .I4(\bus_wide_gen.local_HLS_WVALID ),
        .O(num_data_cnt1));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(local_AXI_WREADY),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__4 
       (.I0(pop),
        .I1(push_0),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__2 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__2 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(pop),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__3 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \num_data_cnt[1]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(p_4_in),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \num_data_cnt[2]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .I3(p_4_in),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \num_data_cnt[3]_i_1__4 
       (.I0(p_4_in),
        .I1(push_0),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[1]),
        .I4(num_data_cnt_reg[3]),
        .I5(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \num_data_cnt[4]_i_1__2 
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .I2(p_4_in),
        .O(\num_data_cnt[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__2 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \num_data_cnt[4]_i_3__2 
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(p_4_in),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[0]_i_1__3_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[1]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[2]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[3]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__2_n_0 ),
        .D(\num_data_cnt[4]_i_2__2_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    p_3_out_carry_i_1
       (.I0(empty_n_reg_1),
        .I1(local_AXI_WREADY),
        .I2(Q),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    p_3_out_carry_i_5
       (.I0(local_AXI_WREADY),
        .I1(empty_n_reg_1),
        .O(DI));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(local_AXI_WREADY),
        .I3(empty_n_reg_1),
        .I4(empty_n_reg_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push_0),
        .I3(empty_n_reg_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__3 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4__0_n_0 ),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__3 
       (.I0(empty_n_reg_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_3__0 
       (.I0(pop),
        .I1(local_AXI_WREADY),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_4__0 
       (.I0(pop),
        .I1(empty_n_reg_1),
        .I2(local_AXI_WREADY),
        .O(\raddr[3]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4
   (\dout_reg[0] ,
    wrsp_ready,
    push__0,
    E,
    num_data_cnt1__0,
    Q,
    ap_clk,
    SR,
    next_wreq,
    \dout_reg[0]_0 ,
    local_CHN_AWREADY,
    \bus_wide_gen.offset_full_n ,
    wreq_valid,
    \num_data_cnt_reg[0]_0 ,
    \num_data_cnt_reg[0]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ost_resp_info);
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output [0:0]E;
  output num_data_cnt1__0;
  input [0:0]Q;
  input ap_clk;
  input [0:0]SR;
  input next_wreq;
  input \dout_reg[0]_0 ;
  input local_CHN_AWREADY;
  input \bus_wide_gen.offset_full_n ;
  input wreq_valid;
  input [0:0]\num_data_cnt_reg[0]_0 ;
  input \num_data_cnt_reg[0]_1 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input ost_resp_info;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n1__4;
  wire empty_n_reg_n_0;
  wire local_CHN_AWREADY;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__4_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire [0:0]\num_data_cnt_reg[0]_0 ;
  wire \num_data_cnt_reg[0]_1 ;
  wire ost_resp_info;
  wire push__0;
  wire \raddr[0]_i_1__3_n_0 ;
  wire [3:0]raddr_reg;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.D({U_fifo_srl_n_5,U_fifo_srl_n_6,U_fifo_srl_n_7,U_fifo_srl_n_8}),
        .E(U_fifo_srl_n_1),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[34] (E),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (raddr_reg),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .dout_vld_reg(U_fifo_srl_n_18),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n1__4(empty_n1__4),
        .empty_n_reg({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .empty_n_reg_0(U_fifo_srl_n_19),
        .empty_n_reg_1(empty_n_reg_n_0),
        .full_n_reg(push__0),
        .full_n_reg_0(U_fifo_srl_n_4),
        .full_n_reg_1(U_fifo_srl_n_20),
        .full_n_reg_2(wrsp_ready),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0] (\num_data_cnt_reg[0]_0 ),
        .\num_data_cnt_reg[0]_0 (\num_data_cnt_reg[0]_1 ),
        .\num_data_cnt_reg[1] ({U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .ost_resp_info(ost_resp_info),
        .\raddr_reg[3] (U_fifo_srl_n_3),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_19),
        .Q(wrsp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_20),
        .Q(wrsp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_8),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_7),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_5),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__4 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(\num_data_cnt[0]_i_1__4_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_15),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_14),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_13),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_4),
        .D(U_fifo_srl_n_12),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_10),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_3),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_23
   (\dout_reg[0] ,
    ost_ctrl_ready,
    p_1_in,
    push,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    Q,
    ursp_ready,
    wrsp_type);
  output \dout_reg[0] ;
  output ost_ctrl_ready;
  output p_1_in;
  input push;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input [0:0]Q;
  input ursp_ready;
  input wrsp_type;

  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_3;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire empty_n1__9;
  wire empty_n_reg_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \num_data_cnt[0]_i_1__9_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_valid;
  wire p_1_in;
  wire push;
  wire \raddr[0]_i_1__5_n_0 ;
  wire [3:0]raddr_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4_24 U_fifo_srl
       (.D({U_fifo_srl_n_3,U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_1),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(p_1_in),
        .dout_vld_reg_0(Q),
        .empty_n1__9(empty_n1__9),
        .empty_n_reg({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15}),
        .empty_n_reg_0(U_fifo_srl_n_17),
        .empty_n_reg_1(empty_n_reg_n_0),
        .full_n_reg(U_fifo_srl_n_7),
        .full_n_reg_0(U_fifo_srl_n_16),
        .full_n_reg_1(U_fifo_srl_n_18),
        .full_n_reg_2(ost_ctrl_ready),
        .\mOutPtr_reg[1] ({U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12}),
        .\mOutPtr_reg[4] (mOutPtr_reg),
        .\num_data_cnt_reg[4] (num_data_cnt_reg),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .ost_resp_valid(ost_resp_valid),
        .push(push),
        .\raddr_reg[3] (U_fifo_srl_n_8),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_17),
        .Q(ost_resp_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__9));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(empty_n_reg_n_0),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_12),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_11),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_10),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_7),
        .D(U_fifo_srl_n_9),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(\num_data_cnt[0]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_6),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_5),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_4),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_1),
        .D(U_fifo_srl_n_3),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(\raddr[0]_i_1__5_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_15),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_14),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_8),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_25
   (full_n_reg_0,
    DIPADIP,
    push_0,
    ost_ctrl_info,
    ap_clk,
    SR,
    ost_ctrl_valid,
    local_CHN_RREADY,
    Q,
    \dout_reg[0] ,
    push);
  output full_n_reg_0;
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input ost_ctrl_valid;
  input local_CHN_RREADY;
  input [0:0]Q;
  input [0:0]\dout_reg[0] ;
  input push;

  wire [0:0]DIPADIP;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [0:0]\dout_reg[0] ;
  wire dout_vld_i_1__12_n_0;
  wire empty_n1__12;
  wire empty_n_i_1__12_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__11_n_0;
  wire full_n_reg_0;
  wire local_CHN_RREADY;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__12_n_0 ;
  wire \num_data_cnt[1]_i_1__8_n_0 ;
  wire \num_data_cnt[2]_i_1__8_n_0 ;
  wire \num_data_cnt[3]_i_1__8_n_0 ;
  wire \num_data_cnt[4]_i_1__5_n_0 ;
  wire \num_data_cnt[4]_i_2__5_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire ost_burst_empty_n;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire p_17_in;
  wire pop;
  wire push;
  wire push_0;
  wire raddr118_out;
  wire \raddr[0]_i_1__7_n_0 ;
  wire \raddr[1]_i_1__7_n_0 ;
  wire \raddr[2]_i_1__6_n_0 ;
  wire \raddr[3]_i_1__6_n_0 ;
  wire \raddr[3]_i_2__6_n_0 ;
  wire \raddr[3]_i_4__3_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4_30 U_fifo_srl
       (.DIPADIP(DIPADIP),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_0),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[0]_2 (Q),
        .local_CHN_RREADY(local_CHN_RREADY),
        .ost_burst_empty_n(ost_burst_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .pop(pop),
        .push_0(push_0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_n_0),
        .I1(\dout_reg[0] ),
        .I2(Q),
        .I3(local_CHN_RREADY),
        .I4(ost_burst_empty_n),
        .O(dout_vld_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_0),
        .Q(ost_burst_empty_n),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__12
       (.I0(empty_n1__12),
        .I1(pop),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__9
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__12));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__12_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__11
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(ost_burst_empty_n),
        .I3(push),
        .I4(\dout_reg[0] ),
        .O(full_n_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__6
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__8 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7878887888788878)) 
    \mOutPtr[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(ost_burst_empty_n),
        .I4(\dout_reg[0] ),
        .I5(push),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    \mOutPtr[4]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(push),
        .I3(\dout_reg[0] ),
        .I4(ost_burst_empty_n),
        .I5(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__5_n_0 ),
        .D(\mOutPtr[4]_i_2__5_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__12 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__8 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__8 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7888888888888888)) 
    \num_data_cnt[4]_i_1__5 
       (.I0(full_n_reg_0),
        .I1(ost_ctrl_valid),
        .I2(ost_burst_empty_n),
        .I3(local_CHN_RREADY),
        .I4(Q),
        .I5(\dout_reg[0] ),
        .O(\num_data_cnt[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__5 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \num_data_cnt[4]_i_3__5 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_0),
        .I2(\dout_reg[0] ),
        .I3(Q),
        .I4(local_CHN_RREADY),
        .I5(ost_burst_empty_n),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[0]_i_1__12_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[1]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[2]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[3]_i_1__8_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__5_n_0 ),
        .D(\num_data_cnt[4]_i_2__5_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__7 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_n_0),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__6 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4__3_n_0 ),
        .O(\raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__6 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \raddr[3]_i_3__3 
       (.I0(ost_burst_empty_n),
        .I1(\dout_reg[0] ),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(ost_ctrl_valid),
        .I5(empty_n_reg_n_0),
        .O(raddr118_out));
  LUT6 #(
    .INIT(64'h00008F008F008F00)) 
    \raddr[3]_i_4__3 
       (.I0(push),
        .I1(\dout_reg[0] ),
        .I2(ost_burst_empty_n),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_0),
        .O(\raddr[3]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[0]_i_1__7_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[1]_i_1__7_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[2]_i_1__6_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_0 ),
        .D(\raddr[3]_i_2__6_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_26
   (ost_ctrl_empty_n,
    ost_ctrl_ready,
    SR,
    ap_clk,
    ost_ctrl_valid,
    local_BURST_RREADY,
    m_axi_gmem_ARREADY,
    \num_data_cnt_reg[4]_0 ,
    \num_data_cnt_reg[4]_1 ,
    num_data_cnt1__0);
  output ost_ctrl_empty_n;
  output ost_ctrl_ready;
  input [0:0]SR;
  input ap_clk;
  input ost_ctrl_valid;
  input local_BURST_RREADY;
  input m_axi_gmem_ARREADY;
  input \num_data_cnt_reg[4]_0 ;
  input \num_data_cnt_reg[4]_1 ;
  input num_data_cnt1__0;

  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_i_1__11_n_0;
  wire empty_n1__11;
  wire empty_n_i_1__11_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__4_n_0;
  wire local_BURST_RREADY;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__7_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire m_axi_gmem_ARREADY;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__11_n_0 ;
  wire \num_data_cnt[1]_i_1__10_n_0 ;
  wire \num_data_cnt[2]_i_1__10_n_0 ;
  wire \num_data_cnt[3]_i_1__10_n_0 ;
  wire \num_data_cnt[4]_i_1__7_n_0 ;
  wire \num_data_cnt[4]_i_2__7_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire \num_data_cnt_reg[4]_0 ;
  wire \num_data_cnt_reg[4]_1 ;
  wire ost_ctrl_empty_n;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire p_17_in;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_0),
        .I1(local_BURST_RREADY),
        .I2(ost_ctrl_empty_n),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(ost_ctrl_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__11
       (.I0(empty_n1__11),
        .I1(local_BURST_RREADY),
        .I2(ost_ctrl_empty_n),
        .I3(empty_n_reg_n_0),
        .I4(ost_ctrl_valid),
        .I5(ost_ctrl_ready),
        .O(empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__11));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__11_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__4
       (.I0(full_n1__4),
        .I1(ost_ctrl_ready),
        .I2(ost_ctrl_empty_n),
        .I3(local_BURST_RREADY),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__8
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(ost_ctrl_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__10 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__7 
       (.I0(ost_ctrl_ready),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_n_0),
        .I3(ost_ctrl_empty_n),
        .I4(local_BURST_RREADY),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_3__7 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(local_BURST_RREADY),
        .I3(ost_ctrl_empty_n),
        .I4(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__7_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__11 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .I1(ost_ctrl_valid),
        .I2(ost_ctrl_ready),
        .I3(local_BURST_RREADY),
        .I4(ost_ctrl_empty_n),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__10 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h75FF8A008A008A00)) 
    \num_data_cnt[4]_i_1__7 
       (.I0(ost_ctrl_ready),
        .I1(m_axi_gmem_ARREADY),
        .I2(\num_data_cnt_reg[4]_0 ),
        .I3(\num_data_cnt_reg[4]_1 ),
        .I4(ost_ctrl_empty_n),
        .I5(local_BURST_RREADY),
        .O(\num_data_cnt[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__7 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[0]_i_1__11_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[1]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[2]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[3]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__7_n_0 ),
        .D(\num_data_cnt[4]_i_2__7_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized5
   (dout_vld_reg_0,
    ursp_ready,
    dout_vld_reg_1,
    SR,
    ap_clk,
    push__0,
    dout_vld_reg_2,
    num_data_cnt1__0,
    ap_start,
    E);
  output dout_vld_reg_0;
  output ursp_ready;
  output [1:0]dout_vld_reg_1;
  input [0:0]SR;
  input ap_clk;
  input push__0;
  input [2:0]dout_vld_reg_2;
  input num_data_cnt1__0;
  input ap_start;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_start;
  wire dout_vld_i_1__6_n_0;
  wire dout_vld_reg_0;
  wire [1:0]dout_vld_reg_1;
  wire [2:0]dout_vld_reg_2;
  wire empty_n_i_1__7_n_0;
  wire empty_n_i_2__10_n_0;
  wire empty_n_reg_n_0;
  wire full_n1__3;
  wire full_n_i_1__3_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__5_n_0 ;
  wire \num_data_cnt[1]_i_1__6_n_0 ;
  wire \num_data_cnt[2]_i_1__6_n_0 ;
  wire \num_data_cnt[3]_i_2__1_n_0 ;
  wire [3:0]num_data_cnt_reg;
  wire p_17_in;
  wire pop;
  wire push__0;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(dout_vld_reg_2[2]),
        .I1(dout_vld_reg_0),
        .I2(ap_start),
        .I3(dout_vld_reg_2[0]),
        .O(dout_vld_reg_1[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2[2]),
        .I2(dout_vld_reg_2[1]),
        .O(dout_vld_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[2]),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FF0000)) 
    empty_n_i_1__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(empty_n_i_2__10_n_0),
        .I3(pop),
        .I4(push__0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_2__10
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .O(empty_n_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    empty_n_i_3__0
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_2[2]),
        .O(pop));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h55551000)) 
    full_n_i_1__3
       (.I0(full_n1__3),
        .I1(push__0),
        .I2(dout_vld_reg_2[2]),
        .I3(dout_vld_reg_0),
        .I4(ursp_ready),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    full_n_i_2__4
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[3]),
        .O(full_n1__3));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(ursp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hA6AA666659559999)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_2[2]),
        .I3(dout_vld_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(p_17_in),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h66A6)) 
    \mOutPtr[3]_i_1__6 
       (.I0(push__0),
        .I1(empty_n_reg_n_0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[2]),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__1 
       (.I0(p_17_in),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h20AA)) 
    \mOutPtr[3]_i_3 
       (.I0(push__0),
        .I1(dout_vld_reg_2[2]),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_0),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__5 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \num_data_cnt[1]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[2]),
        .I4(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7770888AEEE5111)) 
    \num_data_cnt[2]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .I1(push__0),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_2[2]),
        .I4(num_data_cnt_reg[2]),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_2__1 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[0]_i_1__5_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[1]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[2]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\num_data_cnt[3]_i_2__1_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized6
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \bus_wide_gen.last_split0__2 ,
    \ap_CS_fsm_reg[20] ,
    full_n_reg_1,
    \dout_reg[2] ,
    \dout_reg[3] ,
    \ap_CS_fsm_reg[28] ,
    \bus_wide_gen.data_valid_reg ,
    \ap_CS_fsm_reg[25] ,
    SR,
    ap_clk,
    local_CHN_ARREADY,
    \mOutPtr_reg[4]_0 ,
    p_22_in,
    Q,
    E,
    \dout_reg[3]_0 ,
    \mOutPtr[4]_i_3 ,
    \mOutPtr[4]_i_3_0 ,
    \ap_CS_fsm_reg[28]_0 ,
    p_17_in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \dout[3]_i_2 ,
    \dout_reg[3]_1 ,
    \local_CHN_ARLEN[0]_0 ,
    \bus_wide_gen.data_buf[31]_i_5 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_wide_gen.last_split0__2 ;
  output \ap_CS_fsm_reg[20] ;
  output [0:0]full_n_reg_1;
  output [0:0]\dout_reg[2] ;
  output [1:0]\dout_reg[3] ;
  output \ap_CS_fsm_reg[28] ;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output \ap_CS_fsm_reg[25] ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_ARREADY;
  input \mOutPtr_reg[4]_0 ;
  input p_22_in;
  input [0:0]Q;
  input [0:0]E;
  input [0:0]\dout_reg[3]_0 ;
  input \mOutPtr[4]_i_3 ;
  input \mOutPtr[4]_i_3_0 ;
  input \ap_CS_fsm_reg[28]_0 ;
  input p_17_in;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input \dout[3]_i_2 ;
  input [1:0]\dout_reg[3]_1 ;
  input [0:0]\local_CHN_ARLEN[0]_0 ;
  input [9:0]\bus_wide_gen.data_buf[31]_i_5 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_0;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[28]_0 ;
  wire ap_clk;
  wire [9:0]\bus_wide_gen.data_buf[31]_i_5 ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \dout[3]_i_2 ;
  wire [0:0]\dout_reg[2] ;
  wire [1:0]\dout_reg[3] ;
  wire [0:0]\dout_reg[3]_0 ;
  wire [1:0]\dout_reg[3]_1 ;
  wire dout_vld_i_1_n_0;
  wire empty_n1__6;
  wire empty_n_reg_n_0;
  wire full_n2__6;
  wire full_n_i_1__0_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [0:0]\local_CHN_ARLEN[0]_0 ;
  wire local_CHN_ARREADY;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_3 ;
  wire \mOutPtr[4]_i_3_0 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_0 ;
  wire \num_data_cnt[0]_i_1__6_n_0 ;
  wire \num_data_cnt[1]_i_1__0_n_0 ;
  wire \num_data_cnt[4]_i_1_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_22_in;
  wire push;
  wire raddr112_in__5;
  wire \raddr[0]_i_1__4_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized6 U_fifo_srl
       (.D({U_fifo_srl_n_0,U_fifo_srl_n_1,U_fifo_srl_n_2}),
        .E(E),
        .Q(num_data_cnt_reg),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[28]_0 (\ap_CS_fsm_reg[28]_0 ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf[31]_i_5 (\bus_wide_gen.data_buf[31]_i_5 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .\dout_reg[0]_0 (\bus_wide_gen.last_split0__2 ),
        .\dout_reg[2]_0 (\dout_reg[2] ),
        .\dout_reg[3]_0 (\dout_reg[3] ),
        .\dout_reg[3]_1 (Q),
        .\dout_reg[3]_2 (\dout_reg[3]_0 ),
        .\dout_reg[3]_3 (\bus_wide_gen.offset_valid ),
        .\dout_reg[3]_4 (raddr_reg),
        .\dout_reg[3]_5 (\dout_reg[3]_1 ),
        .empty_n1__6(empty_n1__6),
        .empty_n_reg(U_fifo_srl_n_6),
        .empty_n_reg_0({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .empty_n_reg_1(empty_n_reg_n_0),
        .full_n_reg(U_fifo_srl_n_5),
        .\local_CHN_ARLEN[0]_0 (\local_CHN_ARLEN[0]_0 ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mOutPtr[4]_i_3_0 (\mOutPtr[4]_i_3 ),
        .\mOutPtr[4]_i_3_1 (\mOutPtr[4]_i_3_0 ),
        .\mOutPtr_reg[1] ({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10}),
        .\mOutPtr_reg[4] (full_n_reg_0),
        .\mOutPtr_reg[4]_0 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_1 (mOutPtr_reg),
        .p_17_in(p_17_in),
        .push(push),
        .raddr112_in__5(raddr112_in__5),
        .tmp_valid_reg(U_fifo_srl_n_18));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(local_CHN_ARREADY),
        .O(full_n_reg_1));
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_22_in),
        .I3(\bus_wide_gen.offset_valid ),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__6));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    full_n_i_1__0
       (.I0(full_n2__6),
        .I1(push),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(p_22_in),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    full_n_i_2__10
       (.I0(num_data_cnt_reg[4]),
        .I1(num_data_cnt_reg[1]),
        .I2(num_data_cnt_reg[0]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(full_n2__6));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_10),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_9),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_8),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_7),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__6 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \num_data_cnt[1]_i_1__0 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(Q),
        .I3(p_22_in),
        .I4(\bus_wide_gen.offset_valid ),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \num_data_cnt[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[4]_0 ),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(p_22_in),
        .I5(Q),
        .O(\num_data_cnt[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__6_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(\num_data_cnt[1]_i_1__0_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(U_fifo_srl_n_2),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(U_fifo_srl_n_1),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1_n_0 ),
        .D(U_fifo_srl_n_0),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \raddr[3]_i_3__6 
       (.I0(raddr_reg[3]),
        .I1(raddr_reg[2]),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .O(raddr112_in__5));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_12),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_11),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized7
   (D,
    E,
    local_AXI_RVALID,
    full_n_reg_0,
    dout_vld_reg_0,
    DI,
    Q,
    \num_data_cnt_reg[3]_0 ,
    \num_data_cnt_reg[6]_0 ,
    ready_for_outstanding,
    S,
    \num_data_cnt_reg[3]_1 ,
    \mOutPtr_reg[7]_0 ,
    \num_data_cnt_reg[7]_0 ,
    ap_clk,
    SR,
    mem_reg,
    DIPADIP,
    mem_reg_0,
    local_AXI_RREADY,
    ap_rst_n,
    \mOutPtr_reg[8]_0 ,
    \num_data_cnt_reg[8]_0 );
  output [32:0]D;
  output [0:0]E;
  output local_AXI_RVALID;
  output full_n_reg_0;
  output [0:0]dout_vld_reg_0;
  output [3:0]DI;
  output [3:0]Q;
  output [3:0]\num_data_cnt_reg[3]_0 ;
  output [3:0]\num_data_cnt_reg[6]_0 ;
  output ready_for_outstanding;
  output [3:0]S;
  output [3:0]\num_data_cnt_reg[3]_1 ;
  output [3:0]\mOutPtr_reg[7]_0 ;
  output [3:0]\num_data_cnt_reg[7]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]mem_reg;
  input [0:0]DIPADIP;
  input [0:0]mem_reg_0;
  input local_AXI_RREADY;
  input ap_rst_n;
  input [7:0]\mOutPtr_reg[8]_0 ;
  input [7:0]\num_data_cnt_reg[8]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire dout_vld_i_1__8_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n1__8;
  wire empty_n_i_1__8_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n2__8;
  wire full_n_i_1__12_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire [8:7]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[7]_0 ;
  wire [7:0]\mOutPtr_reg[8]_0 ;
  wire [32:0]mem_reg;
  wire [0:0]mem_reg_0;
  wire \num_data_cnt[0]_i_1__8_n_0 ;
  wire \num_data_cnt[8]_i_1_n_0 ;
  wire [8:7]num_data_cnt_reg;
  wire [3:0]\num_data_cnt_reg[3]_0 ;
  wire [3:0]\num_data_cnt_reg[3]_1 ;
  wire [3:0]\num_data_cnt_reg[6]_0 ;
  wire [3:0]\num_data_cnt_reg[7]_0 ;
  wire [7:0]\num_data_cnt_reg[8]_0 ;
  wire pop;
  wire \raddr[0]_i_1__8_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[1]_i_2_n_0 ;
  wire \raddr[2]_i_1__8_n_0 ;
  wire \raddr[3]_i_1__8_n_0 ;
  wire \raddr[3]_i_2__8_n_0 ;
  wire \raddr[4]_i_1__0_n_0 ;
  wire \raddr[5]_i_1__0_n_0 ;
  wire \raddr[6]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire \raddr[7]_i_3_n_0 ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire ready_for_outstanding;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[1]_i_2_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[3]_i_2_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_mem U_fifo_mem
       (.D(D),
        .DIPADIP(DIPADIP),
        .Q({\raddr_reg_n_0_[7] ,\raddr_reg_n_0_[6] ,\raddr_reg_n_0_[5] ,\raddr_reg_n_0_[4] ,\raddr_reg_n_0_[3] ,\raddr_reg_n_0_[2] ,\raddr_reg_n_0_[1] ,\raddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .local_AXI_RREADY(local_AXI_RREADY),
        .mem_reg_0({\waddr_reg_n_0_[7] ,\waddr_reg_n_0_[6] ,\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .mem_reg_1(mem_reg),
        .mem_reg_2(full_n_reg_0),
        .mem_reg_3(mem_reg_0),
        .mem_reg_4(empty_n_reg_n_0),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(local_AXI_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(local_AXI_RVALID),
        .I1(local_AXI_RREADY),
        .O(dout_vld_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(local_AXI_RREADY),
        .I2(local_AXI_RVALID),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(local_AXI_RVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__8
       (.I0(empty_n1__8),
        .I1(local_AXI_RREADY),
        .I2(local_AXI_RVALID),
        .I3(empty_n_reg_n_0),
        .I4(mem_reg_0),
        .I5(full_n_reg_0),
        .O(empty_n_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    empty_n_i_2__5
       (.I0(Q[0]),
        .I1(empty_n_i_3__1_n_0),
        .I2(mOutPtr_reg[8]),
        .I3(mOutPtr_reg[7]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(empty_n1__8));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(DI[3]),
        .I1(Q[1]),
        .I2(DI[1]),
        .I3(DI[2]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    full_n_i_1__12
       (.I0(local_AXI_RVALID),
        .I1(local_AXI_RREADY),
        .I2(full_n_reg_0),
        .I3(mem_reg_0),
        .I4(full_n2__8),
        .O(full_n_i_1__12_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    full_n_i_2__12
       (.I0(num_data_cnt_reg[8]),
        .I1(full_n_i_3__0_n_0),
        .I2(\num_data_cnt_reg[6]_0 [3]),
        .I3(num_data_cnt_reg[7]),
        .I4(\num_data_cnt_reg[6]_0 [1]),
        .I5(\num_data_cnt_reg[6]_0 [2]),
        .O(full_n2__8));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(\num_data_cnt_reg[3]_0 [2]),
        .I1(\num_data_cnt_reg[3]_0 [3]),
        .I2(\num_data_cnt_reg[6]_0 [0]),
        .I3(\num_data_cnt_reg[3]_0 [1]),
        .O(full_n_i_3__0_n_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg_0),
        .I2(empty_n_reg_n_0),
        .I3(local_AXI_RVALID),
        .I4(local_AXI_RREADY),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr_reg[8]_0 [7]),
        .Q(mOutPtr_reg[8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__8 
       (.I0(\num_data_cnt_reg[6]_0 [0]),
        .O(\num_data_cnt[0]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(mem_reg_0),
        .I2(local_AXI_RVALID),
        .I3(local_AXI_RREADY),
        .O(\num_data_cnt[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt[0]_i_1__8_n_0 ),
        .Q(\num_data_cnt_reg[6]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [0]),
        .Q(\num_data_cnt_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [1]),
        .Q(\num_data_cnt_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [2]),
        .Q(\num_data_cnt_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [3]),
        .Q(\num_data_cnt_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [4]),
        .Q(\num_data_cnt_reg[6]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [5]),
        .Q(\num_data_cnt_reg[6]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [6]),
        .Q(num_data_cnt_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\num_data_cnt[8]_i_1_n_0 ),
        .D(\num_data_cnt_reg[8]_0 [7]),
        .Q(num_data_cnt_reg[8]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_1
       (.I0(num_data_cnt_reg[7]),
        .I1(num_data_cnt_reg[8]),
        .O(\num_data_cnt_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_2
       (.I0(\num_data_cnt_reg[6]_0 [3]),
        .I1(num_data_cnt_reg[7]),
        .O(\num_data_cnt_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_3
       (.I0(\num_data_cnt_reg[6]_0 [2]),
        .I1(\num_data_cnt_reg[6]_0 [3]),
        .O(\num_data_cnt_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry__0_i_4
       (.I0(\num_data_cnt_reg[6]_0 [1]),
        .I1(\num_data_cnt_reg[6]_0 [2]),
        .O(\num_data_cnt_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__21_carry_i_1
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .O(\num_data_cnt_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_2
       (.I0(\num_data_cnt_reg[3]_0 [3]),
        .I1(\num_data_cnt_reg[6]_0 [1]),
        .O(\num_data_cnt_reg[3]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_3
       (.I0(\num_data_cnt_reg[3]_0 [2]),
        .I1(\num_data_cnt_reg[3]_0 [3]),
        .O(\num_data_cnt_reg[3]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__21_carry_i_4
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .I1(\num_data_cnt_reg[3]_0 [2]),
        .O(\num_data_cnt_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'h6A555555)) 
    p_0_out__21_carry_i_5
       (.I0(\num_data_cnt_reg[3]_0 [1]),
        .I1(local_AXI_RVALID),
        .I2(local_AXI_RREADY),
        .I3(full_n_reg_0),
        .I4(mem_reg_0),
        .O(\num_data_cnt_reg[3]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[8]),
        .O(\mOutPtr_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[3]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h66A6555555555555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(empty_n_reg_n_0),
        .I2(local_AXI_RVALID),
        .I3(local_AXI_RREADY),
        .I4(full_n_reg_0),
        .I5(mem_reg_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \raddr[0]_i_1__8 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[4] ),
        .I4(\raddr_reg_n_0_[7] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(\raddr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \raddr[1]_i_1 
       (.I0(\raddr[1]_i_2_n_0 ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(\raddr_reg_n_0_[1] ),
        .I4(\raddr_reg_n_0_[0] ),
        .O(\raddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[1]_i_2 
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[7] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(\raddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \raddr[2]_i_1__8 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[1] ),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr[3]_i_2__8_n_0 ),
        .O(\raddr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \raddr[3]_i_1__8 
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr[3]_i_2__8_n_0 ),
        .O(\raddr[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \raddr[3]_i_2__8 
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr_reg_n_0_[4] ),
        .I3(\raddr_reg_n_0_[7] ),
        .I4(\raddr_reg_n_0_[6] ),
        .I5(\raddr_reg_n_0_[1] ),
        .O(\raddr[3]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \raddr[4]_i_1__0 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[6] ),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \raddr[5]_i_1__0 
       (.I0(\raddr[7]_i_3_n_0 ),
        .I1(\raddr_reg_n_0_[7] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[4] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(\raddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \raddr[6]_i_1 
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(\raddr_reg_n_0_[6] ),
        .I3(\raddr[7]_i_3_n_0 ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(\raddr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(local_AXI_RVALID),
        .I2(local_AXI_RREADY),
        .O(pop));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \raddr[7]_i_2 
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(\raddr[7]_i_3_n_0 ),
        .I3(\raddr_reg_n_0_[6] ),
        .I4(\raddr_reg_n_0_[0] ),
        .I5(\raddr_reg_n_0_[7] ),
        .O(\raddr[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \raddr[7]_i_3 
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[1] ),
        .O(\raddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__8_n_0 ),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_0 ),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1_n_0 ),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr[3]_i_2_n_0 ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1__0 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr[7]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\waddr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr[7]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(\waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[1] ),
        .O(\waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\waddr[7]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized8
   (full_n_reg_0,
    burst_valid,
    local_BURST_AWVALID__1,
    \dout_reg[63] ,
    SR,
    ap_clk,
    empty_n_reg_0,
    p_6_in,
    Q,
    burst_handling,
    in);
  output full_n_reg_0;
  output burst_valid;
  output local_BURST_AWVALID__1;
  output [61:0]\dout_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input empty_n_reg_0;
  input p_6_in;
  input [0:0]Q;
  input burst_handling;
  input [61:0]in;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_handling;
  wire burst_valid;
  wire [61:0]\dout_reg[63] ;
  wire dout_vld_i_1__10_n_0;
  wire empty_n1__10;
  wire empty_n_i_1__10_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n1__4;
  wire full_n_i_1__5_n_0;
  wire full_n_reg_0;
  wire [61:0]in;
  wire local_BURST_AWVALID__1;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_2__6_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire num_data_cnt1__0;
  wire \num_data_cnt[0]_i_1__10_n_0 ;
  wire \num_data_cnt[1]_i_1__9_n_0 ;
  wire \num_data_cnt[2]_i_1__9_n_0 ;
  wire \num_data_cnt[3]_i_1__9_n_0 ;
  wire \num_data_cnt[4]_i_1__6_n_0 ;
  wire \num_data_cnt[4]_i_2__6_n_0 ;
  wire [4:0]num_data_cnt_reg;
  wire p_17_in;
  wire p_6_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[0]_i_1__6_n_0 ;
  wire \raddr[1]_i_1__8_n_0 ;
  wire \raddr[2]_i_1__7_n_0 ;
  wire \raddr[3]_i_1__7_n_0 ;
  wire \raddr[3]_i_2__7_n_0 ;
  wire \raddr[3]_i_4__4_n_0 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized7 U_fifo_srl
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[2]_0 (empty_n_reg_n_0),
        .\dout_reg[2]_1 (burst_valid),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[63]_1 (full_n_reg_0),
        .\dout_reg[63]_2 (empty_n_reg_0),
        .\dout_reg[63]_3 (raddr_reg),
        .in(in),
        .p_6_in(p_6_in),
        .pop(pop),
        .push(push));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_0),
        .I1(Q),
        .I2(p_6_in),
        .I3(burst_valid),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__10
       (.I0(empty_n1__10),
        .I1(pop),
        .I2(empty_n_reg_0),
        .I3(full_n_reg_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    empty_n_i_2__7
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[4]),
        .O(empty_n1__10));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__5
       (.I0(full_n1__4),
        .I1(full_n_reg_0),
        .I2(burst_valid),
        .I3(p_6_in),
        .I4(Q),
        .O(full_n_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__7
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[2]),
        .I2(num_data_cnt_reg[3]),
        .I3(num_data_cnt_reg[0]),
        .I4(num_data_cnt_reg[1]),
        .I5(num_data_cnt_reg[4]),
        .O(full_n1__4));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \mOutPtr[1]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_0),
        .I3(pop),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__9 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(p_17_in),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__6 
       (.I0(empty_n_reg_0),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_17_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_0 ),
        .D(\mOutPtr[4]_i_2__6_n_0 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_data_cnt[0]_i_1__10 
       (.I0(num_data_cnt_reg[0]),
        .O(\num_data_cnt[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \num_data_cnt[1]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .I1(push),
        .I2(Q),
        .I3(p_6_in),
        .I4(burst_valid),
        .I5(num_data_cnt_reg[1]),
        .O(\num_data_cnt[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__9 
       (.I0(num_data_cnt_reg[0]),
        .I1(num_data_cnt1__0),
        .I2(num_data_cnt_reg[2]),
        .I3(num_data_cnt_reg[1]),
        .O(\num_data_cnt[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__9 
       (.I0(num_data_cnt1__0),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt_reg[1]),
        .I3(num_data_cnt_reg[3]),
        .I4(num_data_cnt_reg[2]),
        .O(\num_data_cnt[3]_i_1__9_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_0),
        .I2(burst_valid),
        .I3(p_6_in),
        .I4(Q),
        .O(\num_data_cnt[4]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__6 
       (.I0(num_data_cnt_reg[1]),
        .I1(num_data_cnt_reg[0]),
        .I2(num_data_cnt1__0),
        .I3(num_data_cnt_reg[2]),
        .I4(num_data_cnt_reg[4]),
        .I5(num_data_cnt_reg[3]),
        .O(\num_data_cnt[4]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__6 
       (.I0(empty_n_reg_0),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(p_6_in),
        .I4(burst_valid),
        .O(num_data_cnt1__0));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[0]_i_1__10_n_0 ),
        .Q(num_data_cnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[1]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[2]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[3]_i_1__9_n_0 ),
        .Q(num_data_cnt_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \num_data_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\num_data_cnt[4]_i_1__6_n_0 ),
        .D(\num_data_cnt[4]_i_2__6_n_0 ),
        .Q(num_data_cnt_reg[4]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \raddr[1]_i_1__8 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_n_0),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1__7 
       (.I0(raddr_reg[0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_n_0),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__7 
       (.I0(raddr118_out),
        .I1(raddr_reg[3]),
        .I2(raddr_reg[2]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[1]),
        .I5(\raddr[3]_i_4__4_n_0 ),
        .O(\raddr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__7 
       (.I0(empty_n_reg_n_0),
        .I1(p_17_in),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_3__4 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_n_0),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_4__4 
       (.I0(pop),
        .I1(empty_n_reg_0),
        .I2(full_n_reg_0),
        .O(\raddr[3]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[0]_i_1__6_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[1]_i_1__8_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[2]_i_1__7_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__7_n_0 ),
        .D(\raddr[3]_i_2__7_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \state[0]_i_3 
       (.I0(burst_valid),
        .I1(burst_handling),
        .I2(Q),
        .O(local_BURST_AWVALID__1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_load
   (push,
    \local_CHN_ARLEN[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    full_n_reg,
    local_CHN_RREADY,
    tmp_valid_reg_0,
    local_BURST_RREADY,
    \bus_wide_gen.data_valid_reg_0 ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[25] ,
    E,
    \tmp_addr_reg[63]_0 ,
    \ap_CS_fsm_reg[12] ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    \ap_CS_fsm_reg[19] ,
    full_n_reg_0,
    \bus_wide_gen.data_valid_reg_3 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    ap_clk,
    SR,
    mem_reg,
    DIPADIP,
    local_CHN_ARREADY,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID,
    Q,
    ap_rst_n,
    \mOutPtr[4]_i_3 ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    mem_reg_0,
    \dout_reg[63] ,
    \dout_reg[62] ,
    \dout_reg[61] ,
    \dout_reg[60] ,
    \dout_reg[59] ,
    \dout_reg[58] ,
    \dout_reg[57] ,
    \dout_reg[56] ,
    \dout_reg[55] ,
    \dout_reg[54] ,
    \dout_reg[53] ,
    \dout_reg[52] ,
    \dout_reg[51] ,
    \dout_reg[50] ,
    \dout_reg[49] ,
    \dout_reg[48] ,
    \dout_reg[47] ,
    \dout_reg[46] ,
    \dout_reg[45] ,
    \dout_reg[44] ,
    \dout_reg[43] ,
    \dout_reg[42] ,
    \dout_reg[41] ,
    \dout_reg[40] ,
    \dout_reg[39] ,
    \dout_reg[38] ,
    \dout_reg[37] ,
    \dout_reg[36] ,
    \dout_reg[35] ,
    \dout_reg[34] ,
    \dout_reg[33] ,
    \dout_reg[32] ,
    \dout_reg[31] ,
    \dout_reg[30] ,
    \dout_reg[29] ,
    \dout_reg[28] ,
    \dout_reg[27] ,
    \dout_reg[26] ,
    \dout_reg[25] ,
    \dout_reg[24] ,
    \dout_reg[23] ,
    \dout_reg[22] ,
    \dout_reg[21] ,
    \dout_reg[20] ,
    \dout_reg[19] ,
    \dout_reg[18] ,
    \dout_reg[17] ,
    \dout_reg[16] ,
    \dout_reg[15] ,
    \dout_reg[14] ,
    \dout_reg[13] ,
    \dout_reg[12] ,
    \dout_reg[11] ,
    \dout_reg[10] ,
    \dout_reg[9] ,
    \dout_reg[8] ,
    \dout_reg[7] ,
    \dout_reg[6] ,
    \dout_reg[5] ,
    \dout_reg[4] ,
    \dout_reg[3] ,
    \dout_reg[2] ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[1] ,
    \dout_reg[1]_0 ,
    gmem_addr_16_reg_848,
    \mem_reg[5][0]_srl6_i_2 ,
    \mem_reg[5][0]_srl6_i_2_0 ,
    \ap_CS_fsm_reg[4] ,
    gmem_addr_15_reg_842,
    ap_CS_fsm_state18,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    gmem_addr_12_reg_824,
    gmem_addr_2_reg_764,
    gmem_addr_13_reg_830,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    \mem_reg[5][63]_srl6_i_1 ,
    ap_CS_fsm_state17,
    \mem_reg[5][63]_srl6_i_1_0 ,
    \mem_reg[5][63]_srl6_i_1_1 ,
    gmem_addr_9_reg_806,
    \mem_reg[5][63]_srl6_i_1_2 ,
    \mem_reg[5][63]_srl6_i_1_3 ,
    \mem_reg[5][63]_srl6_i_1_4 ,
    \mem_reg[5][63]_srl6_i_1_5 ,
    \mem_reg[5][63]_srl6_i_1_6 ,
    \mem_reg[5][63]_srl6_i_1_7 ,
    \mem_reg[5][63]_srl6_i_1_8 ,
    ap_block_pp0_stage9_subdone_grp9_done_reg_reg);
  output push;
  output [0:0]\local_CHN_ARLEN[0]_0 ;
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output local_CHN_RREADY;
  output tmp_valid_reg_0;
  output local_BURST_RREADY;
  output \bus_wide_gen.data_valid_reg_0 ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[25] ;
  output [0:0]E;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output \ap_CS_fsm_reg[12] ;
  output [17:0]\bus_wide_gen.data_valid_reg_1 ;
  output \bus_wide_gen.data_valid_reg_2 ;
  output \ap_CS_fsm_reg[19] ;
  output full_n_reg_0;
  output \bus_wide_gen.data_valid_reg_3 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input ap_clk;
  input [0:0]SR;
  input [32:0]mem_reg;
  input [0:0]DIPADIP;
  input local_CHN_ARREADY;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  input [19:0]Q;
  input ap_rst_n;
  input \mOutPtr[4]_i_3 ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input [0:0]mem_reg_0;
  input \dout_reg[63] ;
  input \dout_reg[62] ;
  input \dout_reg[61] ;
  input \dout_reg[60] ;
  input \dout_reg[59] ;
  input \dout_reg[58] ;
  input \dout_reg[57] ;
  input \dout_reg[56] ;
  input \dout_reg[55] ;
  input \dout_reg[54] ;
  input \dout_reg[53] ;
  input \dout_reg[52] ;
  input \dout_reg[51] ;
  input \dout_reg[50] ;
  input \dout_reg[49] ;
  input \dout_reg[48] ;
  input \dout_reg[47] ;
  input \dout_reg[46] ;
  input \dout_reg[45] ;
  input \dout_reg[44] ;
  input \dout_reg[43] ;
  input \dout_reg[42] ;
  input \dout_reg[41] ;
  input \dout_reg[40] ;
  input \dout_reg[39] ;
  input \dout_reg[38] ;
  input \dout_reg[37] ;
  input \dout_reg[36] ;
  input \dout_reg[35] ;
  input \dout_reg[34] ;
  input \dout_reg[33] ;
  input \dout_reg[32] ;
  input \dout_reg[31] ;
  input \dout_reg[30] ;
  input \dout_reg[29] ;
  input \dout_reg[28] ;
  input \dout_reg[27] ;
  input \dout_reg[26] ;
  input \dout_reg[25] ;
  input \dout_reg[24] ;
  input \dout_reg[23] ;
  input \dout_reg[22] ;
  input \dout_reg[21] ;
  input \dout_reg[20] ;
  input \dout_reg[19] ;
  input \dout_reg[18] ;
  input \dout_reg[17] ;
  input \dout_reg[16] ;
  input \dout_reg[15] ;
  input \dout_reg[14] ;
  input \dout_reg[13] ;
  input \dout_reg[12] ;
  input \dout_reg[11] ;
  input \dout_reg[10] ;
  input \dout_reg[9] ;
  input \dout_reg[8] ;
  input \dout_reg[7] ;
  input \dout_reg[6] ;
  input \dout_reg[5] ;
  input \dout_reg[4] ;
  input \dout_reg[3] ;
  input \dout_reg[2] ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[1] ;
  input \dout_reg[1]_0 ;
  input [1:0]gmem_addr_16_reg_848;
  input \mem_reg[5][0]_srl6_i_2 ;
  input \mem_reg[5][0]_srl6_i_2_0 ;
  input \ap_CS_fsm_reg[4] ;
  input [63:0]gmem_addr_15_reg_842;
  input ap_CS_fsm_state18;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input [62:0]gmem_addr_12_reg_824;
  input [62:0]gmem_addr_2_reg_764;
  input [62:0]gmem_addr_13_reg_830;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input [61:0]\mem_reg[5][63]_srl6_i_1 ;
  input ap_CS_fsm_state17;
  input [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  input [61:0]gmem_addr_9_reg_806;
  input [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  input ap_block_pp0_stage9_subdone_grp9_done_reg_reg;

  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_block_pp0_stage9_subdone_grp9_done_reg_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_2;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_3;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_48;
  wire buff_rdata_n_5;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_6;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [1:0]\bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire [17:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.data_valid_reg_3 ;
  wire \bus_wide_gen.first_data_pred_reg_n_0 ;
  wire \bus_wide_gen.first_split_pred_reg_n_0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rdata_last ;
  wire \bus_wide_gen.rdata_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rs_rdata_int_n_1 ;
  wire \bus_wide_gen.rs_rdata_int_n_10 ;
  wire \bus_wide_gen.rs_rdata_int_n_11 ;
  wire \bus_wide_gen.rs_rdata_int_n_12 ;
  wire \bus_wide_gen.rs_rdata_int_n_13 ;
  wire \bus_wide_gen.rs_rdata_int_n_14 ;
  wire \bus_wide_gen.rs_rdata_int_n_15 ;
  wire \bus_wide_gen.rs_rdata_int_n_16 ;
  wire \bus_wide_gen.rs_rdata_int_n_17 ;
  wire \bus_wide_gen.rs_rdata_int_n_18 ;
  wire \bus_wide_gen.rs_rdata_int_n_19 ;
  wire \bus_wide_gen.rs_rdata_int_n_20 ;
  wire \bus_wide_gen.rs_rdata_int_n_21 ;
  wire \bus_wide_gen.rs_rdata_int_n_22 ;
  wire \bus_wide_gen.rs_rdata_int_n_23 ;
  wire \bus_wide_gen.rs_rdata_int_n_24 ;
  wire \bus_wide_gen.rs_rdata_int_n_25 ;
  wire \bus_wide_gen.rs_rdata_int_n_26 ;
  wire \bus_wide_gen.rs_rdata_int_n_27 ;
  wire \bus_wide_gen.rs_rdata_int_n_28 ;
  wire \bus_wide_gen.rs_rdata_int_n_29 ;
  wire \bus_wide_gen.rs_rdata_int_n_3 ;
  wire \bus_wide_gen.rs_rdata_int_n_30 ;
  wire \bus_wide_gen.rs_rdata_int_n_31 ;
  wire \bus_wide_gen.rs_rdata_int_n_32 ;
  wire \bus_wide_gen.rs_rdata_int_n_33 ;
  wire \bus_wide_gen.rs_rdata_int_n_34 ;
  wire \bus_wide_gen.rs_rdata_int_n_35 ;
  wire \bus_wide_gen.rs_rdata_int_n_36 ;
  wire \bus_wide_gen.rs_rdata_int_n_37 ;
  wire \bus_wide_gen.rs_rdata_int_n_38 ;
  wire \bus_wide_gen.rs_rdata_int_n_40 ;
  wire \bus_wide_gen.rs_rdata_int_n_41 ;
  wire \bus_wide_gen.rs_rdata_int_n_42 ;
  wire \bus_wide_gen.rs_rdata_int_n_7 ;
  wire \bus_wide_gen.rs_rdata_int_n_8 ;
  wire \bus_wide_gen.rs_rdata_int_n_9 ;
  wire [0:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire \dout_reg[10] ;
  wire \dout_reg[11] ;
  wire \dout_reg[12] ;
  wire \dout_reg[13] ;
  wire \dout_reg[14] ;
  wire \dout_reg[15] ;
  wire \dout_reg[16] ;
  wire \dout_reg[17] ;
  wire \dout_reg[18] ;
  wire \dout_reg[19] ;
  wire \dout_reg[1] ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[20] ;
  wire \dout_reg[21] ;
  wire \dout_reg[22] ;
  wire \dout_reg[23] ;
  wire \dout_reg[24] ;
  wire \dout_reg[25] ;
  wire \dout_reg[26] ;
  wire \dout_reg[27] ;
  wire \dout_reg[28] ;
  wire \dout_reg[29] ;
  wire \dout_reg[2] ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire \dout_reg[30] ;
  wire \dout_reg[31] ;
  wire \dout_reg[32] ;
  wire \dout_reg[33] ;
  wire \dout_reg[34] ;
  wire \dout_reg[35] ;
  wire \dout_reg[36] ;
  wire \dout_reg[37] ;
  wire \dout_reg[38] ;
  wire \dout_reg[39] ;
  wire \dout_reg[3] ;
  wire \dout_reg[40] ;
  wire \dout_reg[41] ;
  wire \dout_reg[42] ;
  wire \dout_reg[43] ;
  wire \dout_reg[44] ;
  wire \dout_reg[45] ;
  wire \dout_reg[46] ;
  wire \dout_reg[47] ;
  wire \dout_reg[48] ;
  wire \dout_reg[49] ;
  wire \dout_reg[4] ;
  wire \dout_reg[50] ;
  wire \dout_reg[51] ;
  wire \dout_reg[52] ;
  wire \dout_reg[53] ;
  wire \dout_reg[54] ;
  wire \dout_reg[55] ;
  wire \dout_reg[56] ;
  wire \dout_reg[57] ;
  wire \dout_reg[58] ;
  wire \dout_reg[59] ;
  wire \dout_reg[5] ;
  wire \dout_reg[60] ;
  wire \dout_reg[61] ;
  wire \dout_reg[62] ;
  wire \dout_reg[63] ;
  wire \dout_reg[6] ;
  wire \dout_reg[7] ;
  wire \dout_reg[8] ;
  wire \dout_reg[9] ;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [62:0]gmem_addr_12_reg_824;
  wire [62:0]gmem_addr_13_reg_830;
  wire [63:0]gmem_addr_15_reg_842;
  wire [1:0]gmem_addr_16_reg_848;
  wire [62:0]gmem_addr_2_reg_764;
  wire [61:0]gmem_addr_9_reg_806;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire load_p2;
  wire [0:0]local_AXI_RLAST;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire local_BURST_RREADY;
  wire [0:0]\local_CHN_ARLEN[0]_0 ;
  wire local_CHN_ARREADY;
  wire local_CHN_RREADY;
  wire \mOutPtr[4]_i_3 ;
  wire [6:0]mOutPtr_reg;
  wire [32:0]mem_reg;
  wire \mem_reg[5][0]_srl6_i_2 ;
  wire \mem_reg[5][0]_srl6_i_2_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_4 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_6 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_7 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_8 ;
  wire [0:0]mem_reg_0;
  wire next_rreq;
  wire [6:0]num_data_cnt_reg;
  wire p_0_out__21_carry__0_n_1;
  wire p_0_out__21_carry__0_n_2;
  wire p_0_out__21_carry__0_n_3;
  wire p_0_out__21_carry__0_n_4;
  wire p_0_out__21_carry__0_n_5;
  wire p_0_out__21_carry__0_n_6;
  wire p_0_out__21_carry__0_n_7;
  wire p_0_out__21_carry_n_0;
  wire p_0_out__21_carry_n_1;
  wire p_0_out__21_carry_n_2;
  wire p_0_out__21_carry_n_3;
  wire p_0_out__21_carry_n_4;
  wire p_0_out__21_carry_n_5;
  wire p_0_out__21_carry_n_6;
  wire p_0_out__21_carry_n_7;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_17_in;
  wire p_20_in;
  wire p_22_in;
  wire push;
  wire ready_for_outstanding;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [17:17]tmp_len0;
  wire tmp_valid_reg_0;
  wire [3:3]NLW_p_0_out__21_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[11]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[10]),
        .O(\bus_wide_gen.data_valid_reg_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[12]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[11]),
        .O(\bus_wide_gen.data_valid_reg_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[13]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[12]),
        .O(\bus_wide_gen.data_valid_reg_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[14]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[13]),
        .O(\bus_wide_gen.data_valid_reg_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[15]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[14]),
        .O(\bus_wide_gen.data_valid_reg_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(Q[16]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[15]),
        .O(\bus_wide_gen.data_valid_reg_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[17]),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(Q[16]),
        .O(\bus_wide_gen.data_valid_reg_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ap_block_pp0_stage9_subdone_grp9_done_reg_i_2
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg),
        .O(\bus_wide_gen.data_valid_reg_3 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized7 buff_rdata
       (.D({local_AXI_RLAST,buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32}),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_40}),
        .DIPADIP(DIPADIP),
        .E(push),
        .Q({mOutPtr_reg[6:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout_vld_reg_0(load_p2),
        .full_n_reg_0(local_CHN_RREADY),
        .local_AXI_RREADY(local_AXI_RREADY),
        .local_AXI_RVALID(local_AXI_RVALID),
        .\mOutPtr_reg[7]_0 ({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}),
        .\mOutPtr_reg[8]_0 ({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .\num_data_cnt_reg[3]_0 ({num_data_cnt_reg[3:1],buff_rdata_n_48}),
        .\num_data_cnt_reg[3]_1 ({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}),
        .\num_data_cnt_reg[6]_0 ({num_data_cnt_reg[6:4],num_data_cnt_reg[0]}),
        .\num_data_cnt_reg[7]_0 ({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}),
        .\num_data_cnt_reg[8]_0 ({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7,p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .ready_for_outstanding(ready_for_outstanding));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_31 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\bus_wide_gen.rs_rdata_int_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_40 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_data_pred_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_3 ),
        .Q(\bus_wide_gen.first_data_pred_reg_n_0 ),
        .R(1'b0));
  FDRE \bus_wide_gen.first_split_pred_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_1 ),
        .Q(\bus_wide_gen.first_split_pred_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized6 \bus_wide_gen.rreq_offset 
       (.E(p_20_in),
        .Q(\bus_wide_gen.rdata_last ),
        .SR(SR),
        .\ap_CS_fsm_reg[20] (\bus_wide_gen.rreq_offset_n_3 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[28]_0 (\bus_wide_gen.data_valid_reg_0 ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_buf[31]_i_5 (Q[19:10]),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_1 [17]),
        .\bus_wide_gen.last_split0__2 (\bus_wide_gen.last_split0__2 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.first_data_pred_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.first_split_pred_reg_n_0 ),
        .\dout[3]_i_2 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\dout_reg[2] (\bus_wide_gen.split_cnt__5 ),
        .\dout_reg[3] (\bus_wide_gen.data_buf1__0 ),
        .\dout_reg[3]_0 (\bus_wide_gen.rdata_valid ),
        .\dout_reg[3]_1 (\tmp_addr_reg[63]_0 [1:0]),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(E),
        .\local_CHN_ARLEN[0]_0 (\local_CHN_ARLEN[0]_0 ),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mOutPtr[4]_i_3 (\mOutPtr[4]_i_3 ),
        .\mOutPtr[4]_i_3_0 (fifo_rreq_n_2),
        .\mOutPtr_reg[4]_0 (tmp_valid_reg_0),
        .p_17_in(p_17_in),
        .p_22_in(p_22_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice \bus_wide_gen.rs_rdata_int 
       (.D({\bus_wide_gen.rs_rdata_int_n_7 ,\bus_wide_gen.rs_rdata_int_n_8 ,\bus_wide_gen.rs_rdata_int_n_9 ,\bus_wide_gen.rs_rdata_int_n_10 ,\bus_wide_gen.rs_rdata_int_n_11 ,\bus_wide_gen.rs_rdata_int_n_12 ,\bus_wide_gen.rs_rdata_int_n_13 ,\bus_wide_gen.rs_rdata_int_n_14 ,\bus_wide_gen.rs_rdata_int_n_15 ,\bus_wide_gen.rs_rdata_int_n_16 ,\bus_wide_gen.rs_rdata_int_n_17 ,\bus_wide_gen.rs_rdata_int_n_18 ,\bus_wide_gen.rs_rdata_int_n_19 ,\bus_wide_gen.rs_rdata_int_n_20 ,\bus_wide_gen.rs_rdata_int_n_21 ,\bus_wide_gen.rs_rdata_int_n_22 ,\bus_wide_gen.rs_rdata_int_n_23 ,\bus_wide_gen.rs_rdata_int_n_24 ,\bus_wide_gen.rs_rdata_int_n_25 ,\bus_wide_gen.rs_rdata_int_n_26 ,\bus_wide_gen.rs_rdata_int_n_27 ,\bus_wide_gen.rs_rdata_int_n_28 ,\bus_wide_gen.rs_rdata_int_n_29 ,\bus_wide_gen.rs_rdata_int_n_30 ,\bus_wide_gen.rs_rdata_int_n_31 ,\bus_wide_gen.rs_rdata_int_n_32 ,\bus_wide_gen.rs_rdata_int_n_33 ,\bus_wide_gen.rs_rdata_int_n_34 ,\bus_wide_gen.rs_rdata_int_n_35 ,\bus_wide_gen.rs_rdata_int_n_36 ,\bus_wide_gen.rs_rdata_int_n_37 ,\bus_wide_gen.rs_rdata_int_n_38 }),
        .E(p_20_in),
        .Q(\bus_wide_gen.rdata_last ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[23] ({\bus_wide_gen.data_buf_reg_n_0_[31] ,\bus_wide_gen.data_buf_reg_n_0_[30] ,\bus_wide_gen.data_buf_reg_n_0_[29] ,\bus_wide_gen.data_buf_reg_n_0_[28] ,\bus_wide_gen.data_buf_reg_n_0_[27] ,\bus_wide_gen.data_buf_reg_n_0_[26] ,\bus_wide_gen.data_buf_reg_n_0_[25] ,\bus_wide_gen.data_buf_reg_n_0_[24] ,\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[31] (fifo_rreq_n_2),
        .\bus_wide_gen.data_buf_reg[31]_0 (\ap_CS_fsm_reg[25] ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_buf_reg[31]_2 (\bus_wide_gen.rreq_offset_n_3 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.first_data_pred_reg (\bus_wide_gen.rs_rdata_int_n_3 ),
        .\bus_wide_gen.first_data_pred_reg_0 (\bus_wide_gen.first_data_pred_reg_n_0 ),
        .\bus_wide_gen.first_split_pred_reg (\bus_wide_gen.rs_rdata_int_n_1 ),
        .\bus_wide_gen.first_split_pred_reg_0 (\bus_wide_gen.first_split_pred_reg_n_0 ),
        .\bus_wide_gen.last_split0__2 (\bus_wide_gen.last_split0__2 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rs_rdata_int_n_41 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rs_rdata_int_n_42 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.split_cnt__5 ),
        .\data_p2_reg[32]_0 ({local_AXI_RLAST,buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32}),
        .\data_p2_reg[32]_1 (load_p2),
        .local_AXI_RREADY(local_AXI_RREADY),
        .local_AXI_RVALID(local_AXI_RVALID),
        .p_17_in(p_17_in),
        .p_22_in(p_22_in),
        .\state_reg[0]_0 (\bus_wide_gen.rdata_valid ),
        .\state_reg[0]_1 (\bus_wide_gen.rs_rdata_int_n_40 ));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_41 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_rdata_int_n_42 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized2_21 fifo_rreq
       (.Q({Q[16:15],Q[10:0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[12] (fifo_rreq_n_2),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\bus_wide_gen.data_valid_reg_0 ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[20] (\bus_wide_gen.data_valid_reg_1 [9:0]),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_CS_fsm_state14(ap_CS_fsm_state14),
        .ap_CS_fsm_state15(ap_CS_fsm_state15),
        .ap_CS_fsm_state16(ap_CS_fsm_state16),
        .ap_CS_fsm_state17(ap_CS_fsm_state17),
        .ap_CS_fsm_state18(ap_CS_fsm_state18),
        .ap_CS_fsm_state19(ap_CS_fsm_state19),
        .ap_CS_fsm_state20(ap_CS_fsm_state20),
        .ap_block_pp0_stage15_subdone_grp22_done_reg_i_2(ap_block_pp0_stage9_subdone_grp9_done_reg_reg),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_2 ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.rreq_offset_n_3 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[10] (\dout_reg[10] ),
        .\dout_reg[11] (\dout_reg[11] ),
        .\dout_reg[12] (\dout_reg[12] ),
        .\dout_reg[13] (\dout_reg[13] ),
        .\dout_reg[14] (\dout_reg[14] ),
        .\dout_reg[15] (\dout_reg[15] ),
        .\dout_reg[16] (\dout_reg[16] ),
        .\dout_reg[17] (\dout_reg[17] ),
        .\dout_reg[18] (\dout_reg[18] ),
        .\dout_reg[19] (\dout_reg[19] ),
        .\dout_reg[1] (\dout_reg[1] ),
        .\dout_reg[1]_0 (\dout_reg[1]_0 ),
        .\dout_reg[20] (\dout_reg[20] ),
        .\dout_reg[21] (\dout_reg[21] ),
        .\dout_reg[22] (\dout_reg[22] ),
        .\dout_reg[23] (\dout_reg[23] ),
        .\dout_reg[24] (\dout_reg[24] ),
        .\dout_reg[25] (\dout_reg[25] ),
        .\dout_reg[26] (\dout_reg[26] ),
        .\dout_reg[27] (\dout_reg[27] ),
        .\dout_reg[28] (\dout_reg[28] ),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[2] (\dout_reg[2] ),
        .\dout_reg[2]_0 (\dout_reg[2]_0 ),
        .\dout_reg[2]_1 (\dout_reg[2]_1 ),
        .\dout_reg[30] (\dout_reg[30] ),
        .\dout_reg[31] (\dout_reg[31] ),
        .\dout_reg[32] (\dout_reg[32] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .\dout_reg[34] (\dout_reg[34] ),
        .\dout_reg[35] (\dout_reg[35] ),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[37] (\dout_reg[37] ),
        .\dout_reg[38] (\dout_reg[38] ),
        .\dout_reg[39] (\dout_reg[39] ),
        .\dout_reg[3] (\dout_reg[3] ),
        .\dout_reg[40] (\dout_reg[40] ),
        .\dout_reg[41] (\dout_reg[41] ),
        .\dout_reg[42] (\dout_reg[42] ),
        .\dout_reg[43] (\dout_reg[43] ),
        .\dout_reg[44] (\dout_reg[44] ),
        .\dout_reg[45] (\dout_reg[45] ),
        .\dout_reg[46] (\dout_reg[46] ),
        .\dout_reg[47] (\dout_reg[47] ),
        .\dout_reg[48] (\dout_reg[48] ),
        .\dout_reg[49] (\dout_reg[49] ),
        .\dout_reg[4] (\dout_reg[4] ),
        .\dout_reg[50] (\dout_reg[50] ),
        .\dout_reg[51] (\dout_reg[51] ),
        .\dout_reg[52] (\dout_reg[52] ),
        .\dout_reg[53] (\dout_reg[53] ),
        .\dout_reg[54] (\dout_reg[54] ),
        .\dout_reg[55] (\dout_reg[55] ),
        .\dout_reg[56] (\dout_reg[56] ),
        .\dout_reg[57] (\dout_reg[57] ),
        .\dout_reg[58] (\dout_reg[58] ),
        .\dout_reg[59] (\dout_reg[59] ),
        .\dout_reg[5] (\dout_reg[5] ),
        .\dout_reg[60] (\dout_reg[60] ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[62] (\dout_reg[62] ),
        .\dout_reg[63] ({fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83}),
        .\dout_reg[63]_0 (\dout_reg[63] ),
        .\dout_reg[64] (fifo_rreq_n_5),
        .\dout_reg[64]_0 (\ap_CS_fsm_reg[28] ),
        .\dout_reg[6] (\dout_reg[6] ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] (\dout_reg[8] ),
        .\dout_reg[9] (\dout_reg[9] ),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .gmem_addr_12_reg_824(gmem_addr_12_reg_824),
        .gmem_addr_13_reg_830(gmem_addr_13_reg_830),
        .gmem_addr_15_reg_842(gmem_addr_15_reg_842),
        .gmem_addr_16_reg_848(gmem_addr_16_reg_848),
        .gmem_addr_2_reg_764(gmem_addr_2_reg_764),
        .gmem_addr_9_reg_806(gmem_addr_9_reg_806),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .local_CHN_ARREADY(local_CHN_ARREADY),
        .\mem_reg[5][0]_srl6_i_2 (\mem_reg[5][0]_srl6_i_2 ),
        .\mem_reg[5][0]_srl6_i_2_0 (\mem_reg[5][0]_srl6_i_2_0 ),
        .\mem_reg[5][63]_srl6_i_1 (\mem_reg[5][63]_srl6_i_1 ),
        .\mem_reg[5][63]_srl6_i_1_0 (\mem_reg[5][63]_srl6_i_1_0 ),
        .\mem_reg[5][63]_srl6_i_1_1 (\mem_reg[5][63]_srl6_i_1_1 ),
        .\mem_reg[5][63]_srl6_i_1_2 (\mem_reg[5][63]_srl6_i_1_2 ),
        .\mem_reg[5][63]_srl6_i_1_3 (\mem_reg[5][63]_srl6_i_1_3 ),
        .\mem_reg[5][63]_srl6_i_1_4 (\mem_reg[5][63]_srl6_i_1_4 ),
        .\mem_reg[5][63]_srl6_i_1_5 (\mem_reg[5][63]_srl6_i_1_5 ),
        .\mem_reg[5][63]_srl6_i_1_6 (\mem_reg[5][63]_srl6_i_1_6 ),
        .\mem_reg[5][63]_srl6_i_1_7 (\mem_reg[5][63]_srl6_i_1_7 ),
        .\mem_reg[5][63]_srl6_i_1_8 (\mem_reg[5][63]_srl6_i_1_8 ),
        .next_rreq(next_rreq),
        .tmp_len0(tmp_len0),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(\bus_wide_gen.offset_full_n ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry
       (.CI(1'b0),
        .CO({p_0_out__21_carry_n_0,p_0_out__21_carry_n_1,p_0_out__21_carry_n_2,p_0_out__21_carry_n_3}),
        .CYINIT(num_data_cnt_reg[0]),
        .DI({num_data_cnt_reg[3:1],buff_rdata_n_48}),
        .O({p_0_out__21_carry_n_4,p_0_out__21_carry_n_5,p_0_out__21_carry_n_6,p_0_out__21_carry_n_7}),
        .S({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__21_carry__0
       (.CI(p_0_out__21_carry_n_0),
        .CO({NLW_p_0_out__21_carry__0_CO_UNCONNECTED[3],p_0_out__21_carry__0_n_1,p_0_out__21_carry__0_n_2,p_0_out__21_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,num_data_cnt_reg[6:4]}),
        .O({p_0_out__21_carry__0_n_4,p_0_out__21_carry__0_n_5,p_0_out__21_carry__0_n_6,p_0_out__21_carry__0_n_7}),
        .S({buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_40}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(local_BURST_RREADY),
        .R(SR));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0),
        .Q(\local_CHN_ARLEN[0]_0 ),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_5),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_mem
   (D,
    WEBWE,
    ready_for_outstanding,
    ap_clk,
    SR,
    Q,
    mem_reg_0,
    mem_reg_1,
    DIPADIP,
    mem_reg_2,
    mem_reg_3,
    local_AXI_RREADY,
    ready_for_outstanding_reg,
    mem_reg_4,
    ap_rst_n);
  output [32:0]D;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [7:0]mem_reg_0;
  input [32:0]mem_reg_1;
  input [0:0]DIPADIP;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input local_AXI_RREADY;
  input ready_for_outstanding_reg;
  input mem_reg_4;
  input ap_rst_n;

  wire [32:0]D;
  wire [0:0]DIPADIP;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]local_AXI_RLAST;
  wire local_AXI_RREADY;
  wire [7:0]mem_reg_0;
  wire [32:0]mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_1_n_0;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "pointwise_conv_gmem_m_axi/load_unit_0/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_STYLE = "block" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(mem_reg_1[15:0]),
        .DIBDI(mem_reg_1[31:16]),
        .DIPADIP({mem_reg_1[32],DIPADIP}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D[15:0]),
        .DOBDO(D[31:16]),
        .DOPADOP({local_AXI_RLAST,D[32]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'hB0FF)) 
    mem_reg_i_1
       (.I0(local_AXI_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(mem_reg_4),
        .I3(ap_rst_n),
        .O(mem_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_2),
        .I1(mem_reg_3),
        .O(WEBWE));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(local_AXI_RREADY),
        .I1(ready_for_outstanding_reg),
        .I2(local_AXI_RLAST),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_read
   (m_axi_gmem_ARADDR,
    local_CHN_ARREADY,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    Q,
    \data_p1_reg[32] ,
    DIPADIP,
    m_axi_gmem_ARLEN,
    ap_clk,
    SR,
    ap_rst_n,
    local_CHN_RREADY,
    push,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    local_BURST_RREADY,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RVALID,
    D,
    \local_CHN_ARLEN[0]_0 ,
    \data_p2_reg[63] ,
    E);
  output [61:0]m_axi_gmem_ARADDR;
  output local_CHN_ARREADY;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32] ;
  output [0:0]DIPADIP;
  output [3:0]m_axi_gmem_ARLEN;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input local_CHN_RREADY;
  input push;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input local_BURST_RREADY;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;
  input [0:0]\local_CHN_ARLEN[0]_0 ;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]E;

  wire [32:0]D;
  wire [0:0]DIPADIP;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \data_p1_reg[0] ;
  wire [32:0]\data_p1_reg[32] ;
  wire [63:0]\data_p2_reg[63] ;
  wire local_BURST_RREADY;
  wire [0:0]\local_CHN_ARLEN[0]_0 ;
  wire local_CHN_ARREADY;
  wire local_CHN_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire num_data_cnt1__0;
  wire ost_ctrl_empty_n;
  wire \ost_ctrl_gen[0].fifo_burst_n_0 ;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire push;
  wire push_0;
  wire rreq_burst_conv_n_65;
  wire s_ready_t_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_25 \ost_ctrl_gen[0].fifo_burst 
       (.DIPADIP(DIPADIP),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (\data_p1_reg[32] [32]),
        .full_n_reg_0(\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .push_0(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_26 \ost_ctrl_gen[0].fifo_rctl 
       (.SR(SR),
        .ap_clk(ap_clk),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[4]_0 (\could_multi_bursts.burst_valid_reg ),
        .\num_data_cnt_reg[4]_1 (rreq_burst_conv_n_65),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_converter_27 rreq_burst_conv
       (.D({\local_CHN_ARLEN[0]_0 ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\could_multi_bursts.sect_handling_reg (rreq_burst_conv_n_65),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\dout_reg[0] (\ost_ctrl_gen[0].fifo_burst_n_0 ),
        .local_BURST_RREADY(local_BURST_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .num_data_cnt1__0(num_data_cnt1__0),
        .ost_ctrl_empty_n(ost_ctrl_empty_n),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push_0),
        .s_ready_t_reg(local_CHN_ARREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized4 rs_rdata
       (.D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (\data_p1_reg[32] ),
        .local_CHN_RREADY(local_CHN_RREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice
   (local_AXI_RREADY,
    \bus_wide_gen.first_split_pred_reg ,
    E,
    \bus_wide_gen.first_data_pred_reg ,
    Q,
    \state_reg[0]_0 ,
    p_22_in,
    D,
    p_17_in,
    \state_reg[0]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    SR,
    ap_clk,
    \bus_wide_gen.first_split_pred_reg_0 ,
    \bus_wide_gen.first_data_pred_reg_0 ,
    ap_rst_n,
    \bus_wide_gen.last_split0__2 ,
    local_AXI_RVALID,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    \bus_wide_gen.data_buf_reg[31]_2 ,
    \bus_wide_gen.offset_valid ,
    \data_p2_reg[32]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \data_p2_reg[32]_1 );
  output local_AXI_RREADY;
  output \bus_wide_gen.first_split_pred_reg ;
  output [0:0]E;
  output \bus_wide_gen.first_data_pred_reg ;
  output [0:0]Q;
  output [0:0]\state_reg[0]_0 ;
  output p_22_in;
  output [31:0]D;
  output p_17_in;
  output \state_reg[0]_1 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.first_split_pred_reg_0 ;
  input \bus_wide_gen.first_data_pred_reg_0 ;
  input ap_rst_n;
  input \bus_wide_gen.last_split0__2 ;
  input local_AXI_RVALID;
  input [23:0]\bus_wide_gen.data_buf_reg[23] ;
  input [1:0]\bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input \bus_wide_gen.data_buf_reg[31]_2 ;
  input \bus_wide_gen.offset_valid ;
  input [32:0]\data_p2_reg[32]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input [0:0]\bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input [0:0]\data_p2_reg[32]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]\bus_wide_gen.data_buf01_in ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire \bus_wide_gen.data_buf_reg[31]_2 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.first_data_pred_reg ;
  wire \bus_wide_gen.first_data_pred_reg_0 ;
  wire \bus_wide_gen.first_split_pred_reg ;
  wire \bus_wide_gen.first_split_pred_reg_0 ;
  wire \bus_wide_gen.last_split0__2 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt1__0 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire [1:0]\bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire [0:0]\bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[10] ;
  wire \data_p1_reg_n_0_[11] ;
  wire \data_p1_reg_n_0_[12] ;
  wire \data_p1_reg_n_0_[13] ;
  wire \data_p1_reg_n_0_[14] ;
  wire \data_p1_reg_n_0_[15] ;
  wire \data_p1_reg_n_0_[16] ;
  wire \data_p1_reg_n_0_[17] ;
  wire \data_p1_reg_n_0_[18] ;
  wire \data_p1_reg_n_0_[19] ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[20] ;
  wire \data_p1_reg_n_0_[21] ;
  wire \data_p1_reg_n_0_[22] ;
  wire \data_p1_reg_n_0_[23] ;
  wire \data_p1_reg_n_0_[24] ;
  wire \data_p1_reg_n_0_[25] ;
  wire \data_p1_reg_n_0_[26] ;
  wire \data_p1_reg_n_0_[27] ;
  wire \data_p1_reg_n_0_[28] ;
  wire \data_p1_reg_n_0_[29] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[30] ;
  wire \data_p1_reg_n_0_[31] ;
  wire \data_p1_reg_n_0_[3] ;
  wire \data_p1_reg_n_0_[4] ;
  wire \data_p1_reg_n_0_[5] ;
  wire \data_p1_reg_n_0_[6] ;
  wire \data_p1_reg_n_0_[7] ;
  wire \data_p1_reg_n_0_[8] ;
  wire \data_p1_reg_n_0_[9] ;
  wire [32:0]data_p2;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire [0:0]\data_p2_reg[32]_1 ;
  wire load_p1;
  wire local_AXI_RREADY;
  wire local_AXI_RVALID;
  wire [1:0]next__0;
  wire p_14_in;
  wire p_17_in;
  wire p_22_in;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(p_22_in),
        .I3(local_AXI_RVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(p_22_in),
        .I2(state__0[1]),
        .I3(local_AXI_RVALID),
        .I4(local_AXI_RREADY),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.last_split0__2 ),
        .O(p_22_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [0]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[0] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\data_p1_reg_n_0_[24] ),
        .I1(\data_p1_reg_n_0_[8] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[16] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[0] ),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [10]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[10] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\data_p1_reg_n_0_[18] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[26] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[10] ),
        .O(\bus_wide_gen.data_buf01_in [10]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [11]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[11] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\data_p1_reg_n_0_[19] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[27] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[11] ),
        .O(\bus_wide_gen.data_buf01_in [11]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [12]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[12] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\data_p1_reg_n_0_[20] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[28] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[12] ),
        .O(\bus_wide_gen.data_buf01_in [12]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [13]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[13] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\data_p1_reg_n_0_[21] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[29] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[13] ),
        .O(\bus_wide_gen.data_buf01_in [13]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [14]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[14] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\data_p1_reg_n_0_[22] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[30] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[14] ),
        .O(\bus_wide_gen.data_buf01_in [14]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [15]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[15] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\data_p1_reg_n_0_[23] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[31] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[15] ),
        .O(\bus_wide_gen.data_buf01_in [15]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [16]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[16] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(\data_p1_reg_n_0_[24] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[16] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [16]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [17]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[17] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(\data_p1_reg_n_0_[25] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[17] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [17]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [18]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[18] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(\data_p1_reg_n_0_[26] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[18] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [18]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [19]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[19] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(\data_p1_reg_n_0_[27] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[19] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [19]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [1]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[1] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\data_p1_reg_n_0_[25] ),
        .I1(\data_p1_reg_n_0_[9] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[17] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[1] ),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [20]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[20] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(\data_p1_reg_n_0_[28] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[20] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [20]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [21]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[21] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(\data_p1_reg_n_0_[29] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[21] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [21]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [22]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[22] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(\data_p1_reg_n_0_[30] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[22] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [22]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [23]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[23] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\data_p1_reg_n_0_[31] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[23] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .O(\bus_wide_gen.data_buf01_in [23]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[24] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[25] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[26] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[27] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[28] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[29] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [2]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[2] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\data_p1_reg_n_0_[26] ),
        .I1(\data_p1_reg_n_0_[10] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[18] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[2] ),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[30] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(p_17_in),
        .I1(\bus_wide_gen.data_valid_reg ),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[31]_1 ),
        .I5(\bus_wide_gen.data_buf_reg[31]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'h10F0F0F000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(p_14_in),
        .I3(p_17_in),
        .I4(\bus_wide_gen.first_data_pred_reg_0 ),
        .I5(\data_p1_reg_n_0_[31] ),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .O(p_17_in));
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.first_split_pred_reg_0 ),
        .I1(E),
        .O(p_14_in));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [3]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[3] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\data_p1_reg_n_0_[27] ),
        .I1(\data_p1_reg_n_0_[11] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[19] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[3] ),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [4]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[4] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\data_p1_reg_n_0_[28] ),
        .I1(\data_p1_reg_n_0_[12] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[20] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[4] ),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [5]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[5] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\data_p1_reg_n_0_[29] ),
        .I1(\data_p1_reg_n_0_[13] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[21] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[5] ),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [6]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[6] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\data_p1_reg_n_0_[30] ),
        .I1(\data_p1_reg_n_0_[14] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[22] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[6] ),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [7]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[7] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\data_p1_reg_n_0_[31] ),
        .I1(\data_p1_reg_n_0_[15] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\data_p1_reg_n_0_[23] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I5(\data_p1_reg_n_0_[7] ),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [8]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[8] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\data_p1_reg_n_0_[16] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[24] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[8] ),
        .O(\bus_wide_gen.data_buf01_in [8]));
  LUT6 #(
    .INIT(64'hBFFFB3338CCC8000)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf01_in [9]),
        .I1(p_14_in),
        .I2(p_17_in),
        .I3(\bus_wide_gen.first_data_pred_reg_0 ),
        .I4(\data_p1_reg_n_0_[9] ),
        .I5(\bus_wide_gen.data_buf_reg[23] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\data_p1_reg_n_0_[17] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I2(\data_p1_reg_n_0_[25] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I4(\data_p1_reg_n_0_[9] ),
        .O(\bus_wide_gen.data_buf01_in [9]));
  LUT4 #(
    .INIT(16'h8F80)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF3BBBBBB33BBBBBB)) 
    \bus_wide_gen.first_data_pred_i_1 
       (.I0(\bus_wide_gen.first_data_pred_reg_0 ),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(\bus_wide_gen.last_split0__2 ),
        .I4(E),
        .I5(\state_reg[0]_0 ),
        .O(\bus_wide_gen.first_data_pred_reg ));
  LUT3 #(
    .INIT(8'hF4)) 
    \bus_wide_gen.first_split_pred_i_1 
       (.I0(E),
        .I1(\bus_wide_gen.first_split_pred_reg_0 ),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ),
        .O(\bus_wide_gen.first_split_pred_reg ));
  LUT5 #(
    .INIT(32'h00002E66)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [0]),
        .I3(\bus_wide_gen.split_cnt1__0 ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002E66E2AA)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 [1]),
        .I3(\bus_wide_gen.split_cnt1__0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(\bus_wide_gen.first_data_pred_reg_0 ),
        .I3(\bus_wide_gen.first_split_pred_reg_0 ),
        .O(\bus_wide_gen.split_cnt1__0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(E),
        .I1(\bus_wide_gen.last_split0__2 ),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(\data_p2_reg[32]_0 [0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(\data_p2_reg[32]_0 [10]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(\data_p2_reg[32]_0 [11]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(\data_p2_reg[32]_0 [12]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(\data_p2_reg[32]_0 [13]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(\data_p2_reg[32]_0 [14]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(\data_p2_reg[32]_0 [15]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(\data_p2_reg[32]_0 [16]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(\data_p2_reg[32]_0 [17]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(\data_p2_reg[32]_0 [18]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(\data_p2_reg[32]_0 [19]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(\data_p2_reg[32]_0 [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(\data_p2_reg[32]_0 [20]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(\data_p2_reg[32]_0 [21]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(\data_p2_reg[32]_0 [22]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(\data_p2_reg[32]_0 [23]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(\data_p2_reg[32]_0 [24]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(\data_p2_reg[32]_0 [25]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(\data_p2_reg[32]_0 [26]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(\data_p2_reg[32]_0 [27]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(\data_p2_reg[32]_0 [28]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(\data_p2_reg[32]_0 [29]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(\data_p2_reg[32]_0 [2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(\data_p2_reg[32]_0 [30]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(\data_p2_reg[32]_0 [31]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[32]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_AXI_RVALID),
        .I3(p_22_in),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_2 
       (.I0(data_p2[32]),
        .I1(\data_p2_reg[32]_0 [32]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(\data_p2_reg[32]_0 [3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(\data_p2_reg[32]_0 [4]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(\data_p2_reg[32]_0 [5]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(\data_p2_reg[32]_0 [6]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(\data_p2_reg[32]_0 [7]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(\data_p2_reg[32]_0 [8]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(\data_p2_reg[32]_0 [9]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(Q),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[32]_1 ),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(local_AXI_RVALID),
        .I1(p_22_in),
        .I2(local_AXI_RREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(local_AXI_RREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1 
       (.I0(p_22_in),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(local_AXI_RREADY),
        .I4(local_AXI_RVALID),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__1 
       (.I0(p_22_in),
        .I1(state),
        .I2(local_AXI_RVALID),
        .I3(\state_reg[0]_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized0
   (s_ready_t_reg_0,
    ap_rst_n_0,
    last_sect_reg,
    p_15_in,
    next_req,
    D,
    Q,
    E,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[78]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    ap_clk,
    last_sect_reg_0,
    last_sect_reg_1,
    last_sect_reg_2,
    ap_rst_n,
    \data_p1_reg[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[19] ,
    \sect_total_buf_reg[19]_0 ,
    ost_ctrl_ready,
    local_BURST_AWREADY,
    \sect_total_buf_reg[19]_1 ,
    \sect_len_buf[3]_i_2_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[3]_i_2_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[0]_0 );
  output s_ready_t_reg_0;
  output ap_rst_n_0;
  output last_sect_reg;
  output p_15_in;
  output next_req;
  output [51:0]D;
  output [64:0]Q;
  output [0:0]E;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[78]_0 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input ap_clk;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input last_sect_reg_2;
  input ap_rst_n;
  input \data_p1_reg[0]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[19] ;
  input \sect_total_buf_reg[19]_0 ;
  input ost_ctrl_ready;
  input local_BURST_AWREADY;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\sect_len_buf[3]_i_2_0 ;
  input [65:0]\data_p2_reg[81]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[0]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire [64:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__4_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__4_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [9:0]\data_p1_reg[78]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [65:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire load_p1;
  wire local_BURST_AWREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire [17:17]p_1_in__0;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_len_buf[3]_i_2_0 ;
  wire \sect_len_buf[3]_i_3_n_0 ;
  wire \sect_len_buf[3]_i_4_n_0 ;
  wire \sect_len_buf[3]_i_5_n_0 ;
  wire \sect_len_buf[3]_i_6_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2_0 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0602060202020602)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I3(\data_p1_reg[0]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h4D18181848481818)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(\data_p1_reg[0]_0 ),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_0),
        .I3(req_handling_reg),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[64],Q[64]}),
        .O({\data_p1_reg[78]_0 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({Q[64],Q[64],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[78]_0 [5:2]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[78]_0 [9:6]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[0] ),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[10] ),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[11] ),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[12] ),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[13] ),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[14] ),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[15] ),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[16] ),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[17] ),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[18] ),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[19] ),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[1]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[1] ),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[20] ),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[21] ),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[22] ),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[23] ),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[24] ),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[25] ),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[26] ),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[27] ),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[28] ),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[29] ),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[2] ),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[30] ),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[31] ),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[32] ),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[33] ),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[34] ),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[35] ),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[36] ),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[37] ),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[38] ),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[39] ),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[3] ),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[40] ),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[41] ),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[42] ),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[43] ),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[44] ),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[45] ),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[46] ),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[47] ),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[48] ),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[49] ),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[4] ),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[50] ),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[51] ),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[52] ),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[53] ),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[54] ),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[55] ),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[56] ),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[57] ),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[58] ),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[59] ),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[5] ),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[60] ),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[61] ),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[62] ),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[63] ),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[6] ),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[78]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[78] ),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[7] ),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFA2000000A2)) 
    \data_p1[81]_i_1 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[81]_i_2__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[81] ),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[8] ),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[9] ),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(p_1_in__0),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1
       (.I0(Q[7]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2
       (.I0(Q[6]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4
       (.I0(Q[4]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1
       (.I0(Q[11]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2
       (.I0(Q[10]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3
       (.I0(Q[9]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4
       (.I0(Q[8]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1
       (.I0(Q[3]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3
       (.I0(Q[1]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4
       (.I0(Q[0]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    last_sect_i_1
       (.I0(last_sect_reg_0),
        .I1(p_15_in),
        .I2(last_sect_reg_1),
        .I3(last_sect_reg_2),
        .I4(ap_rst_n),
        .I5(next_req),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    req_handling_i_1
       (.I0(next_req),
        .I1(req_empty_n),
        .I2(last_sect_reg_0),
        .I3(single_sect__18),
        .I4(p_15_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCC4CCCFF)) 
    s_ready_t_i_1__4
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \sect_addr_buf[63]_i_1 
       (.I0(req_handling_reg),
        .I1(\sect_total_buf_reg[19] ),
        .I2(\sect_total_buf_reg[19]_0 ),
        .I3(ost_ctrl_ready),
        .I4(local_BURST_AWREADY),
        .I5(\sect_total_buf_reg[19]_1 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \sect_len_buf[3]_i_2 
       (.I0(\sect_len_buf[3]_i_3_n_0 ),
        .I1(\sect_len_buf[3]_i_4_n_0 ),
        .I2(\sect_len_buf[3]_i_5_n_0 ),
        .I3(\sect_len_buf[3]_i_6_n_0 ),
        .O(single_sect__18));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sect_len_buf[3]_i_3 
       (.I0(\sect_len_buf[3]_i_2_0 [12]),
        .I1(\sect_len_buf[3]_i_2_0 [10]),
        .I2(\sect_len_buf[3]_i_2_0 [11]),
        .I3(\sect_len_buf[3]_i_2_0 [14]),
        .I4(\sect_len_buf[3]_i_2_0 [13]),
        .O(\sect_len_buf[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_4 
       (.I0(\sect_len_buf[3]_i_2_0 [18]),
        .I1(\sect_len_buf[3]_i_2_0 [19]),
        .I2(\sect_len_buf[3]_i_2_0 [15]),
        .I3(\sect_len_buf[3]_i_2_0 [16]),
        .I4(\sect_len_buf[3]_i_2_0 [17]),
        .O(\sect_len_buf[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_5 
       (.I0(\sect_len_buf[3]_i_2_0 [9]),
        .I1(\sect_len_buf[3]_i_2_0 [8]),
        .I2(\sect_len_buf[3]_i_2_0 [5]),
        .I3(\sect_len_buf[3]_i_2_0 [6]),
        .I4(\sect_len_buf[3]_i_2_0 [7]),
        .O(\sect_len_buf[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_6 
       (.I0(\sect_len_buf[3]_i_2_0 [4]),
        .I1(\sect_len_buf[3]_i_2_0 [3]),
        .I2(\sect_len_buf[3]_i_2_0 [0]),
        .I3(\sect_len_buf[3]_i_2_0 [1]),
        .I4(\sect_len_buf[3]_i_2_0 [2]),
        .O(\sect_len_buf[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(req_empty_n),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in__0,Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in__0,p_1_in__0,p_1_in__0,p_1_in__0}));
  LUT6 #(
    .INIT(64'hFCCC4C4C4CCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(req_empty_n),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__5 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAEAAEEEEFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(state),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(req_empty_n),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(req_empty_n),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized0_29
   (s_ready_t_reg_0,
    last_sect_reg,
    p_15_in,
    next_req,
    D,
    Q,
    E,
    single_sect__18,
    \state_reg[0]_0 ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[81]_1 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[11]_0 ,
    SR,
    ap_clk,
    last_sect_reg_0,
    last_sect_reg_1,
    last_sect_reg_2,
    ap_rst_n,
    \data_p1_reg[0]_0 ,
    \bus_wide_gen.offset_full_n ,
    \sect_cnt_reg[0] ,
    sect_cnt0,
    req_handling_reg,
    \sect_total_buf_reg[19] ,
    \sect_total_buf_reg[19]_0 ,
    ost_ctrl_ready,
    m_axi_gmem_ARREADY,
    \sect_total_buf_reg[19]_1 ,
    \sect_len_buf[3]_i_2__0_0 ,
    \data_p2_reg[81]_0 ,
    S,
    \sect_total_reg[3]_i_2__0_0 ,
    \sect_total_reg[3] ,
    \data_p2_reg[0]_0 );
  output s_ready_t_reg_0;
  output last_sect_reg;
  output p_15_in;
  output next_req;
  output [51:0]D;
  output [64:0]Q;
  output [0:0]E;
  output single_sect__18;
  output \state_reg[0]_0 ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[81]_1 ;
  output [3:0]\data_p1_reg[3]_0 ;
  output [3:0]\data_p1_reg[7]_0 ;
  output [3:0]\data_p1_reg[11]_0 ;
  input [0:0]SR;
  input ap_clk;
  input last_sect_reg_0;
  input last_sect_reg_1;
  input last_sect_reg_2;
  input ap_rst_n;
  input \data_p1_reg[0]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input [0:0]\sect_cnt_reg[0] ;
  input [50:0]sect_cnt0;
  input req_handling_reg;
  input \sect_total_buf_reg[19] ;
  input \sect_total_buf_reg[19]_0 ;
  input ost_ctrl_ready;
  input m_axi_gmem_ARREADY;
  input \sect_total_buf_reg[19]_1 ;
  input [19:0]\sect_len_buf[3]_i_2__0_0 ;
  input [64:0]\data_p2_reg[81]_0 ;
  input [1:0]S;
  input [3:0]\sect_total_reg[3]_i_2__0_0 ;
  input [3:0]\sect_total_reg[3] ;
  input [0:0]\data_p2_reg[0]_0 ;

  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__2_n_0 ;
  wire [64:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire \data_p1_reg[0]_0 ;
  wire [3:0]\data_p1_reg[11]_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p1_reg[7]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire [9:0]\data_p1_reg[81]_1 ;
  wire [81:0]data_p2;
  wire [0:0]\data_p2_reg[0]_0 ;
  wire [64:0]\data_p2_reg[81]_0 ;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire last_sect_reg_1;
  wire last_sect_reg_2;
  wire load_p1;
  wire m_axi_gmem_ARREADY;
  wire [1:0]next__0;
  wire next_req;
  wire ost_ctrl_ready;
  wire p_15_in;
  wire req_empty_n;
  wire req_handling_reg;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_len_buf[3]_i_2__0_0 ;
  wire \sect_len_buf[3]_i_3__0_n_0 ;
  wire \sect_len_buf[3]_i_4__0_n_0 ;
  wire \sect_len_buf[3]_i_5__0_n_0 ;
  wire \sect_len_buf[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total_buf_reg[19] ;
  wire \sect_total_buf_reg[19]_0 ;
  wire \sect_total_buf_reg[19]_1 ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire [3:0]\sect_total_reg[3] ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire [3:0]\sect_total_reg[3]_i_2__0_0 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0602060202020602)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I3(\data_p1_reg[0]_0 ),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h4D18181848481818)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(\data_p1_reg[0]_0 ),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(p_15_in),
        .I1(single_sect__18),
        .I2(last_sect_reg_0),
        .I3(req_handling_reg),
        .O(\FSM_sequential_state[1]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[64],Q[64]}),
        .O({\data_p1_reg[81]_1 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({Q[64],Q[64],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_1 [5:2]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_1 [9:6]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[0]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[0]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[10]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[11]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[12]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[13]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[14]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[15]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[16]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[17]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[18]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[19]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[20]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[21]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[22]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[23]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[24]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[25]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[26]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[27]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[28]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[29]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[2]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[30]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[31]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[32]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[33]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[34]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[35]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[36]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[37]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[38]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[39]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[3]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[40]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[41]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[42]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[43]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[44]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[45]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[46]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[47]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[48]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[49]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[4]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[50]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[51]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[52]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[53]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[54]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[55]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[56]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[57]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[58]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[59]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[5]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[60]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[61]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[62]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[63]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[6]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[7]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2FFA2000000A2)) 
    \data_p1[81]_i_1__0 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[81]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[81]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[8]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(data_p2[9]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[0]_0 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[64]),
        .O(\data_p1_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(Q[64]),
        .O(\data_p1_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_1__0
       (.I0(Q[3]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_2__0
       (.I0(Q[2]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_3__0
       (.I0(Q[1]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    end_from_4k1_carry_i_4__0
       (.I0(Q[0]),
        .I1(Q[64]),
        .O(\data_p1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    last_sect_i_1__0
       (.I0(last_sect_reg_0),
        .I1(p_15_in),
        .I2(last_sect_reg_1),
        .I3(last_sect_reg_2),
        .I4(ap_rst_n),
        .I5(next_req),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    req_handling_i_1__0
       (.I0(next_req),
        .I1(req_empty_n),
        .I2(last_sect_reg_0),
        .I3(single_sect__18),
        .I4(p_15_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCCFFFFCC4CCCFF)) 
    s_ready_t_i_1__5
       (.I0(\data_p1_reg[0]_0 ),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(req_handling_reg),
        .I1(\sect_total_buf_reg[19] ),
        .I2(\sect_total_buf_reg[19]_0 ),
        .I3(ost_ctrl_ready),
        .I4(m_axi_gmem_ARREADY),
        .I5(\sect_total_buf_reg[19]_1 ),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[62]),
        .I1(next_req),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_req),
        .I1(p_15_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[63]),
        .I1(next_req),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h4000)) 
    \sect_len_buf[3]_i_2__0 
       (.I0(\sect_len_buf[3]_i_3__0_n_0 ),
        .I1(\sect_len_buf[3]_i_4__0_n_0 ),
        .I2(\sect_len_buf[3]_i_5__0_n_0 ),
        .I3(\sect_len_buf[3]_i_6__0_n_0 ),
        .O(single_sect__18));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sect_len_buf[3]_i_3__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [12]),
        .I1(\sect_len_buf[3]_i_2__0_0 [10]),
        .I2(\sect_len_buf[3]_i_2__0_0 [11]),
        .I3(\sect_len_buf[3]_i_2__0_0 [14]),
        .I4(\sect_len_buf[3]_i_2__0_0 [13]),
        .O(\sect_len_buf[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_4__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [18]),
        .I1(\sect_len_buf[3]_i_2__0_0 [19]),
        .I2(\sect_len_buf[3]_i_2__0_0 [15]),
        .I3(\sect_len_buf[3]_i_2__0_0 [16]),
        .I4(\sect_len_buf[3]_i_2__0_0 [17]),
        .O(\sect_len_buf[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_5__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [9]),
        .I1(\sect_len_buf[3]_i_2__0_0 [8]),
        .I2(\sect_len_buf[3]_i_2__0_0 [5]),
        .I3(\sect_len_buf[3]_i_2__0_0 [6]),
        .I4(\sect_len_buf[3]_i_2__0_0 [7]),
        .O(\sect_len_buf[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sect_len_buf[3]_i_6__0 
       (.I0(\sect_len_buf[3]_i_2__0_0 [4]),
        .I1(\sect_len_buf[3]_i_2__0_0 [3]),
        .I2(\sect_len_buf[3]_i_2__0_0 [0]),
        .I3(\sect_len_buf[3]_i_2__0_0 [1]),
        .I4(\sect_len_buf[3]_i_2__0_0 [2]),
        .O(\sect_len_buf[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_total[19]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(req_empty_n),
        .O(next_req));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(Q[64]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(Q[64]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_16__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S(\sect_total_reg[3]_i_2__0_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[64],Q[64],Q[64],Q[64]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({S,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({Q[64],Q[64],Q[64],Q[64]}));
  LUT6 #(
    .INIT(64'hFCCC4C4C4CCC4C4C)) 
    \state[0]_i_1__2 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(req_empty_n),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAEEEEFFFFFFFF)) 
    \state[1]_i_1__3 
       (.I0(\FSM_sequential_state[1]_i_2__2_n_0 ),
        .I1(state),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[0]_0 ),
        .I5(req_empty_n),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(req_empty_n),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    p_6_in,
    Q,
    E,
    burst_handling0,
    pop,
    \data_p1_reg[3]_0 ,
    dout_vld_reg,
    \state_reg[0]_0 ,
    local_BUS_WVALID_reg,
    ap_rst_n_0,
    SR,
    ap_clk,
    local_CHN_BURST_WVALID,
    burst_handling,
    burst_valid,
    local_BURST_AWREADY_0,
    \num_beat_cnt_reg[0] ,
    dout_vld_reg_0,
    \dout_reg[0] ,
    local_CHN_WVALID,
    ready_for_burst__0,
    m_axi_gmem_WREADY,
    \dout_reg[0]_0 ,
    \data_p2_reg[3]_0 ,
    m_axi_gmem_WLAST,
    ap_rst_n,
    \data_p2_reg[3]_1 );
  output s_ready_t_reg_0;
  output p_6_in;
  output [0:0]Q;
  output [0:0]E;
  output burst_handling0;
  output pop;
  output [3:0]\data_p1_reg[3]_0 ;
  output dout_vld_reg;
  output \state_reg[0]_0 ;
  output local_BUS_WVALID_reg;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_BURST_WVALID;
  input burst_handling;
  input burst_valid;
  input local_BURST_AWREADY_0;
  input [7:0]\num_beat_cnt_reg[0] ;
  input dout_vld_reg_0;
  input \dout_reg[0] ;
  input local_CHN_WVALID;
  input ready_for_burst__0;
  input m_axi_gmem_WREADY;
  input \dout_reg[0]_0 ;
  input [3:0]\data_p2_reg[3]_0 ;
  input m_axi_gmem_WLAST;
  input ap_rst_n;
  input [0:0]\data_p2_reg[3]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_2_n_0 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]\data_p2_reg[3]_0 ;
  wire [0:0]\data_p2_reg[3]_1 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BUS_WLAST_i_3_n_0;
  wire local_BUS_WLAST_i_4_n_0;
  wire local_BUS_WVALID_reg;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire [7:0]\num_beat_cnt_reg[0] ;
  wire p_5_in;
  wire p_6_in;
  wire pop;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(p_6_in),
        .I3(local_CHN_BURST_WVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[0]),
        .I1(p_6_in),
        .I2(state__0[1]),
        .I3(local_CHN_BURST_WVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_5_in),
        .I1(local_BURST_AWREADY_0),
        .I2(burst_handling),
        .O(p_6_in));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    burst_handling_i_1
       (.I0(Q),
        .I1(p_6_in),
        .I2(burst_handling),
        .I3(local_BURST_AWREADY_0),
        .O(burst_handling0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(\data_p2_reg[3]_0 [0]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(\data_p2_reg[3]_0 [1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(\data_p2_reg[3]_0 [2]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[3]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_CHN_BURST_WVALID),
        .I3(p_6_in),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(\data_p2_reg[3]_0 [3]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(\data_p1[3]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_0 ),
        .Q(\data_p1_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \data_p2[67]_i_1 
       (.I0(Q),
        .I1(burst_handling),
        .I2(burst_valid),
        .I3(local_BURST_AWREADY_0),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[3]_1 ),
        .D(\data_p2_reg[3]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2222222A222A222)) 
    \dout[35]_i_1 
       (.I0(\dout_reg[0] ),
        .I1(local_CHN_WVALID),
        .I2(Q),
        .I3(ready_for_burst__0),
        .I4(m_axi_gmem_WREADY),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  LUT3 #(
    .INIT(8'hBA)) 
    dout_vld_i_1__4
       (.I0(pop),
        .I1(dout_vld_reg_0),
        .I2(local_CHN_WVALID),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    local_BUS_WLAST_i_1
       (.I0(p_5_in),
        .I1(\dout_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(m_axi_gmem_WLAST),
        .O(local_BUS_WVALID_reg));
  LUT5 #(
    .INIT(32'h00080000)) 
    local_BUS_WLAST_i_2
       (.I0(local_BUS_WLAST_i_3_n_0),
        .I1(local_BUS_WLAST_i_4_n_0),
        .I2(\num_beat_cnt_reg[0] [6]),
        .I3(\num_beat_cnt_reg[0] [7]),
        .I4(dout_vld_reg_0),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    local_BUS_WLAST_i_3
       (.I0(\num_beat_cnt_reg[0] [0]),
        .I1(\data_p1_reg[3]_0 [0]),
        .I2(\data_p1_reg[3]_0 [2]),
        .I3(\num_beat_cnt_reg[0] [2]),
        .I4(\data_p1_reg[3]_0 [1]),
        .I5(\num_beat_cnt_reg[0] [1]),
        .O(local_BUS_WLAST_i_3_n_0));
  LUT4 #(
    .INIT(16'h0009)) 
    local_BUS_WLAST_i_4
       (.I0(\num_beat_cnt_reg[0] [3]),
        .I1(\data_p1_reg[3]_0 [3]),
        .I2(\num_beat_cnt_reg[0] [5]),
        .I3(\num_beat_cnt_reg[0] [4]),
        .O(local_BUS_WLAST_i_4_n_0));
  LUT6 #(
    .INIT(64'hA800A800FFFFA800)) 
    local_BUS_WVALID_i_1
       (.I0(Q),
        .I1(burst_handling),
        .I2(local_BURST_AWREADY_0),
        .I3(local_CHN_WVALID),
        .I4(\dout_reg[0]_0 ),
        .I5(m_axi_gmem_WREADY),
        .O(\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \num_beat_cnt[7]_i_1 
       (.I0(p_5_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(local_CHN_BURST_WVALID),
        .I1(p_6_in),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__3 
       (.I0(p_6_in),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(local_CHN_BURST_WVALID),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__4 
       (.I0(p_6_in),
        .I1(state),
        .I2(local_CHN_BURST_WVALID),
        .I3(Q),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized2
   (local_BURST_AWREADY_0,
    m_axi_gmem_AWVALID,
    dout_vld_reg,
    ready_for_burst__0,
    ap_rst_n_0,
    ap_rst_n_1,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    m_axi_gmem_AWREADY,
    local_BURST_AWVALID__1,
    Q,
    burst_handling,
    burst_valid,
    local_CHN_WVALID,
    \num_beat_cnt_reg[7] ,
    m_axi_gmem_WREADY,
    ap_rst_n,
    D,
    E);
  output local_BURST_AWREADY_0;
  output m_axi_gmem_AWVALID;
  output dout_vld_reg;
  output ready_for_burst__0;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem_AWREADY;
  input local_BURST_AWVALID__1;
  input [0:0]Q;
  input burst_handling;
  input burst_valid;
  input local_CHN_WVALID;
  input \num_beat_cnt_reg[7] ;
  input m_axi_gmem_WREADY;
  input ap_rst_n;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_handling;
  wire burst_valid;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dout_vld_reg;
  wire load_p1;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire [1:0]next__0;
  wire \num_beat_cnt_reg[7] ;
  wire ready_for_burst__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0202060202020202)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem_AWREADY),
        .I3(Q),
        .I4(burst_handling),
        .I5(burst_valid),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(state__0[0]),
        .I1(m_axi_gmem_AWREADY),
        .I2(state__0[1]),
        .I3(local_BURST_AWVALID__1),
        .I4(local_BURST_AWREADY_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[10]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[10] ),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[11]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[11] ),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[12]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[12] ),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[13]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[13] ),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[14]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[14] ),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[15]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[15] ),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[16]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[16] ),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[17]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[17] ),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[18]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[18] ),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[19]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[19] ),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[20]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[20] ),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[21]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[21] ),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[22]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[22] ),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[23]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[23] ),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[24]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[24] ),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[25]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[25] ),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[26]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[26] ),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[27]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[27] ),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[28]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[28] ),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[29]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[29] ),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[2]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[2] ),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[30]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[30] ),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[31] ),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[32]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[32] ),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[33]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[33] ),
        .I3(D[31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[34]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[34] ),
        .I3(D[32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[35]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[35] ),
        .I3(D[33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[36]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[36] ),
        .I3(D[34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[37]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[37] ),
        .I3(D[35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[38]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[38] ),
        .I3(D[36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[39]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[39] ),
        .I3(D[37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[3]_i_1__2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[3] ),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[40]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[40] ),
        .I3(D[38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[41]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[41] ),
        .I3(D[39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[42]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[42] ),
        .I3(D[40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[43]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[43] ),
        .I3(D[41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[44]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[44] ),
        .I3(D[42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[45]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[45] ),
        .I3(D[43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[46]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[46] ),
        .I3(D[44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[47]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[47] ),
        .I3(D[45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[48]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[48] ),
        .I3(D[46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[49]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[49] ),
        .I3(D[47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[4]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[4] ),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[50]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[50] ),
        .I3(D[48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[51]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[51] ),
        .I3(D[49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[52]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[52] ),
        .I3(D[50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[53]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[53] ),
        .I3(D[51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[54]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[54] ),
        .I3(D[52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[55]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[55] ),
        .I3(D[53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[56]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[56] ),
        .I3(D[54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[57]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[57] ),
        .I3(D[55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[58]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[58] ),
        .I3(D[56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[59]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[59] ),
        .I3(D[57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[5]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[5] ),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[60]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[60] ),
        .I3(D[58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[61]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[61] ),
        .I3(D[59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[62]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[62] ),
        .I3(D[60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[63]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_BURST_AWVALID__1),
        .I3(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[63]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[63] ),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[64]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[64] ),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[65]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[65] ),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[66]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[66] ),
        .I3(D[64]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[67]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[67] ),
        .I3(D[65]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[6]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[6] ),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[7]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[7] ),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[8]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[8] ),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \data_p1[9]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\data_p2_reg_n_0_[9] ),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \dout[35]_i_2 
       (.I0(burst_handling),
        .I1(local_BURST_AWREADY_0),
        .O(ready_for_burst__0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \local_BUS_WDATA[31]_i_1 
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \local_BUS_WDATA[31]_i_2 
       (.I0(dout_vld_reg),
        .I1(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'hA2A2A20000000000)) 
    \num_beat_cnt[7]_i_2 
       (.I0(local_CHN_WVALID),
        .I1(\num_beat_cnt_reg[7] ),
        .I2(m_axi_gmem_WREADY),
        .I3(local_BURST_AWREADY_0),
        .I4(burst_handling),
        .I5(Q),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFBF3311)) 
    s_ready_t_i_1__3
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(local_BURST_AWVALID__1),
        .I3(m_axi_gmem_AWREADY),
        .I4(local_BURST_AWREADY_0),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(local_BURST_AWREADY_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(m_axi_gmem_AWVALID),
        .I2(state),
        .I3(local_BURST_AWREADY_0),
        .I4(local_BURST_AWVALID__1),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEEEEEFFFFFFFF)) 
    \state[1]_i_1__5 
       (.I0(m_axi_gmem_AWREADY),
        .I1(state),
        .I2(burst_valid),
        .I3(burst_handling),
        .I4(Q),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[1]_i_1__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized3
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    p_1_in,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input p_1_in;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire p_1_in;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(p_1_in),
        .I3(m_axi_gmem_BVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state[0]),
        .I1(p_1_in),
        .I2(state[1]),
        .I3(m_axi_gmem_BVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(m_axi_gmem_BVALID),
        .I1(p_1_in),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(p_1_in),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_BVALID),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[1] ),
        .I2(m_axi_gmem_BVALID),
        .I3(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized4
   (s_ready_t_reg_0,
    Q,
    \data_p1_reg[32]_0 ,
    SR,
    ap_clk,
    local_CHN_RREADY,
    m_axi_gmem_RVALID,
    D);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input [0:0]SR;
  input ap_clk;
  input local_CHN_RREADY;
  input m_axi_gmem_RVALID;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire load_p1;
  wire load_p2;
  wire local_CHN_RREADY;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state_reg_n_0_[1] ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(local_CHN_RREADY),
        .I3(m_axi_gmem_RVALID),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h4D184818)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(state[0]),
        .I1(local_CHN_RREADY),
        .I2(state[1]),
        .I3(m_axi_gmem_RVALID),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(D[10]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(D[11]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(D[12]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(D[13]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(D[14]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(D[15]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(D[16]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(D[17]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(D[18]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(D[19]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(D[20]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(D[21]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(D[22]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(D[23]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(D[24]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(D[25]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(D[26]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(D[27]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(D[28]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(D[29]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(D[30]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(D[31]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7210)) 
    \data_p1[32]_i_1__0 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(m_axi_gmem_RVALID),
        .I3(local_CHN_RREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(D[32]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(D[3]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(D[5]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(D[6]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(D[8]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(D[9]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(local_CHN_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state[1]),
        .I4(state[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__4 
       (.I0(local_CHN_RREADY),
        .I1(Q),
        .I2(\state_reg_n_0_[1] ),
        .I3(s_ready_t_reg_0),
        .I4(m_axi_gmem_RVALID),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hAEFF)) 
    \state[1]_i_1__0 
       (.I0(local_CHN_RREADY),
        .I1(\state_reg_n_0_[1] ),
        .I2(m_axi_gmem_RVALID),
        .I3(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl
   (push_0,
    p_1_in,
    Q,
    S,
    pop,
    CO,
    \dout_reg[3]_0 ,
    \conservative_gen.num_beat_cnt_reg[3] ,
    \dout_reg[3]_1 ,
    local_BURST_AWVALID,
    \conservative_gen.num_beat_cnt_reg[3]_0 ,
    \conservative_gen.num_beat_pred_br10__0 ,
    \conservative_gen.num_beat_cnt_reg[3]_1 ,
    local_AXI_WREADY,
    \conservative_gen.num_beat_pred_br10_carry__0 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    local_BURST_WREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    in,
    \dout_reg[3]_2 ,
    ap_clk,
    SR);
  output push_0;
  output [2:0]p_1_in;
  output [3:0]Q;
  output [3:0]S;
  output pop;
  output [0:0]CO;
  output [3:0]\dout_reg[3]_0 ;
  output [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  input \dout_reg[3]_1 ;
  input local_BURST_AWVALID;
  input \conservative_gen.num_beat_cnt_reg[3]_0 ;
  input [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  input \conservative_gen.num_beat_cnt_reg[3]_1 ;
  input local_AXI_WREADY;
  input [7:0]\conservative_gen.num_beat_pred_br10_carry__0 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input local_BURST_WREADY;
  input \dout_reg[0]_2 ;
  input [0:0]\dout_reg[0]_3 ;
  input [3:0]in;
  input [3:0]\dout_reg[3]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire [3:0]\conservative_gen.num_beat_cnt_reg[3] ;
  wire \conservative_gen.num_beat_cnt_reg[3]_0 ;
  wire \conservative_gen.num_beat_cnt_reg[3]_1 ;
  wire [3:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire [7:0]\conservative_gen.num_beat_pred_br10_carry__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [0:0]\dout_reg[0]_3 ;
  wire [3:0]\dout_reg[3]_0 ;
  wire \dout_reg[3]_1 ;
  wire [3:0]\dout_reg[3]_2 ;
  wire [3:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire [2:0]p_1_in;
  wire pop;
  wire push_0;
  wire [3:1]\NLW_dout_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_dout_reg[3]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_1 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [7]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_2 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [6]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_3 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [5]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \conservative_gen.num_beat_pred_br10_carry__0_i_4 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [4]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_1 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [3]),
        .I1(Q[3]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_2 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [2]),
        .I1(Q[2]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_3 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [1]),
        .I1(Q[1]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \conservative_gen.num_beat_pred_br10_carry_i_4 
       (.I0(\conservative_gen.num_beat_pred_br10_carry__0 [0]),
        .I1(Q[0]),
        .O(\conservative_gen.num_beat_cnt_reg[3] [0]));
  LUT5 #(
    .INIT(32'hA2AA2222)) 
    \dout[3]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(local_BURST_WREADY),
        .I3(\dout_reg[0]_2 ),
        .I4(CO),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(Q[3]),
        .R(SR));
  CARRY4 \dout_reg[3]_i_2 
       (.CI(\dout_reg[0]_3 ),
        .CO({\NLW_dout_reg[3]_i_2_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_dout_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\dout_reg[3]_1 ),
        .I1(local_BURST_AWVALID),
        .O(push_0));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_2 [0]),
        .A1(\dout_reg[3]_2 [1]),
        .A2(\dout_reg[3]_2 [2]),
        .A3(\dout_reg[3]_2 [3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_2
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[3]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_3
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[2]),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h0888A888)) 
    p_3_out_carry_i_4
       (.I0(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I1(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(local_AXI_WREADY),
        .I4(Q[1]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_6
       (.I0(Q[3]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [3]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [3]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_7
       (.I0(Q[2]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [2]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [2]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hAF50C0C0C0C0C0C0)) 
    p_3_out_carry_i_8
       (.I0(Q[1]),
        .I1(\conservative_gen.num_beat_pred_br10__0 [1]),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .I3(\conservative_gen.num_beat_pred_br10_carry__0 [1]),
        .I4(local_AXI_WREADY),
        .I5(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .O(\dout_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'hBF80C0C0)) 
    p_3_out_carry_i_9
       (.I0(Q[0]),
        .I1(local_AXI_WREADY),
        .I2(\conservative_gen.num_beat_cnt_reg[3]_1 ),
        .I3(\conservative_gen.num_beat_pred_br10__0 [0]),
        .I4(\conservative_gen.num_beat_cnt_reg[3]_0 ),
        .O(\dout_reg[3]_0 [0]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized0
   (push,
    pop,
    p_68_in,
    \dout_reg[33]_0 ,
    \dout_reg[33]_1 ,
    local_CHN_AWREADY,
    \dout_reg[33]_2 ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.offset_empty_n ,
    p_65_in,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    Q,
    S,
    \dout_reg[33]_3 ,
    \dout_reg[33]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output p_68_in;
  output [33:0]\dout_reg[33]_0 ;
  input \dout_reg[33]_1 ;
  input local_CHN_AWREADY;
  input \dout_reg[33]_2 ;
  input \dout_reg[0]_0 ;
  input \bus_wide_gen.offset_empty_n ;
  input p_65_in;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [1:0]Q;
  input [0:0]S;
  input [1:0]\dout_reg[33]_3 ;
  input [3:0]\dout_reg[33]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [33:0]\dout_reg[33]_0 ;
  wire \dout_reg[33]_1 ;
  wire \dout_reg[33]_2 ;
  wire [1:0]\dout_reg[33]_3 ;
  wire [3:0]\dout_reg[33]_4 ;
  wire local_CHN_AWREADY;
  wire \mem_reg[14][0]_srl15_i_2__2_n_0 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_1 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_2 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_3 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2__2_n_5 ;
  wire \mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \mem_reg[14][10]_srl15_i_1_n_4 ;
  wire \mem_reg[14][10]_srl15_i_1_n_5 ;
  wire \mem_reg[14][10]_srl15_i_1_n_6 ;
  wire \mem_reg[14][10]_srl15_i_1_n_7 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \mem_reg[14][14]_srl15_i_1_n_4 ;
  wire \mem_reg[14][14]_srl15_i_1_n_5 ;
  wire \mem_reg[14][14]_srl15_i_1_n_6 ;
  wire \mem_reg[14][14]_srl15_i_1_n_7 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \mem_reg[14][18]_srl15_i_1_n_4 ;
  wire \mem_reg[14][18]_srl15_i_1_n_5 ;
  wire \mem_reg[14][18]_srl15_i_1_n_6 ;
  wire \mem_reg[14][18]_srl15_i_1_n_7 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \mem_reg[14][22]_srl15_i_1_n_4 ;
  wire \mem_reg[14][22]_srl15_i_1_n_5 ;
  wire \mem_reg[14][22]_srl15_i_1_n_6 ;
  wire \mem_reg[14][22]_srl15_i_1_n_7 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \mem_reg[14][26]_srl15_i_1_n_4 ;
  wire \mem_reg[14][26]_srl15_i_1_n_5 ;
  wire \mem_reg[14][26]_srl15_i_1_n_6 ;
  wire \mem_reg[14][26]_srl15_i_1_n_7 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_0 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_1 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_2 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_3 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_4 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_5 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_6 ;
  wire \mem_reg[14][2]_srl15_i_1__0_n_7 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_i_1_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_i_1_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \mem_reg[14][6]_srl15_i_1_n_4 ;
  wire \mem_reg[14][6]_srl15_i_1_n_5 ;
  wire \mem_reg[14][6]_srl15_i_1_n_6 ;
  wire \mem_reg[14][6]_srl15_i_1_n_7 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_65_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire [1:0]\NLW_mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED ;
  wire [3:3]\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\dout_reg[0]_3 ),
        .O(p_68_in));
  LUT6 #(
    .INIT(64'hA2A2A222AAAAAAAA)) 
    \dout[33]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .I2(p_65_in),
        .I3(\dout_reg[0]_1 ),
        .I4(\dout_reg[0]_2 ),
        .I5(\dout_reg[0]_3 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [33]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[33]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__2_n_5 ),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\dout_reg[33]_1 ),
        .I1(local_CHN_AWREADY),
        .I2(\dout_reg[33]_2 ),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2__2 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2__2_n_0 ,\mem_reg[14][0]_srl15_i_2__2_n_1 ,\mem_reg[14][0]_srl15_i_2__2_n_2 ,\mem_reg[14][0]_srl15_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[0],Q[0]}),
        .O({\mem_reg[14][0]_srl15_i_2__2_n_4 ,\mem_reg[14][0]_srl15_i_2__2_n_5 ,\NLW_mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED [1:0]}),
        .S({Q[0],Q[0],S,\mem_reg[14][0]_srl15_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(Q[0]),
        .I1(\dout_reg[33]_3 [0]),
        .O(\mem_reg[14][0]_srl15_i_3_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][10]_srl15_i_1 
       (.CI(\mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][10]_srl15_i_1_n_0 ,\mem_reg[14][10]_srl15_i_1_n_1 ,\mem_reg[14][10]_srl15_i_1_n_2 ,\mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][10]_srl15_i_1_n_4 ,\mem_reg[14][10]_srl15_i_1_n_5 ,\mem_reg[14][10]_srl15_i_1_n_6 ,\mem_reg[14][10]_srl15_i_1_n_7 }),
        .S({Q,Q[0],Q[0]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][10]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][14]_srl15_i_1 
       (.CI(\mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][14]_srl15_i_1_n_0 ,\mem_reg[14][14]_srl15_i_1_n_1 ,\mem_reg[14][14]_srl15_i_1_n_2 ,\mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][14]_srl15_i_1_n_4 ,\mem_reg[14][14]_srl15_i_1_n_5 ,\mem_reg[14][14]_srl15_i_1_n_6 ,\mem_reg[14][14]_srl15_i_1_n_7 }),
        .S({Q[1],Q[1],Q[1],Q[1]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][14]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][18]_srl15_i_1 
       (.CI(\mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][18]_srl15_i_1_n_0 ,\mem_reg[14][18]_srl15_i_1_n_1 ,\mem_reg[14][18]_srl15_i_1_n_2 ,\mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][18]_srl15_i_1_n_4 ,\mem_reg[14][18]_srl15_i_1_n_5 ,\mem_reg[14][18]_srl15_i_1_n_6 ,\mem_reg[14][18]_srl15_i_1_n_7 }),
        .S({Q[1],Q[1],Q[1],Q[1]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__2_n_4 ),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][18]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][22]_srl15_i_1 
       (.CI(\mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\mem_reg[14][22]_srl15_i_1_n_0 ,\mem_reg[14][22]_srl15_i_1_n_1 ,\mem_reg[14][22]_srl15_i_1_n_2 ,\mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][22]_srl15_i_1_n_4 ,\mem_reg[14][22]_srl15_i_1_n_5 ,\mem_reg[14][22]_srl15_i_1_n_6 ,\mem_reg[14][22]_srl15_i_1_n_7 }),
        .S({Q[1],Q[1],Q[1],Q[1]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][22]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][26]_srl15_i_1 
       (.CI(\mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\mem_reg[14][26]_srl15_i_1_n_1 ,\mem_reg[14][26]_srl15_i_1_n_2 ,\mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][26]_srl15_i_1_n_4 ,\mem_reg[14][26]_srl15_i_1_n_5 ,\mem_reg[14][26]_srl15_i_1_n_6 ,\mem_reg[14][26]_srl15_i_1_n_7 }),
        .S({Q[1],Q[1],Q[1],Q[1]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][26]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_7 ),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][2]_srl15_i_1__0 
       (.CI(\mem_reg[14][0]_srl15_i_2__2_n_0 ),
        .CO({\mem_reg[14][2]_srl15_i_1__0_n_0 ,\mem_reg[14][2]_srl15_i_1__0_n_1 ,\mem_reg[14][2]_srl15_i_1__0_n_2 ,\mem_reg[14][2]_srl15_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][2]_srl15_i_1__0_n_4 ,\mem_reg[14][2]_srl15_i_1__0_n_5 ,\mem_reg[14][2]_srl15_i_1__0_n_6 ,\mem_reg[14][2]_srl15_i_1__0_n_7 }),
        .S({Q[0],Q[0],Q[0],Q[0]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][30]_srl15_i_1_n_0 ),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][30]_srl15_i_1 
       (.I0(\dout_reg[33]_3 [0]),
        .I1(Q[0]),
        .O(\mem_reg[14][30]_srl15_i_1_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][31]_srl15_i_1_n_0 ),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \mem_reg[14][31]_srl15_i_1 
       (.I0(\dout_reg[33]_3 [0]),
        .I1(Q[0]),
        .I2(\dout_reg[33]_3 [1]),
        .O(\mem_reg[14][31]_srl15_i_1_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_3 [0]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[33]_3 [1]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_6 ),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_5 ),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][2]_srl15_i_1__0_n_4 ),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_7 ),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mem_reg[14][6]_srl15_i_1 
       (.CI(\mem_reg[14][2]_srl15_i_1__0_n_0 ),
        .CO({\mem_reg[14][6]_srl15_i_1_n_0 ,\mem_reg[14][6]_srl15_i_1_n_1 ,\mem_reg[14][6]_srl15_i_1_n_2 ,\mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][6]_srl15_i_1_n_4 ,\mem_reg[14][6]_srl15_i_1_n_5 ,\mem_reg[14][6]_srl15_i_1_n_6 ,\mem_reg[14][6]_srl15_i_1_n_7 }),
        .S({Q[0],Q[0],Q[0],Q[0]}));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_6 ),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_5 ),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[33]_4 [0]),
        .A1(\dout_reg[33]_4 [1]),
        .A2(\dout_reg[33]_4 [2]),
        .A3(\dout_reg[33]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][6]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized1
   (\bus_wide_gen.offset_valid_reg ,
    p_0_in,
    dout_vld_reg,
    p_0_in42_in,
    p_0_in50_in,
    pop,
    \dout_reg[8]_0 ,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[0]_0 ,
    \bus_wide_gen.beat_len_cnt_reg[0] ,
    \bus_wide_gen.beat_len_cnt_reg[0]_0 ,
    \bus_wide_gen.beat_len_cnt_reg[0]_1 ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.beat_len_cnt_reg[0]_2 ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[1] ,
    p_68_in,
    \bus_wide_gen.data_gen[2].strb_buf_reg[2] ,
    \bus_wide_gen.beat_len_cnt_reg[0]_3 ,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    local_AXI_WREADY,
    push,
    \dout_reg[7]_0 ,
    Q,
    ap_clk,
    SR);
  output \bus_wide_gen.offset_valid_reg ;
  output p_0_in;
  output dout_vld_reg;
  output p_0_in42_in;
  output p_0_in50_in;
  output pop;
  output [8:0]\dout_reg[8]_0 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \dout_reg[0]_0 ;
  input \bus_wide_gen.beat_len_cnt_reg[0] ;
  input \bus_wide_gen.beat_len_cnt_reg[0]_0 ;
  input [3:0]\bus_wide_gen.beat_len_cnt_reg[0]_1 ;
  input \dout_reg[0]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.beat_len_cnt_reg[0]_2 ;
  input \bus_wide_gen.data_gen[1].strb_buf_reg[1] ;
  input p_68_in;
  input \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  input \bus_wide_gen.beat_len_cnt_reg[0]_3 ;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input local_AXI_WREADY;
  input push;
  input [7:0]\dout_reg[7]_0 ;
  input [5:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.beat_len_cnt_reg[0] ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_0 ;
  wire [3:0]\bus_wide_gen.beat_len_cnt_reg[0]_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_3 ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[1] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[2] ;
  wire \bus_wide_gen.last_pad0 ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire [7:0]\dout_reg[7]_0 ;
  wire [8:0]\dout_reg[8]_0 ;
  wire dout_vld_reg;
  wire local_AXI_WREADY;
  wire \mem_reg[62][0]_mux_n_0 ;
  wire \mem_reg[62][0]_srl32__0_n_0 ;
  wire \mem_reg[62][0]_srl32_n_0 ;
  wire \mem_reg[62][0]_srl32_n_1 ;
  wire \mem_reg[62][1]_mux_n_0 ;
  wire \mem_reg[62][1]_srl32__0_n_0 ;
  wire \mem_reg[62][1]_srl32_n_0 ;
  wire \mem_reg[62][1]_srl32_n_1 ;
  wire \mem_reg[62][2]_mux_n_0 ;
  wire \mem_reg[62][2]_srl32__0_n_0 ;
  wire \mem_reg[62][2]_srl32_n_0 ;
  wire \mem_reg[62][2]_srl32_n_1 ;
  wire \mem_reg[62][3]_mux_n_0 ;
  wire \mem_reg[62][3]_srl32__0_n_0 ;
  wire \mem_reg[62][3]_srl32_n_0 ;
  wire \mem_reg[62][3]_srl32_n_1 ;
  wire \mem_reg[62][4]_mux_n_0 ;
  wire \mem_reg[62][4]_srl32__0_n_0 ;
  wire \mem_reg[62][4]_srl32_n_0 ;
  wire \mem_reg[62][4]_srl32_n_1 ;
  wire \mem_reg[62][5]_mux_n_0 ;
  wire \mem_reg[62][5]_srl32__0_n_0 ;
  wire \mem_reg[62][5]_srl32_n_0 ;
  wire \mem_reg[62][5]_srl32_n_1 ;
  wire \mem_reg[62][6]_mux_n_0 ;
  wire \mem_reg[62][6]_srl32__0_n_0 ;
  wire \mem_reg[62][6]_srl32_n_0 ;
  wire \mem_reg[62][6]_srl32_n_1 ;
  wire \mem_reg[62][7]_mux_n_0 ;
  wire \mem_reg[62][7]_srl32__0_n_0 ;
  wire \mem_reg[62][7]_srl32_n_0 ;
  wire \mem_reg[62][7]_srl32_n_1 ;
  wire \mem_reg[62][8]_mux_n_0 ;
  wire \mem_reg[62][8]_srl32__0_n_0 ;
  wire \mem_reg[62][8]_srl32_n_0 ;
  wire \mem_reg[62][8]_srl32_n_1 ;
  wire p_0_in;
  wire p_0_in42_in;
  wire p_0_in50_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA0A0A08000000080)) 
    \bus_wide_gen.beat_len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_0_in),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_0 ),
        .I5(\bus_wide_gen.last_pad0 ),
        .O(\bus_wide_gen.offset_valid_reg ));
  LUT6 #(
    .INIT(64'hAAFFF0CCAA00F0CC)) 
    \bus_wide_gen.beat_len_cnt[0]_i_3 
       (.I0(dout_vld_reg),
        .I1(p_0_in),
        .I2(p_0_in42_in),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0]_1 [0]),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_1 [1]),
        .I5(p_0_in50_in),
        .O(\bus_wide_gen.last_pad0 ));
  LUT6 #(
    .INIT(64'hA088008800880088)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_4 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.beat_len_cnt_reg[0]_3 ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0]_2 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_1 [2]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[0]_1 [3]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h2A002A002A00AA00)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0]_2 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_1 [2]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[0]_1 [3]),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h0088A08800880088)) 
    \bus_wide_gen.pad_oh_reg[2]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.data_gen[1].strb_buf_reg[1] ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0]_2 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_1 [3]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[0]_1 [2]),
        .O(p_0_in50_in));
  LUT6 #(
    .INIT(64'h0088A08800880088)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\dout_reg[0]_1 ),
        .I1(\bus_wide_gen.data_gen[2].strb_buf_reg[2] ),
        .I2(p_68_in),
        .I3(\bus_wide_gen.beat_len_cnt_reg[0]_2 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg[0]_1 [2]),
        .I5(\bus_wide_gen.beat_len_cnt_reg[0]_1 [3]),
        .O(p_0_in42_in));
  LUT5 #(
    .INIT(32'hA2A222A2)) 
    \dout[8]_i_1 
       (.I0(\dout_reg[0]_2 ),
        .I1(\dout_reg[0]_1 ),
        .I2(\dout_reg[0]_0 ),
        .I3(\dout_reg[0]_3 ),
        .I4(local_AXI_WREADY),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [0]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [1]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [2]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_0 ),
        .Q(\dout_reg[8]_0 [8]),
        .R(SR));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_0 ),
        .I1(\mem_reg[62][0]_srl32__0_n_0 ),
        .O(\mem_reg[62][0]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [0]),
        .Q(\mem_reg[62][0]_srl32_n_0 ),
        .Q31(\mem_reg[62][0]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][0]_srl32_n_1 ),
        .Q(\mem_reg[62][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_0 ),
        .I1(\mem_reg[62][1]_srl32__0_n_0 ),
        .O(\mem_reg[62][1]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [1]),
        .Q(\mem_reg[62][1]_srl32_n_0 ),
        .Q31(\mem_reg[62][1]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][1]_srl32_n_1 ),
        .Q(\mem_reg[62][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_0 ),
        .I1(\mem_reg[62][2]_srl32__0_n_0 ),
        .O(\mem_reg[62][2]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [2]),
        .Q(\mem_reg[62][2]_srl32_n_0 ),
        .Q31(\mem_reg[62][2]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][2]_srl32_n_1 ),
        .Q(\mem_reg[62][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_0 ),
        .I1(\mem_reg[62][3]_srl32__0_n_0 ),
        .O(\mem_reg[62][3]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [3]),
        .Q(\mem_reg[62][3]_srl32_n_0 ),
        .Q31(\mem_reg[62][3]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][3]_srl32_n_1 ),
        .Q(\mem_reg[62][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_0 ),
        .I1(\mem_reg[62][4]_srl32__0_n_0 ),
        .O(\mem_reg[62][4]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [4]),
        .Q(\mem_reg[62][4]_srl32_n_0 ),
        .Q31(\mem_reg[62][4]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][4]_srl32_n_1 ),
        .Q(\mem_reg[62][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_0 ),
        .I1(\mem_reg[62][5]_srl32__0_n_0 ),
        .O(\mem_reg[62][5]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [5]),
        .Q(\mem_reg[62][5]_srl32_n_0 ),
        .Q31(\mem_reg[62][5]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][5]_srl32_n_1 ),
        .Q(\mem_reg[62][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_0 ),
        .I1(\mem_reg[62][6]_srl32__0_n_0 ),
        .O(\mem_reg[62][6]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [6]),
        .Q(\mem_reg[62][6]_srl32_n_0 ),
        .Q31(\mem_reg[62][6]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][6]_srl32_n_1 ),
        .Q(\mem_reg[62][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_0 ),
        .I1(\mem_reg[62][7]_srl32__0_n_0 ),
        .O(\mem_reg[62][7]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[7]_0 [7]),
        .Q(\mem_reg[62][7]_srl32_n_0 ),
        .Q31(\mem_reg[62][7]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][7]_srl32_n_1 ),
        .Q(\mem_reg[62][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_0 ),
        .I1(\mem_reg[62][8]_srl32__0_n_0 ),
        .O(\mem_reg[62][8]_mux_n_0 ),
        .S(Q[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[62][8]_srl32_n_0 ),
        .Q31(\mem_reg[62][8]_srl32_n_1 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/bus_wide_gen.buff_wdata_in/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(Q[4:0]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[62][8]_srl32_n_1 ),
        .Q(\mem_reg[62][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized2
   (push,
    pop,
    D,
    Q,
    \dout_reg[79]_0 ,
    \dout_reg[79]_1 ,
    gmem_0_AWREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    tmp_valid_reg,
    local_CHN_AWREADY,
    tmp_valid_reg_0,
    wrsp_ready,
    \dout_reg[63]_0 ,
    \dout_reg[79]_2 ,
    \dout_reg[79]_3 ,
    \dout_reg[79]_4 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [0:0]D;
  output [64:0]Q;
  output \dout_reg[79]_0 ;
  input [0:0]\dout_reg[79]_1 ;
  input gmem_0_AWREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input tmp_valid_reg;
  input local_CHN_AWREADY;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input [63:0]\dout_reg[63]_0 ;
  input \dout_reg[79]_2 ;
  input \dout_reg[79]_3 ;
  input \dout_reg[79]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]D;
  wire [64:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire \dout_reg[79]_0 ;
  wire [0:0]\dout_reg[79]_1 ;
  wire \dout_reg[79]_2 ;
  wire \dout_reg[79]_3 ;
  wire \dout_reg[79]_4 ;
  wire [63:0]gmem_0_AWADDR;
  wire gmem_0_AWADDR1;
  wire gmem_0_AWREADY;
  wire local_CHN_AWREADY;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][79]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'hA222AAAA22222222)) 
    \dout[79]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(tmp_valid_reg),
        .I3(local_CHN_AWREADY),
        .I4(tmp_valid_reg_0),
        .I5(wrsp_ready),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][79]_srl6_n_0 ),
        .Q(Q[64]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[0]),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][0]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][0]_srl6_i_2__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [0]),
        .O(gmem_0_AWADDR[0]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[10]),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][10]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [10]),
        .O(gmem_0_AWADDR[10]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[11]),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][11]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [11]),
        .O(gmem_0_AWADDR[11]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[12]),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][12]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [12]),
        .O(gmem_0_AWADDR[12]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[13]),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][13]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [13]),
        .O(gmem_0_AWADDR[13]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[14]),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][14]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [14]),
        .O(gmem_0_AWADDR[14]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[15]),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][15]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [15]),
        .O(gmem_0_AWADDR[15]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[16]),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][16]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [16]),
        .O(gmem_0_AWADDR[16]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[17]),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][17]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [17]),
        .O(gmem_0_AWADDR[17]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[18]),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][18]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [18]),
        .O(gmem_0_AWADDR[18]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[19]),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][19]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [19]),
        .O(gmem_0_AWADDR[19]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[1]),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][1]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [1]),
        .O(gmem_0_AWADDR[1]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[20]),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][20]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [20]),
        .O(gmem_0_AWADDR[20]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[21]),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][21]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [21]),
        .O(gmem_0_AWADDR[21]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[22]),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][22]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [22]),
        .O(gmem_0_AWADDR[22]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[23]),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][23]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [23]),
        .O(gmem_0_AWADDR[23]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[24]),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][24]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [24]),
        .O(gmem_0_AWADDR[24]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[25]),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][25]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [25]),
        .O(gmem_0_AWADDR[25]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[26]),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][26]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [26]),
        .O(gmem_0_AWADDR[26]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[27]),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][27]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [27]),
        .O(gmem_0_AWADDR[27]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[28]),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][28]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [28]),
        .O(gmem_0_AWADDR[28]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[29]),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][29]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [29]),
        .O(gmem_0_AWADDR[29]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[2]),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][2]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [2]),
        .O(gmem_0_AWADDR[2]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[30]),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][30]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [30]),
        .O(gmem_0_AWADDR[30]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[31]),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][31]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [31]),
        .O(gmem_0_AWADDR[31]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[32]),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][32]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [32]),
        .O(gmem_0_AWADDR[32]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[33]),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][33]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [33]),
        .O(gmem_0_AWADDR[33]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[34]),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][34]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [34]),
        .O(gmem_0_AWADDR[34]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[35]),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][35]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [35]),
        .O(gmem_0_AWADDR[35]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[36]),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][36]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [36]),
        .O(gmem_0_AWADDR[36]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[37]),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][37]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [37]),
        .O(gmem_0_AWADDR[37]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[38]),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][38]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [38]),
        .O(gmem_0_AWADDR[38]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[39]),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][39]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [39]),
        .O(gmem_0_AWADDR[39]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[3]),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][3]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [3]),
        .O(gmem_0_AWADDR[3]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[40]),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][40]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [40]),
        .O(gmem_0_AWADDR[40]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[41]),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][41]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [41]),
        .O(gmem_0_AWADDR[41]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[42]),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][42]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [42]),
        .O(gmem_0_AWADDR[42]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[43]),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][43]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [43]),
        .O(gmem_0_AWADDR[43]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[44]),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][44]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [44]),
        .O(gmem_0_AWADDR[44]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[45]),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][45]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [45]),
        .O(gmem_0_AWADDR[45]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[46]),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][46]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [46]),
        .O(gmem_0_AWADDR[46]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[47]),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][47]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [47]),
        .O(gmem_0_AWADDR[47]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[48]),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][48]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [48]),
        .O(gmem_0_AWADDR[48]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[49]),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][49]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [49]),
        .O(gmem_0_AWADDR[49]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[4]),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][4]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [4]),
        .O(gmem_0_AWADDR[4]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[50]),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][50]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [50]),
        .O(gmem_0_AWADDR[50]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[51]),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][51]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [51]),
        .O(gmem_0_AWADDR[51]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[52]),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][52]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [52]),
        .O(gmem_0_AWADDR[52]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[53]),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][53]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [53]),
        .O(gmem_0_AWADDR[53]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[54]),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][54]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [54]),
        .O(gmem_0_AWADDR[54]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[55]),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][55]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [55]),
        .O(gmem_0_AWADDR[55]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[56]),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][56]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [56]),
        .O(gmem_0_AWADDR[56]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[57]),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][57]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [57]),
        .O(gmem_0_AWADDR[57]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[58]),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][58]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [58]),
        .O(gmem_0_AWADDR[58]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[59]),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][59]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [59]),
        .O(gmem_0_AWADDR[59]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[5]),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][5]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [5]),
        .O(gmem_0_AWADDR[5]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[60]),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][60]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [60]),
        .O(gmem_0_AWADDR[60]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[61]),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][61]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [61]),
        .O(gmem_0_AWADDR[61]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[62]),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][62]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [62]),
        .O(gmem_0_AWADDR[62]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[63]),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][63]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [63]),
        .O(gmem_0_AWADDR[63]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[6]),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][6]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [6]),
        .O(gmem_0_AWADDR[6]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][79]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][79]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR1),
        .Q(\mem_reg[5][79]_srl6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][79]_srl6_i_1 
       (.I0(gmem_0_AWREADY),
        .I1(\dout_reg[79]_1 ),
        .O(gmem_0_AWADDR1));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[7]),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][7]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [7]),
        .O(gmem_0_AWADDR[7]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[8]),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][8]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [8]),
        .O(gmem_0_AWADDR[8]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[79]_2 ),
        .A1(\dout_reg[79]_3 ),
        .A2(\dout_reg[79]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_0_AWADDR[9]),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][9]_srl6_i_1__0 
       (.I0(\dout_reg[79]_1 ),
        .I1(gmem_0_AWREADY),
        .I2(\dout_reg[63]_0 [9]),
        .O(gmem_0_AWADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'h80FFFFFF80808080)) 
    tmp_valid_i_1
       (.I0(Q[64]),
        .I1(\dout_reg[0]_1 ),
        .I2(wrsp_ready),
        .I3(tmp_valid_reg),
        .I4(local_CHN_AWREADY),
        .I5(tmp_valid_reg_0),
        .O(\dout_reg[79]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized2_22
   (push,
    \ap_CS_fsm_reg[12] ,
    pop,
    tmp_len0,
    \dout_reg[64]_0 ,
    \ap_CS_fsm_reg[12]_0 ,
    \ap_CS_fsm_reg[19] ,
    \dout_reg[63]_0 ,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID,
    \dout_reg[64]_1 ,
    Q,
    \bus_wide_gen.data_buf_reg[31] ,
    \dout_reg[0]_0 ,
    rreq_valid,
    tmp_valid_reg,
    local_CHN_ARREADY,
    tmp_valid_reg_0,
    \dout_reg[63]_1 ,
    \dout_reg[62]_0 ,
    \dout_reg[61]_0 ,
    \dout_reg[60]_0 ,
    \dout_reg[59]_0 ,
    \dout_reg[58]_0 ,
    \dout_reg[57]_0 ,
    \dout_reg[56]_0 ,
    \dout_reg[55]_0 ,
    \dout_reg[54]_0 ,
    \dout_reg[53]_0 ,
    \dout_reg[52]_0 ,
    \dout_reg[51]_0 ,
    \dout_reg[50]_0 ,
    \dout_reg[49]_0 ,
    \dout_reg[48]_0 ,
    \dout_reg[47]_0 ,
    \dout_reg[46]_0 ,
    \dout_reg[45]_0 ,
    \dout_reg[44]_0 ,
    \dout_reg[43]_0 ,
    \dout_reg[42]_0 ,
    \dout_reg[41]_0 ,
    \dout_reg[40]_0 ,
    \dout_reg[39]_0 ,
    \dout_reg[38]_0 ,
    \dout_reg[37]_0 ,
    \dout_reg[36]_0 ,
    \dout_reg[35]_0 ,
    \dout_reg[34]_0 ,
    \dout_reg[33]_0 ,
    \dout_reg[32]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[30]_0 ,
    \dout_reg[29]_0 ,
    \dout_reg[28]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[26]_0 ,
    \dout_reg[25]_0 ,
    \dout_reg[24]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[22]_0 ,
    \dout_reg[21]_0 ,
    \dout_reg[20]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[18]_0 ,
    \dout_reg[17]_0 ,
    \dout_reg[16]_0 ,
    \dout_reg[15]_0 ,
    \dout_reg[14]_0 ,
    \dout_reg[13]_0 ,
    \dout_reg[12]_0 ,
    \dout_reg[11]_0 ,
    \dout_reg[10]_0 ,
    \dout_reg[9]_0 ,
    \dout_reg[8]_0 ,
    \dout_reg[7]_0 ,
    \dout_reg[6]_0 ,
    \dout_reg[5]_0 ,
    \dout_reg[4]_0 ,
    \dout_reg[3]_0 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 ,
    \dout_reg[1]_0 ,
    \dout_reg[1]_1 ,
    gmem_addr_16_reg_848,
    \mem_reg[5][0]_srl6_i_2_0 ,
    \mem_reg[5][0]_srl6_i_2_1 ,
    gmem_addr_15_reg_842,
    ap_CS_fsm_state18,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    ap_CS_fsm_state20,
    ap_CS_fsm_state19,
    gmem_addr_12_reg_824,
    gmem_addr_2_reg_764,
    gmem_addr_13_reg_830,
    ap_CS_fsm_state15,
    ap_CS_fsm_state14,
    ap_CS_fsm_state16,
    \mem_reg[5][63]_srl6_i_1_0 ,
    ap_CS_fsm_state17,
    \mem_reg[5][63]_srl6_i_1_1 ,
    \mem_reg[5][63]_srl6_i_1_2 ,
    gmem_addr_9_reg_806,
    \mem_reg[5][63]_srl6_i_1_3 ,
    \mem_reg[5][63]_srl6_i_1_4 ,
    \mem_reg[5][63]_srl6_i_1_5 ,
    \mem_reg[5][63]_srl6_i_1_6 ,
    \mem_reg[5][63]_srl6_i_1_7 ,
    \mem_reg[5][63]_srl6_i_1_8 ,
    \mem_reg[5][63]_srl6_i_1_9 ,
    \dout_reg[64]_2 ,
    \dout_reg[64]_3 ,
    \dout_reg[64]_4 ,
    ap_clk,
    SR);
  output push;
  output \ap_CS_fsm_reg[12] ;
  output pop;
  output [0:0]tmp_len0;
  output \dout_reg[64]_0 ;
  output \ap_CS_fsm_reg[12]_0 ;
  output \ap_CS_fsm_reg[19] ;
  output [63:0]\dout_reg[63]_0 ;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  input \dout_reg[64]_1 ;
  input [8:0]Q;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \dout_reg[0]_0 ;
  input rreq_valid;
  input tmp_valid_reg;
  input local_CHN_ARREADY;
  input tmp_valid_reg_0;
  input \dout_reg[63]_1 ;
  input \dout_reg[62]_0 ;
  input \dout_reg[61]_0 ;
  input \dout_reg[60]_0 ;
  input \dout_reg[59]_0 ;
  input \dout_reg[58]_0 ;
  input \dout_reg[57]_0 ;
  input \dout_reg[56]_0 ;
  input \dout_reg[55]_0 ;
  input \dout_reg[54]_0 ;
  input \dout_reg[53]_0 ;
  input \dout_reg[52]_0 ;
  input \dout_reg[51]_0 ;
  input \dout_reg[50]_0 ;
  input \dout_reg[49]_0 ;
  input \dout_reg[48]_0 ;
  input \dout_reg[47]_0 ;
  input \dout_reg[46]_0 ;
  input \dout_reg[45]_0 ;
  input \dout_reg[44]_0 ;
  input \dout_reg[43]_0 ;
  input \dout_reg[42]_0 ;
  input \dout_reg[41]_0 ;
  input \dout_reg[40]_0 ;
  input \dout_reg[39]_0 ;
  input \dout_reg[38]_0 ;
  input \dout_reg[37]_0 ;
  input \dout_reg[36]_0 ;
  input \dout_reg[35]_0 ;
  input \dout_reg[34]_0 ;
  input \dout_reg[33]_0 ;
  input \dout_reg[32]_0 ;
  input \dout_reg[31]_0 ;
  input \dout_reg[30]_0 ;
  input \dout_reg[29]_0 ;
  input \dout_reg[28]_0 ;
  input \dout_reg[27]_0 ;
  input \dout_reg[26]_0 ;
  input \dout_reg[25]_0 ;
  input \dout_reg[24]_0 ;
  input \dout_reg[23]_0 ;
  input \dout_reg[22]_0 ;
  input \dout_reg[21]_0 ;
  input \dout_reg[20]_0 ;
  input \dout_reg[19]_0 ;
  input \dout_reg[18]_0 ;
  input \dout_reg[17]_0 ;
  input \dout_reg[16]_0 ;
  input \dout_reg[15]_0 ;
  input \dout_reg[14]_0 ;
  input \dout_reg[13]_0 ;
  input \dout_reg[12]_0 ;
  input \dout_reg[11]_0 ;
  input \dout_reg[10]_0 ;
  input \dout_reg[9]_0 ;
  input \dout_reg[8]_0 ;
  input \dout_reg[7]_0 ;
  input \dout_reg[6]_0 ;
  input \dout_reg[5]_0 ;
  input \dout_reg[4]_0 ;
  input \dout_reg[3]_0 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input \dout_reg[2]_2 ;
  input \dout_reg[1]_0 ;
  input \dout_reg[1]_1 ;
  input [1:0]gmem_addr_16_reg_848;
  input \mem_reg[5][0]_srl6_i_2_0 ;
  input \mem_reg[5][0]_srl6_i_2_1 ;
  input [63:0]gmem_addr_15_reg_842;
  input ap_CS_fsm_state18;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input ap_CS_fsm_state20;
  input ap_CS_fsm_state19;
  input [62:0]gmem_addr_12_reg_824;
  input [62:0]gmem_addr_2_reg_764;
  input [62:0]gmem_addr_13_reg_830;
  input ap_CS_fsm_state15;
  input ap_CS_fsm_state14;
  input ap_CS_fsm_state16;
  input [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  input ap_CS_fsm_state17;
  input [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  input [61:0]gmem_addr_9_reg_806;
  input [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_4 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  input [62:0]\mem_reg[5][63]_srl6_i_1_6 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_7 ;
  input [61:0]\mem_reg[5][63]_srl6_i_1_8 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1_9 ;
  input \dout_reg[64]_2 ;
  input \dout_reg[64]_3 ;
  input \dout_reg[64]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [8:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[19] ;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_clk;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[10]_0 ;
  wire \dout_reg[11]_0 ;
  wire \dout_reg[12]_0 ;
  wire \dout_reg[13]_0 ;
  wire \dout_reg[14]_0 ;
  wire \dout_reg[15]_0 ;
  wire \dout_reg[16]_0 ;
  wire \dout_reg[17]_0 ;
  wire \dout_reg[18]_0 ;
  wire \dout_reg[19]_0 ;
  wire \dout_reg[1]_0 ;
  wire \dout_reg[1]_1 ;
  wire \dout_reg[20]_0 ;
  wire \dout_reg[21]_0 ;
  wire \dout_reg[22]_0 ;
  wire \dout_reg[23]_0 ;
  wire \dout_reg[24]_0 ;
  wire \dout_reg[25]_0 ;
  wire \dout_reg[26]_0 ;
  wire \dout_reg[27]_0 ;
  wire \dout_reg[28]_0 ;
  wire \dout_reg[29]_0 ;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire \dout_reg[2]_2 ;
  wire \dout_reg[30]_0 ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[32]_0 ;
  wire \dout_reg[33]_0 ;
  wire \dout_reg[34]_0 ;
  wire \dout_reg[35]_0 ;
  wire \dout_reg[36]_0 ;
  wire \dout_reg[37]_0 ;
  wire \dout_reg[38]_0 ;
  wire \dout_reg[39]_0 ;
  wire \dout_reg[3]_0 ;
  wire \dout_reg[40]_0 ;
  wire \dout_reg[41]_0 ;
  wire \dout_reg[42]_0 ;
  wire \dout_reg[43]_0 ;
  wire \dout_reg[44]_0 ;
  wire \dout_reg[45]_0 ;
  wire \dout_reg[46]_0 ;
  wire \dout_reg[47]_0 ;
  wire \dout_reg[48]_0 ;
  wire \dout_reg[49]_0 ;
  wire \dout_reg[4]_0 ;
  wire \dout_reg[50]_0 ;
  wire \dout_reg[51]_0 ;
  wire \dout_reg[52]_0 ;
  wire \dout_reg[53]_0 ;
  wire \dout_reg[54]_0 ;
  wire \dout_reg[55]_0 ;
  wire \dout_reg[56]_0 ;
  wire \dout_reg[57]_0 ;
  wire \dout_reg[58]_0 ;
  wire \dout_reg[59]_0 ;
  wire \dout_reg[5]_0 ;
  wire \dout_reg[60]_0 ;
  wire \dout_reg[61]_0 ;
  wire \dout_reg[62]_0 ;
  wire [63:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[64]_0 ;
  wire \dout_reg[64]_1 ;
  wire \dout_reg[64]_2 ;
  wire \dout_reg[64]_3 ;
  wire \dout_reg[64]_4 ;
  wire \dout_reg[6]_0 ;
  wire \dout_reg[7]_0 ;
  wire \dout_reg[8]_0 ;
  wire \dout_reg[9]_0 ;
  wire [62:0]gmem_addr_12_reg_824;
  wire [62:0]gmem_addr_13_reg_830;
  wire [63:0]gmem_addr_15_reg_842;
  wire [1:0]gmem_addr_16_reg_848;
  wire [62:0]gmem_addr_2_reg_764;
  wire [61:0]gmem_addr_9_reg_806;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire local_CHN_ARREADY;
  wire \mem_reg[5][0]_srl6_i_10_n_0 ;
  wire \mem_reg[5][0]_srl6_i_11_n_0 ;
  wire \mem_reg[5][0]_srl6_i_18_n_0 ;
  wire \mem_reg[5][0]_srl6_i_19_n_0 ;
  wire \mem_reg[5][0]_srl6_i_20_n_0 ;
  wire \mem_reg[5][0]_srl6_i_23_n_0 ;
  wire \mem_reg[5][0]_srl6_i_24_n_0 ;
  wire \mem_reg[5][0]_srl6_i_25_n_0 ;
  wire \mem_reg[5][0]_srl6_i_26_n_0 ;
  wire \mem_reg[5][0]_srl6_i_27_n_0 ;
  wire \mem_reg[5][0]_srl6_i_28_n_0 ;
  wire \mem_reg[5][0]_srl6_i_29_n_0 ;
  wire \mem_reg[5][0]_srl6_i_2_0 ;
  wire \mem_reg[5][0]_srl6_i_2_1 ;
  wire \mem_reg[5][0]_srl6_i_2_n_0 ;
  wire \mem_reg[5][0]_srl6_i_30_n_0 ;
  wire \mem_reg[5][0]_srl6_i_46_n_0 ;
  wire \mem_reg[5][0]_srl6_i_47_n_0 ;
  wire \mem_reg[5][0]_srl6_i_6_n_0 ;
  wire \mem_reg[5][0]_srl6_i_7_n_0 ;
  wire \mem_reg[5][0]_srl6_i_8_n_0 ;
  wire \mem_reg[5][0]_srl6_i_9_n_0 ;
  wire \mem_reg[5][0]_srl6_n_0 ;
  wire \mem_reg[5][10]_srl6_i_1_n_0 ;
  wire \mem_reg[5][10]_srl6_i_2_n_0 ;
  wire \mem_reg[5][10]_srl6_i_3_n_0 ;
  wire \mem_reg[5][10]_srl6_i_4_n_0 ;
  wire \mem_reg[5][10]_srl6_i_5_n_0 ;
  wire \mem_reg[5][10]_srl6_i_6_n_0 ;
  wire \mem_reg[5][10]_srl6_n_0 ;
  wire \mem_reg[5][11]_srl6_i_1_n_0 ;
  wire \mem_reg[5][11]_srl6_i_2_n_0 ;
  wire \mem_reg[5][11]_srl6_i_3_n_0 ;
  wire \mem_reg[5][11]_srl6_i_4_n_0 ;
  wire \mem_reg[5][11]_srl6_i_5_n_0 ;
  wire \mem_reg[5][11]_srl6_i_6_n_0 ;
  wire \mem_reg[5][11]_srl6_n_0 ;
  wire \mem_reg[5][12]_srl6_i_1_n_0 ;
  wire \mem_reg[5][12]_srl6_i_2_n_0 ;
  wire \mem_reg[5][12]_srl6_i_3_n_0 ;
  wire \mem_reg[5][12]_srl6_i_4_n_0 ;
  wire \mem_reg[5][12]_srl6_i_5_n_0 ;
  wire \mem_reg[5][12]_srl6_i_6_n_0 ;
  wire \mem_reg[5][12]_srl6_n_0 ;
  wire \mem_reg[5][13]_srl6_i_1_n_0 ;
  wire \mem_reg[5][13]_srl6_i_2_n_0 ;
  wire \mem_reg[5][13]_srl6_i_3_n_0 ;
  wire \mem_reg[5][13]_srl6_i_4_n_0 ;
  wire \mem_reg[5][13]_srl6_i_5_n_0 ;
  wire \mem_reg[5][13]_srl6_i_6_n_0 ;
  wire \mem_reg[5][13]_srl6_n_0 ;
  wire \mem_reg[5][14]_srl6_i_1_n_0 ;
  wire \mem_reg[5][14]_srl6_i_2_n_0 ;
  wire \mem_reg[5][14]_srl6_i_3_n_0 ;
  wire \mem_reg[5][14]_srl6_i_4_n_0 ;
  wire \mem_reg[5][14]_srl6_i_5_n_0 ;
  wire \mem_reg[5][14]_srl6_i_6_n_0 ;
  wire \mem_reg[5][14]_srl6_n_0 ;
  wire \mem_reg[5][15]_srl6_i_1_n_0 ;
  wire \mem_reg[5][15]_srl6_i_2_n_0 ;
  wire \mem_reg[5][15]_srl6_i_3_n_0 ;
  wire \mem_reg[5][15]_srl6_i_4_n_0 ;
  wire \mem_reg[5][15]_srl6_i_5_n_0 ;
  wire \mem_reg[5][15]_srl6_i_6_n_0 ;
  wire \mem_reg[5][15]_srl6_n_0 ;
  wire \mem_reg[5][16]_srl6_i_1_n_0 ;
  wire \mem_reg[5][16]_srl6_i_2_n_0 ;
  wire \mem_reg[5][16]_srl6_i_3_n_0 ;
  wire \mem_reg[5][16]_srl6_i_4_n_0 ;
  wire \mem_reg[5][16]_srl6_i_5_n_0 ;
  wire \mem_reg[5][16]_srl6_i_6_n_0 ;
  wire \mem_reg[5][16]_srl6_n_0 ;
  wire \mem_reg[5][17]_srl6_i_1_n_0 ;
  wire \mem_reg[5][17]_srl6_i_2_n_0 ;
  wire \mem_reg[5][17]_srl6_i_3_n_0 ;
  wire \mem_reg[5][17]_srl6_i_4_n_0 ;
  wire \mem_reg[5][17]_srl6_i_5_n_0 ;
  wire \mem_reg[5][17]_srl6_i_6_n_0 ;
  wire \mem_reg[5][17]_srl6_n_0 ;
  wire \mem_reg[5][18]_srl6_i_1_n_0 ;
  wire \mem_reg[5][18]_srl6_i_2_n_0 ;
  wire \mem_reg[5][18]_srl6_i_3_n_0 ;
  wire \mem_reg[5][18]_srl6_i_4_n_0 ;
  wire \mem_reg[5][18]_srl6_i_5_n_0 ;
  wire \mem_reg[5][18]_srl6_i_6_n_0 ;
  wire \mem_reg[5][18]_srl6_n_0 ;
  wire \mem_reg[5][19]_srl6_i_1_n_0 ;
  wire \mem_reg[5][19]_srl6_i_2_n_0 ;
  wire \mem_reg[5][19]_srl6_i_3_n_0 ;
  wire \mem_reg[5][19]_srl6_i_4_n_0 ;
  wire \mem_reg[5][19]_srl6_i_5_n_0 ;
  wire \mem_reg[5][19]_srl6_i_6_n_0 ;
  wire \mem_reg[5][19]_srl6_n_0 ;
  wire \mem_reg[5][1]_srl6_i_17_n_0 ;
  wire \mem_reg[5][1]_srl6_i_18_n_0 ;
  wire \mem_reg[5][1]_srl6_i_19_n_0 ;
  wire \mem_reg[5][1]_srl6_i_1_n_0 ;
  wire \mem_reg[5][1]_srl6_i_20_n_0 ;
  wire \mem_reg[5][1]_srl6_i_21_n_0 ;
  wire \mem_reg[5][1]_srl6_i_22_n_0 ;
  wire \mem_reg[5][1]_srl6_i_23_n_0 ;
  wire \mem_reg[5][1]_srl6_i_24_n_0 ;
  wire \mem_reg[5][1]_srl6_i_25_n_0 ;
  wire \mem_reg[5][1]_srl6_i_26_n_0 ;
  wire \mem_reg[5][1]_srl6_i_27_n_0 ;
  wire \mem_reg[5][1]_srl6_i_28_n_0 ;
  wire \mem_reg[5][1]_srl6_i_29_n_0 ;
  wire \mem_reg[5][1]_srl6_i_2_n_0 ;
  wire \mem_reg[5][1]_srl6_i_30_n_0 ;
  wire \mem_reg[5][1]_srl6_i_31_n_0 ;
  wire \mem_reg[5][1]_srl6_i_32_n_0 ;
  wire \mem_reg[5][1]_srl6_i_33_n_0 ;
  wire \mem_reg[5][1]_srl6_i_34_n_0 ;
  wire \mem_reg[5][1]_srl6_i_35_n_0 ;
  wire \mem_reg[5][1]_srl6_i_36_n_0 ;
  wire \mem_reg[5][1]_srl6_i_6_n_0 ;
  wire \mem_reg[5][1]_srl6_i_7_n_0 ;
  wire \mem_reg[5][1]_srl6_i_8_n_0 ;
  wire \mem_reg[5][1]_srl6_n_0 ;
  wire \mem_reg[5][20]_srl6_i_1_n_0 ;
  wire \mem_reg[5][20]_srl6_i_2_n_0 ;
  wire \mem_reg[5][20]_srl6_i_3_n_0 ;
  wire \mem_reg[5][20]_srl6_i_4_n_0 ;
  wire \mem_reg[5][20]_srl6_i_5_n_0 ;
  wire \mem_reg[5][20]_srl6_i_6_n_0 ;
  wire \mem_reg[5][20]_srl6_n_0 ;
  wire \mem_reg[5][21]_srl6_i_1_n_0 ;
  wire \mem_reg[5][21]_srl6_i_2_n_0 ;
  wire \mem_reg[5][21]_srl6_i_3_n_0 ;
  wire \mem_reg[5][21]_srl6_i_4_n_0 ;
  wire \mem_reg[5][21]_srl6_i_5_n_0 ;
  wire \mem_reg[5][21]_srl6_i_6_n_0 ;
  wire \mem_reg[5][21]_srl6_n_0 ;
  wire \mem_reg[5][22]_srl6_i_1_n_0 ;
  wire \mem_reg[5][22]_srl6_i_2_n_0 ;
  wire \mem_reg[5][22]_srl6_i_3_n_0 ;
  wire \mem_reg[5][22]_srl6_i_4_n_0 ;
  wire \mem_reg[5][22]_srl6_i_5_n_0 ;
  wire \mem_reg[5][22]_srl6_i_6_n_0 ;
  wire \mem_reg[5][22]_srl6_n_0 ;
  wire \mem_reg[5][23]_srl6_i_1_n_0 ;
  wire \mem_reg[5][23]_srl6_i_2_n_0 ;
  wire \mem_reg[5][23]_srl6_i_3_n_0 ;
  wire \mem_reg[5][23]_srl6_i_4_n_0 ;
  wire \mem_reg[5][23]_srl6_i_5_n_0 ;
  wire \mem_reg[5][23]_srl6_i_6_n_0 ;
  wire \mem_reg[5][23]_srl6_n_0 ;
  wire \mem_reg[5][24]_srl6_i_1_n_0 ;
  wire \mem_reg[5][24]_srl6_i_2_n_0 ;
  wire \mem_reg[5][24]_srl6_i_3_n_0 ;
  wire \mem_reg[5][24]_srl6_i_4_n_0 ;
  wire \mem_reg[5][24]_srl6_i_5_n_0 ;
  wire \mem_reg[5][24]_srl6_i_6_n_0 ;
  wire \mem_reg[5][24]_srl6_n_0 ;
  wire \mem_reg[5][25]_srl6_i_1_n_0 ;
  wire \mem_reg[5][25]_srl6_i_2_n_0 ;
  wire \mem_reg[5][25]_srl6_i_3_n_0 ;
  wire \mem_reg[5][25]_srl6_i_4_n_0 ;
  wire \mem_reg[5][25]_srl6_i_5_n_0 ;
  wire \mem_reg[5][25]_srl6_i_6_n_0 ;
  wire \mem_reg[5][25]_srl6_n_0 ;
  wire \mem_reg[5][26]_srl6_i_1_n_0 ;
  wire \mem_reg[5][26]_srl6_i_2_n_0 ;
  wire \mem_reg[5][26]_srl6_i_3_n_0 ;
  wire \mem_reg[5][26]_srl6_i_4_n_0 ;
  wire \mem_reg[5][26]_srl6_i_5_n_0 ;
  wire \mem_reg[5][26]_srl6_i_6_n_0 ;
  wire \mem_reg[5][26]_srl6_n_0 ;
  wire \mem_reg[5][27]_srl6_i_1_n_0 ;
  wire \mem_reg[5][27]_srl6_i_2_n_0 ;
  wire \mem_reg[5][27]_srl6_i_3_n_0 ;
  wire \mem_reg[5][27]_srl6_i_4_n_0 ;
  wire \mem_reg[5][27]_srl6_i_5_n_0 ;
  wire \mem_reg[5][27]_srl6_i_6_n_0 ;
  wire \mem_reg[5][27]_srl6_n_0 ;
  wire \mem_reg[5][28]_srl6_i_1_n_0 ;
  wire \mem_reg[5][28]_srl6_i_2_n_0 ;
  wire \mem_reg[5][28]_srl6_i_3_n_0 ;
  wire \mem_reg[5][28]_srl6_i_4_n_0 ;
  wire \mem_reg[5][28]_srl6_i_5_n_0 ;
  wire \mem_reg[5][28]_srl6_i_6_n_0 ;
  wire \mem_reg[5][28]_srl6_n_0 ;
  wire \mem_reg[5][29]_srl6_i_1_n_0 ;
  wire \mem_reg[5][29]_srl6_i_2_n_0 ;
  wire \mem_reg[5][29]_srl6_i_3_n_0 ;
  wire \mem_reg[5][29]_srl6_i_4_n_0 ;
  wire \mem_reg[5][29]_srl6_i_5_n_0 ;
  wire \mem_reg[5][29]_srl6_i_6_n_0 ;
  wire \mem_reg[5][29]_srl6_n_0 ;
  wire \mem_reg[5][2]_srl6_i_10_n_0 ;
  wire \mem_reg[5][2]_srl6_i_11_n_0 ;
  wire \mem_reg[5][2]_srl6_i_12_n_0 ;
  wire \mem_reg[5][2]_srl6_i_1_n_0 ;
  wire \mem_reg[5][2]_srl6_i_21_n_0 ;
  wire \mem_reg[5][2]_srl6_i_22_n_0 ;
  wire \mem_reg[5][2]_srl6_i_2_n_0 ;
  wire \mem_reg[5][2]_srl6_i_6_n_0 ;
  wire \mem_reg[5][2]_srl6_i_7_n_0 ;
  wire \mem_reg[5][2]_srl6_i_8_n_0 ;
  wire \mem_reg[5][2]_srl6_i_9_n_0 ;
  wire \mem_reg[5][2]_srl6_n_0 ;
  wire \mem_reg[5][30]_srl6_i_1_n_0 ;
  wire \mem_reg[5][30]_srl6_i_2_n_0 ;
  wire \mem_reg[5][30]_srl6_i_3_n_0 ;
  wire \mem_reg[5][30]_srl6_i_4_n_0 ;
  wire \mem_reg[5][30]_srl6_i_5_n_0 ;
  wire \mem_reg[5][30]_srl6_i_6_n_0 ;
  wire \mem_reg[5][30]_srl6_n_0 ;
  wire \mem_reg[5][31]_srl6_i_1_n_0 ;
  wire \mem_reg[5][31]_srl6_i_2_n_0 ;
  wire \mem_reg[5][31]_srl6_i_3_n_0 ;
  wire \mem_reg[5][31]_srl6_i_4_n_0 ;
  wire \mem_reg[5][31]_srl6_i_5_n_0 ;
  wire \mem_reg[5][31]_srl6_i_6_n_0 ;
  wire \mem_reg[5][31]_srl6_n_0 ;
  wire \mem_reg[5][32]_srl6_i_1_n_0 ;
  wire \mem_reg[5][32]_srl6_i_2_n_0 ;
  wire \mem_reg[5][32]_srl6_i_3_n_0 ;
  wire \mem_reg[5][32]_srl6_i_4_n_0 ;
  wire \mem_reg[5][32]_srl6_i_5_n_0 ;
  wire \mem_reg[5][32]_srl6_i_6_n_0 ;
  wire \mem_reg[5][32]_srl6_n_0 ;
  wire \mem_reg[5][33]_srl6_i_1_n_0 ;
  wire \mem_reg[5][33]_srl6_i_2_n_0 ;
  wire \mem_reg[5][33]_srl6_i_3_n_0 ;
  wire \mem_reg[5][33]_srl6_i_4_n_0 ;
  wire \mem_reg[5][33]_srl6_i_5_n_0 ;
  wire \mem_reg[5][33]_srl6_i_6_n_0 ;
  wire \mem_reg[5][33]_srl6_n_0 ;
  wire \mem_reg[5][34]_srl6_i_1_n_0 ;
  wire \mem_reg[5][34]_srl6_i_2_n_0 ;
  wire \mem_reg[5][34]_srl6_i_3_n_0 ;
  wire \mem_reg[5][34]_srl6_i_4_n_0 ;
  wire \mem_reg[5][34]_srl6_i_5_n_0 ;
  wire \mem_reg[5][34]_srl6_i_6_n_0 ;
  wire \mem_reg[5][34]_srl6_n_0 ;
  wire \mem_reg[5][35]_srl6_i_1_n_0 ;
  wire \mem_reg[5][35]_srl6_i_2_n_0 ;
  wire \mem_reg[5][35]_srl6_i_3_n_0 ;
  wire \mem_reg[5][35]_srl6_i_4_n_0 ;
  wire \mem_reg[5][35]_srl6_i_5_n_0 ;
  wire \mem_reg[5][35]_srl6_i_6_n_0 ;
  wire \mem_reg[5][35]_srl6_n_0 ;
  wire \mem_reg[5][36]_srl6_i_1_n_0 ;
  wire \mem_reg[5][36]_srl6_i_2_n_0 ;
  wire \mem_reg[5][36]_srl6_i_3_n_0 ;
  wire \mem_reg[5][36]_srl6_i_4_n_0 ;
  wire \mem_reg[5][36]_srl6_i_5_n_0 ;
  wire \mem_reg[5][36]_srl6_i_6_n_0 ;
  wire \mem_reg[5][36]_srl6_n_0 ;
  wire \mem_reg[5][37]_srl6_i_1_n_0 ;
  wire \mem_reg[5][37]_srl6_i_2_n_0 ;
  wire \mem_reg[5][37]_srl6_i_3_n_0 ;
  wire \mem_reg[5][37]_srl6_i_4_n_0 ;
  wire \mem_reg[5][37]_srl6_i_5_n_0 ;
  wire \mem_reg[5][37]_srl6_i_6_n_0 ;
  wire \mem_reg[5][37]_srl6_n_0 ;
  wire \mem_reg[5][38]_srl6_i_1_n_0 ;
  wire \mem_reg[5][38]_srl6_i_2_n_0 ;
  wire \mem_reg[5][38]_srl6_i_3_n_0 ;
  wire \mem_reg[5][38]_srl6_i_4_n_0 ;
  wire \mem_reg[5][38]_srl6_i_5_n_0 ;
  wire \mem_reg[5][38]_srl6_i_6_n_0 ;
  wire \mem_reg[5][38]_srl6_n_0 ;
  wire \mem_reg[5][39]_srl6_i_1_n_0 ;
  wire \mem_reg[5][39]_srl6_i_2_n_0 ;
  wire \mem_reg[5][39]_srl6_i_3_n_0 ;
  wire \mem_reg[5][39]_srl6_i_4_n_0 ;
  wire \mem_reg[5][39]_srl6_i_5_n_0 ;
  wire \mem_reg[5][39]_srl6_i_6_n_0 ;
  wire \mem_reg[5][39]_srl6_n_0 ;
  wire \mem_reg[5][3]_srl6_i_10_n_0 ;
  wire \mem_reg[5][3]_srl6_i_11_n_0 ;
  wire \mem_reg[5][3]_srl6_i_12_n_0 ;
  wire \mem_reg[5][3]_srl6_i_13_n_0 ;
  wire \mem_reg[5][3]_srl6_i_14_n_0 ;
  wire \mem_reg[5][3]_srl6_i_15_n_0 ;
  wire \mem_reg[5][3]_srl6_i_16_n_0 ;
  wire \mem_reg[5][3]_srl6_i_17_n_0 ;
  wire \mem_reg[5][3]_srl6_i_18_n_0 ;
  wire \mem_reg[5][3]_srl6_i_1_n_0 ;
  wire \mem_reg[5][3]_srl6_i_2_n_0 ;
  wire \mem_reg[5][3]_srl6_i_3_n_0 ;
  wire \mem_reg[5][3]_srl6_i_4_n_0 ;
  wire \mem_reg[5][3]_srl6_i_5_n_0 ;
  wire \mem_reg[5][3]_srl6_i_6_n_0 ;
  wire \mem_reg[5][3]_srl6_i_8_n_0 ;
  wire \mem_reg[5][3]_srl6_i_9_n_0 ;
  wire \mem_reg[5][3]_srl6_n_0 ;
  wire \mem_reg[5][40]_srl6_i_1_n_0 ;
  wire \mem_reg[5][40]_srl6_i_2_n_0 ;
  wire \mem_reg[5][40]_srl6_i_3_n_0 ;
  wire \mem_reg[5][40]_srl6_i_4_n_0 ;
  wire \mem_reg[5][40]_srl6_i_5_n_0 ;
  wire \mem_reg[5][40]_srl6_i_6_n_0 ;
  wire \mem_reg[5][40]_srl6_n_0 ;
  wire \mem_reg[5][41]_srl6_i_1_n_0 ;
  wire \mem_reg[5][41]_srl6_i_2_n_0 ;
  wire \mem_reg[5][41]_srl6_i_3_n_0 ;
  wire \mem_reg[5][41]_srl6_i_4_n_0 ;
  wire \mem_reg[5][41]_srl6_i_5_n_0 ;
  wire \mem_reg[5][41]_srl6_i_6_n_0 ;
  wire \mem_reg[5][41]_srl6_n_0 ;
  wire \mem_reg[5][42]_srl6_i_1_n_0 ;
  wire \mem_reg[5][42]_srl6_i_2_n_0 ;
  wire \mem_reg[5][42]_srl6_i_3_n_0 ;
  wire \mem_reg[5][42]_srl6_i_4_n_0 ;
  wire \mem_reg[5][42]_srl6_i_5_n_0 ;
  wire \mem_reg[5][42]_srl6_i_6_n_0 ;
  wire \mem_reg[5][42]_srl6_n_0 ;
  wire \mem_reg[5][43]_srl6_i_1_n_0 ;
  wire \mem_reg[5][43]_srl6_i_2_n_0 ;
  wire \mem_reg[5][43]_srl6_i_3_n_0 ;
  wire \mem_reg[5][43]_srl6_i_4_n_0 ;
  wire \mem_reg[5][43]_srl6_i_5_n_0 ;
  wire \mem_reg[5][43]_srl6_i_6_n_0 ;
  wire \mem_reg[5][43]_srl6_n_0 ;
  wire \mem_reg[5][44]_srl6_i_1_n_0 ;
  wire \mem_reg[5][44]_srl6_i_2_n_0 ;
  wire \mem_reg[5][44]_srl6_i_3_n_0 ;
  wire \mem_reg[5][44]_srl6_i_4_n_0 ;
  wire \mem_reg[5][44]_srl6_i_5_n_0 ;
  wire \mem_reg[5][44]_srl6_i_6_n_0 ;
  wire \mem_reg[5][44]_srl6_n_0 ;
  wire \mem_reg[5][45]_srl6_i_1_n_0 ;
  wire \mem_reg[5][45]_srl6_i_2_n_0 ;
  wire \mem_reg[5][45]_srl6_i_3_n_0 ;
  wire \mem_reg[5][45]_srl6_i_4_n_0 ;
  wire \mem_reg[5][45]_srl6_i_5_n_0 ;
  wire \mem_reg[5][45]_srl6_i_6_n_0 ;
  wire \mem_reg[5][45]_srl6_n_0 ;
  wire \mem_reg[5][46]_srl6_i_1_n_0 ;
  wire \mem_reg[5][46]_srl6_i_2_n_0 ;
  wire \mem_reg[5][46]_srl6_i_3_n_0 ;
  wire \mem_reg[5][46]_srl6_i_4_n_0 ;
  wire \mem_reg[5][46]_srl6_i_5_n_0 ;
  wire \mem_reg[5][46]_srl6_i_6_n_0 ;
  wire \mem_reg[5][46]_srl6_n_0 ;
  wire \mem_reg[5][47]_srl6_i_1_n_0 ;
  wire \mem_reg[5][47]_srl6_i_2_n_0 ;
  wire \mem_reg[5][47]_srl6_i_3_n_0 ;
  wire \mem_reg[5][47]_srl6_i_4_n_0 ;
  wire \mem_reg[5][47]_srl6_i_5_n_0 ;
  wire \mem_reg[5][47]_srl6_i_6_n_0 ;
  wire \mem_reg[5][47]_srl6_n_0 ;
  wire \mem_reg[5][48]_srl6_i_1_n_0 ;
  wire \mem_reg[5][48]_srl6_i_2_n_0 ;
  wire \mem_reg[5][48]_srl6_i_3_n_0 ;
  wire \mem_reg[5][48]_srl6_i_4_n_0 ;
  wire \mem_reg[5][48]_srl6_i_5_n_0 ;
  wire \mem_reg[5][48]_srl6_i_6_n_0 ;
  wire \mem_reg[5][48]_srl6_n_0 ;
  wire \mem_reg[5][49]_srl6_i_1_n_0 ;
  wire \mem_reg[5][49]_srl6_i_2_n_0 ;
  wire \mem_reg[5][49]_srl6_i_3_n_0 ;
  wire \mem_reg[5][49]_srl6_i_4_n_0 ;
  wire \mem_reg[5][49]_srl6_i_5_n_0 ;
  wire \mem_reg[5][49]_srl6_i_6_n_0 ;
  wire \mem_reg[5][49]_srl6_n_0 ;
  wire \mem_reg[5][4]_srl6_i_1_n_0 ;
  wire \mem_reg[5][4]_srl6_i_2_n_0 ;
  wire \mem_reg[5][4]_srl6_i_3_n_0 ;
  wire \mem_reg[5][4]_srl6_i_4_n_0 ;
  wire \mem_reg[5][4]_srl6_i_5_n_0 ;
  wire \mem_reg[5][4]_srl6_i_6_n_0 ;
  wire \mem_reg[5][4]_srl6_n_0 ;
  wire \mem_reg[5][50]_srl6_i_1_n_0 ;
  wire \mem_reg[5][50]_srl6_i_2_n_0 ;
  wire \mem_reg[5][50]_srl6_i_3_n_0 ;
  wire \mem_reg[5][50]_srl6_i_4_n_0 ;
  wire \mem_reg[5][50]_srl6_i_5_n_0 ;
  wire \mem_reg[5][50]_srl6_i_6_n_0 ;
  wire \mem_reg[5][50]_srl6_n_0 ;
  wire \mem_reg[5][51]_srl6_i_1_n_0 ;
  wire \mem_reg[5][51]_srl6_i_2_n_0 ;
  wire \mem_reg[5][51]_srl6_i_3_n_0 ;
  wire \mem_reg[5][51]_srl6_i_4_n_0 ;
  wire \mem_reg[5][51]_srl6_i_5_n_0 ;
  wire \mem_reg[5][51]_srl6_i_6_n_0 ;
  wire \mem_reg[5][51]_srl6_n_0 ;
  wire \mem_reg[5][52]_srl6_i_1_n_0 ;
  wire \mem_reg[5][52]_srl6_i_2_n_0 ;
  wire \mem_reg[5][52]_srl6_i_3_n_0 ;
  wire \mem_reg[5][52]_srl6_i_4_n_0 ;
  wire \mem_reg[5][52]_srl6_i_5_n_0 ;
  wire \mem_reg[5][52]_srl6_i_6_n_0 ;
  wire \mem_reg[5][52]_srl6_n_0 ;
  wire \mem_reg[5][53]_srl6_i_1_n_0 ;
  wire \mem_reg[5][53]_srl6_i_2_n_0 ;
  wire \mem_reg[5][53]_srl6_i_3_n_0 ;
  wire \mem_reg[5][53]_srl6_i_4_n_0 ;
  wire \mem_reg[5][53]_srl6_i_5_n_0 ;
  wire \mem_reg[5][53]_srl6_i_6_n_0 ;
  wire \mem_reg[5][53]_srl6_n_0 ;
  wire \mem_reg[5][54]_srl6_i_1_n_0 ;
  wire \mem_reg[5][54]_srl6_i_2_n_0 ;
  wire \mem_reg[5][54]_srl6_i_3_n_0 ;
  wire \mem_reg[5][54]_srl6_i_4_n_0 ;
  wire \mem_reg[5][54]_srl6_i_5_n_0 ;
  wire \mem_reg[5][54]_srl6_i_6_n_0 ;
  wire \mem_reg[5][54]_srl6_n_0 ;
  wire \mem_reg[5][55]_srl6_i_1_n_0 ;
  wire \mem_reg[5][55]_srl6_i_2_n_0 ;
  wire \mem_reg[5][55]_srl6_i_3_n_0 ;
  wire \mem_reg[5][55]_srl6_i_4_n_0 ;
  wire \mem_reg[5][55]_srl6_i_5_n_0 ;
  wire \mem_reg[5][55]_srl6_i_6_n_0 ;
  wire \mem_reg[5][55]_srl6_n_0 ;
  wire \mem_reg[5][56]_srl6_i_1_n_0 ;
  wire \mem_reg[5][56]_srl6_i_2_n_0 ;
  wire \mem_reg[5][56]_srl6_i_3_n_0 ;
  wire \mem_reg[5][56]_srl6_i_4_n_0 ;
  wire \mem_reg[5][56]_srl6_i_5_n_0 ;
  wire \mem_reg[5][56]_srl6_i_6_n_0 ;
  wire \mem_reg[5][56]_srl6_n_0 ;
  wire \mem_reg[5][57]_srl6_i_1_n_0 ;
  wire \mem_reg[5][57]_srl6_i_2_n_0 ;
  wire \mem_reg[5][57]_srl6_i_3_n_0 ;
  wire \mem_reg[5][57]_srl6_i_4_n_0 ;
  wire \mem_reg[5][57]_srl6_i_5_n_0 ;
  wire \mem_reg[5][57]_srl6_i_6_n_0 ;
  wire \mem_reg[5][57]_srl6_n_0 ;
  wire \mem_reg[5][58]_srl6_i_1_n_0 ;
  wire \mem_reg[5][58]_srl6_i_2_n_0 ;
  wire \mem_reg[5][58]_srl6_i_3_n_0 ;
  wire \mem_reg[5][58]_srl6_i_4_n_0 ;
  wire \mem_reg[5][58]_srl6_i_5_n_0 ;
  wire \mem_reg[5][58]_srl6_i_6_n_0 ;
  wire \mem_reg[5][58]_srl6_n_0 ;
  wire \mem_reg[5][59]_srl6_i_1_n_0 ;
  wire \mem_reg[5][59]_srl6_i_2_n_0 ;
  wire \mem_reg[5][59]_srl6_i_3_n_0 ;
  wire \mem_reg[5][59]_srl6_i_4_n_0 ;
  wire \mem_reg[5][59]_srl6_i_5_n_0 ;
  wire \mem_reg[5][59]_srl6_i_6_n_0 ;
  wire \mem_reg[5][59]_srl6_n_0 ;
  wire \mem_reg[5][5]_srl6_i_1_n_0 ;
  wire \mem_reg[5][5]_srl6_i_2_n_0 ;
  wire \mem_reg[5][5]_srl6_i_3_n_0 ;
  wire \mem_reg[5][5]_srl6_i_4_n_0 ;
  wire \mem_reg[5][5]_srl6_i_5_n_0 ;
  wire \mem_reg[5][5]_srl6_i_6_n_0 ;
  wire \mem_reg[5][5]_srl6_n_0 ;
  wire \mem_reg[5][60]_srl6_i_1_n_0 ;
  wire \mem_reg[5][60]_srl6_i_2_n_0 ;
  wire \mem_reg[5][60]_srl6_i_3_n_0 ;
  wire \mem_reg[5][60]_srl6_i_4_n_0 ;
  wire \mem_reg[5][60]_srl6_i_5_n_0 ;
  wire \mem_reg[5][60]_srl6_i_6_n_0 ;
  wire \mem_reg[5][60]_srl6_n_0 ;
  wire \mem_reg[5][61]_srl6_i_1_n_0 ;
  wire \mem_reg[5][61]_srl6_i_2_n_0 ;
  wire \mem_reg[5][61]_srl6_i_3_n_0 ;
  wire \mem_reg[5][61]_srl6_i_4_n_0 ;
  wire \mem_reg[5][61]_srl6_i_5_n_0 ;
  wire \mem_reg[5][61]_srl6_i_6_n_0 ;
  wire \mem_reg[5][61]_srl6_n_0 ;
  wire \mem_reg[5][62]_srl6_i_1_n_0 ;
  wire \mem_reg[5][62]_srl6_i_2_n_0 ;
  wire \mem_reg[5][62]_srl6_i_3_n_0 ;
  wire \mem_reg[5][62]_srl6_i_4_n_0 ;
  wire \mem_reg[5][62]_srl6_i_5_n_0 ;
  wire \mem_reg[5][62]_srl6_i_6_n_0 ;
  wire \mem_reg[5][62]_srl6_n_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_0 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_1 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_2 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_3 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_4 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_5 ;
  wire [62:0]\mem_reg[5][63]_srl6_i_1_6 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_7 ;
  wire [61:0]\mem_reg[5][63]_srl6_i_1_8 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1_9 ;
  wire \mem_reg[5][63]_srl6_i_1_n_0 ;
  wire \mem_reg[5][63]_srl6_i_2_n_0 ;
  wire \mem_reg[5][63]_srl6_i_3_n_0 ;
  wire \mem_reg[5][63]_srl6_i_4_n_0 ;
  wire \mem_reg[5][63]_srl6_i_5_n_0 ;
  wire \mem_reg[5][63]_srl6_i_6_n_0 ;
  wire \mem_reg[5][63]_srl6_n_0 ;
  wire \mem_reg[5][64]_srl6_n_0 ;
  wire \mem_reg[5][6]_srl6_i_1_n_0 ;
  wire \mem_reg[5][6]_srl6_i_2_n_0 ;
  wire \mem_reg[5][6]_srl6_i_3_n_0 ;
  wire \mem_reg[5][6]_srl6_i_4_n_0 ;
  wire \mem_reg[5][6]_srl6_i_5_n_0 ;
  wire \mem_reg[5][6]_srl6_i_6_n_0 ;
  wire \mem_reg[5][6]_srl6_n_0 ;
  wire \mem_reg[5][7]_srl6_i_1_n_0 ;
  wire \mem_reg[5][7]_srl6_i_2_n_0 ;
  wire \mem_reg[5][7]_srl6_i_3_n_0 ;
  wire \mem_reg[5][7]_srl6_i_4_n_0 ;
  wire \mem_reg[5][7]_srl6_i_5_n_0 ;
  wire \mem_reg[5][7]_srl6_i_6_n_0 ;
  wire \mem_reg[5][7]_srl6_n_0 ;
  wire \mem_reg[5][8]_srl6_i_1_n_0 ;
  wire \mem_reg[5][8]_srl6_i_2_n_0 ;
  wire \mem_reg[5][8]_srl6_i_3_n_0 ;
  wire \mem_reg[5][8]_srl6_i_4_n_0 ;
  wire \mem_reg[5][8]_srl6_i_5_n_0 ;
  wire \mem_reg[5][8]_srl6_i_6_n_0 ;
  wire \mem_reg[5][8]_srl6_n_0 ;
  wire \mem_reg[5][9]_srl6_i_1_n_0 ;
  wire \mem_reg[5][9]_srl6_i_2_n_0 ;
  wire \mem_reg[5][9]_srl6_i_3_n_0 ;
  wire \mem_reg[5][9]_srl6_i_4_n_0 ;
  wire \mem_reg[5][9]_srl6_i_5_n_0 ;
  wire \mem_reg[5][9]_srl6_i_6_n_0 ;
  wire \mem_reg[5][9]_srl6_n_0 ;
  wire [64:64]out_rreq_pack;
  wire pop;
  wire push;
  wire rreq_valid;
  wire [0:0]tmp_len0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;

  LUT5 #(
    .INIT(32'hAA2A2A2A)) 
    \dout[64]_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(rreq_valid),
        .I2(tmp_valid_reg),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][0]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][10]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][11]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][12]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][13]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][14]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][15]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][16]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][17]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][18]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][19]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][1]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][20]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][21]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][22]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][23]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][24]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][25]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][26]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][27]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][28]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][29]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][2]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][30]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][31]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][32]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][33]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][34]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][35]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][36]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][37]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][38]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][39]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][3]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][40]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][41]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][42]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][43]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][44]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][45]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][46]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][47]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][48]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][49]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][4]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][50]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][51]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][52]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][53]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][54]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][55]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][56]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][57]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][58]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][59]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][5]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][60]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][61]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][62]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][63]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][64]_srl6_n_0 ),
        .Q(out_rreq_pack),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][6]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][7]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][8]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[5][9]_srl6_n_0 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][0]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][0]_srl6_i_2_n_0 ),
        .Q(\mem_reg[5][0]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFF80000)) 
    \mem_reg[5][0]_srl6_i_1 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID),
        .I1(\dout_reg[64]_1 ),
        .I2(\ap_CS_fsm_reg[12] ),
        .I3(Q[0]),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .I5(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[5][0]_srl6_i_10 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\mem_reg[5][0]_srl6_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA200000)) 
    \mem_reg[5][0]_srl6_i_11 
       (.I0(gmem_addr_15_reg_842[0]),
        .I1(ap_CS_fsm_state18),
        .I2(\mem_reg[5][0]_srl6_i_28_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][0]_srl6_i_29_n_0 ),
        .I5(\mem_reg[5][0]_srl6_i_30_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][0]_srl6_i_18 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_state14),
        .O(\mem_reg[5][0]_srl6_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[5][0]_srl6_i_19 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\mem_reg[5][0]_srl6_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEEEEEEE)) 
    \mem_reg[5][0]_srl6_i_2 
       (.I0(\mem_reg[5][0]_srl6_i_7_n_0 ),
        .I1(\mem_reg[5][0]_srl6_i_8_n_0 ),
        .I2(\mem_reg[5][0]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I4(gmem_addr_16_reg_848[0]),
        .I5(\mem_reg[5][0]_srl6_i_11_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_reg[5][0]_srl6_i_20 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state15),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .I5(\mem_reg[5][0]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hA000C000A0000000)) 
    \mem_reg[5][0]_srl6_i_23 
       (.I0(gmem_addr_16_reg_848[0]),
        .I1(gmem_addr_15_reg_842[0]),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(\mem_reg[5][0]_srl6_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF000000F4)) 
    \mem_reg[5][0]_srl6_i_24 
       (.I0(ap_CS_fsm_state15),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state17),
        .I4(ap_CS_fsm_state19),
        .I5(ap_CS_fsm_state18),
        .O(\mem_reg[5][0]_srl6_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_reg[5][0]_srl6_i_25 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\mem_reg[5][0]_srl6_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0000F0F20000)) 
    \mem_reg[5][0]_srl6_i_26 
       (.I0(Q[8]),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state16),
        .I4(\mem_reg[5][0]_srl6_i_46_n_0 ),
        .I5(ap_CS_fsm_state15),
        .O(\mem_reg[5][0]_srl6_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    \mem_reg[5][0]_srl6_i_27 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\mem_reg[5][0]_srl6_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \mem_reg[5][0]_srl6_i_28 
       (.I0(ap_CS_fsm_state16),
        .I1(ap_CS_fsm_state14),
        .I2(ap_CS_fsm_state20),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .O(\mem_reg[5][0]_srl6_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[5][0]_srl6_i_29 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\mem_reg[5][0]_srl6_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8A8AAA8)) 
    \mem_reg[5][0]_srl6_i_30 
       (.I0(\mem_reg[5][0]_srl6_i_47_n_0 ),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\mem_reg[5][0]_srl6_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[5][0]_srl6_i_46 
       (.I0(ap_CS_fsm_state20),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .O(\mem_reg[5][0]_srl6_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_reg[5][0]_srl6_i_47 
       (.I0(Q[5]),
        .I1(Q[7]),
        .O(\mem_reg[5][0]_srl6_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hF000E000)) 
    \mem_reg[5][0]_srl6_i_5 
       (.I0(\mem_reg[5][0]_srl6_i_18_n_0 ),
        .I1(Q[8]),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I4(ap_CS_fsm_state20),
        .O(\ap_CS_fsm_reg[12] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[5][0]_srl6_i_6 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\mem_reg[5][0]_srl6_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8F888)) 
    \mem_reg[5][0]_srl6_i_7 
       (.I0(gmem_addr_16_reg_848[0]),
        .I1(\mem_reg[5][0]_srl6_i_20_n_0 ),
        .I2(\ap_CS_fsm_reg[12]_0 ),
        .I3(\mem_reg[5][0]_srl6_i_2_0 ),
        .I4(\mem_reg[5][0]_srl6_i_2_1 ),
        .I5(\mem_reg[5][0]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][0]_srl6_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    \mem_reg[5][0]_srl6_i_8 
       (.I0(\mem_reg[5][0]_srl6_i_24_n_0 ),
        .I1(gmem_addr_16_reg_848[0]),
        .I2(\mem_reg[5][0]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_26_n_0 ),
        .I4(gmem_addr_15_reg_842[0]),
        .I5(ap_CS_fsm_state18),
        .O(\mem_reg[5][0]_srl6_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_9 
       (.I0(\mem_reg[5][0]_srl6_i_27_n_0 ),
        .I1(Q[7]),
        .O(\mem_reg[5][0]_srl6_i_9_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][10]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][10]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][10]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][10]_srl6_i_1 
       (.I0(\mem_reg[5][10]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][10]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][10]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][10]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][10]_srl6_i_6_n_0 ),
        .I5(\dout_reg[10]_0 ),
        .O(\mem_reg[5][10]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][10]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[9]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [8]),
        .I4(gmem_addr_15_reg_842[10]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][10]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [8]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [8]),
        .I4(gmem_addr_12_reg_824[9]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][10]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [8]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [8]),
        .I4(gmem_addr_9_reg_806[8]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][10]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [9]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [7]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [9]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][10]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [7]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[9]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [8]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][11]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][11]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][11]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][11]_srl6_i_1 
       (.I0(\mem_reg[5][11]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][11]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][11]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][11]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][11]_srl6_i_6_n_0 ),
        .I5(\dout_reg[11]_0 ),
        .O(\mem_reg[5][11]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][11]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[10]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [9]),
        .I4(gmem_addr_15_reg_842[11]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][11]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [9]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [9]),
        .I4(gmem_addr_12_reg_824[10]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][11]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [9]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [9]),
        .I4(gmem_addr_9_reg_806[9]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][11]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [10]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [8]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [10]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][11]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [8]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[10]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [9]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][12]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][12]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][12]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][12]_srl6_i_1 
       (.I0(\mem_reg[5][12]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][12]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][12]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][12]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][12]_srl6_i_6_n_0 ),
        .I5(\dout_reg[12]_0 ),
        .O(\mem_reg[5][12]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][12]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[11]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [10]),
        .I4(gmem_addr_15_reg_842[12]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][12]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [10]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [10]),
        .I4(gmem_addr_12_reg_824[11]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][12]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [10]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [10]),
        .I4(gmem_addr_9_reg_806[10]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][12]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [11]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [9]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [11]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][12]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [9]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[11]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [10]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][13]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][13]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][13]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][13]_srl6_i_1 
       (.I0(\mem_reg[5][13]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][13]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][13]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][13]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][13]_srl6_i_6_n_0 ),
        .I5(\dout_reg[13]_0 ),
        .O(\mem_reg[5][13]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][13]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[12]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [11]),
        .I4(gmem_addr_15_reg_842[13]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][13]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [11]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [11]),
        .I4(gmem_addr_12_reg_824[12]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][13]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [11]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [11]),
        .I4(gmem_addr_9_reg_806[11]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][13]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [12]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [10]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [12]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][13]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [10]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[12]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [11]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][14]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][14]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][14]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][14]_srl6_i_1 
       (.I0(\mem_reg[5][14]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][14]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][14]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][14]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][14]_srl6_i_6_n_0 ),
        .I5(\dout_reg[14]_0 ),
        .O(\mem_reg[5][14]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][14]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[13]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [12]),
        .I4(gmem_addr_15_reg_842[14]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][14]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [12]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [12]),
        .I4(gmem_addr_12_reg_824[13]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][14]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [12]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [12]),
        .I4(gmem_addr_9_reg_806[12]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][14]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [13]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [11]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [13]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][14]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [11]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[13]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [12]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][15]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][15]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][15]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][15]_srl6_i_1 
       (.I0(\mem_reg[5][15]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][15]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][15]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][15]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][15]_srl6_i_6_n_0 ),
        .I5(\dout_reg[15]_0 ),
        .O(\mem_reg[5][15]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][15]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[14]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [13]),
        .I4(gmem_addr_15_reg_842[15]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][15]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [13]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [13]),
        .I4(gmem_addr_12_reg_824[14]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][15]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [13]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [13]),
        .I4(gmem_addr_9_reg_806[13]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][15]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [14]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [12]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [14]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][15]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [12]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[14]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [13]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][16]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][16]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][16]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][16]_srl6_i_1 
       (.I0(\mem_reg[5][16]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][16]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][16]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][16]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][16]_srl6_i_6_n_0 ),
        .I5(\dout_reg[16]_0 ),
        .O(\mem_reg[5][16]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][16]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[15]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [14]),
        .I4(gmem_addr_15_reg_842[16]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][16]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [14]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [14]),
        .I4(gmem_addr_12_reg_824[15]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][16]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [14]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [14]),
        .I4(gmem_addr_9_reg_806[14]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][16]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [15]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [13]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [15]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][16]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [13]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[15]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [14]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][17]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][17]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][17]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][17]_srl6_i_1 
       (.I0(\mem_reg[5][17]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][17]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][17]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][17]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][17]_srl6_i_6_n_0 ),
        .I5(\dout_reg[17]_0 ),
        .O(\mem_reg[5][17]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][17]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[16]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [15]),
        .I4(gmem_addr_15_reg_842[17]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][17]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [15]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [15]),
        .I4(gmem_addr_12_reg_824[16]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][17]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [15]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [15]),
        .I4(gmem_addr_9_reg_806[15]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][17]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [16]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [14]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [16]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][17]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [14]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[16]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [15]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][18]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][18]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][18]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][18]_srl6_i_1 
       (.I0(\mem_reg[5][18]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][18]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][18]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][18]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][18]_srl6_i_6_n_0 ),
        .I5(\dout_reg[18]_0 ),
        .O(\mem_reg[5][18]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][18]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[17]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [16]),
        .I4(gmem_addr_15_reg_842[18]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][18]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [16]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [16]),
        .I4(gmem_addr_12_reg_824[17]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][18]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [16]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [16]),
        .I4(gmem_addr_9_reg_806[16]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][18]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [17]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [15]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [17]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][18]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [15]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[17]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [16]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][19]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][19]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][19]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][19]_srl6_i_1 
       (.I0(\mem_reg[5][19]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][19]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][19]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][19]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][19]_srl6_i_6_n_0 ),
        .I5(\dout_reg[19]_0 ),
        .O(\mem_reg[5][19]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][19]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[18]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [17]),
        .I4(gmem_addr_15_reg_842[19]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][19]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [17]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [17]),
        .I4(gmem_addr_12_reg_824[18]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][19]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [17]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [17]),
        .I4(gmem_addr_9_reg_806[17]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][19]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [18]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [16]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [18]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][19]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [16]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[18]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [17]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][1]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][1]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][1]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \mem_reg[5][1]_srl6_i_1 
       (.I0(\mem_reg[5][1]_srl6_i_2_n_0 ),
        .I1(\dout_reg[1]_0 ),
        .I2(\dout_reg[1]_1 ),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .I4(\mem_reg[5][1]_srl6_i_6_n_0 ),
        .I5(\mem_reg[5][1]_srl6_i_7_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mem_reg[5][1]_srl6_i_17 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\mem_reg[5][1]_srl6_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF0FFF0)) 
    \mem_reg[5][1]_srl6_i_18 
       (.I0(\mem_reg[5][1]_srl6_i_27_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_28_n_0 ),
        .I2(\mem_reg[5][1]_srl6_i_29_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_30_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I5(gmem_addr_13_reg_830[0]),
        .O(\mem_reg[5][1]_srl6_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \mem_reg[5][1]_srl6_i_19 
       (.I0(\mem_reg[5][0]_srl6_i_29_n_0 ),
        .I1(Q[8]),
        .I2(gmem_addr_15_reg_842[1]),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state17),
        .I5(\mem_reg[5][0]_srl6_i_28_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \mem_reg[5][1]_srl6_i_2 
       (.I0(gmem_addr_12_reg_824[0]),
        .I1(ap_CS_fsm_state20),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(gmem_addr_2_reg_764[0]),
        .I5(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00AE00)) 
    \mem_reg[5][1]_srl6_i_20 
       (.I0(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_31_n_0 ),
        .I2(ap_CS_fsm_state16),
        .I3(gmem_addr_15_reg_842[1]),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state17),
        .O(\mem_reg[5][1]_srl6_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \mem_reg[5][1]_srl6_i_21 
       (.I0(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\mem_reg[5][1]_srl6_i_28_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA00AA00EA00)) 
    \mem_reg[5][1]_srl6_i_22 
       (.I0(\mem_reg[5][1]_srl6_i_32_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_33_n_0 ),
        .I2(Q[2]),
        .I3(gmem_addr_15_reg_842[1]),
        .I4(Q[8]),
        .I5(Q[3]),
        .O(\mem_reg[5][1]_srl6_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \mem_reg[5][1]_srl6_i_23 
       (.I0(ap_CS_fsm_state16),
        .I1(\mem_reg[5][0]_srl6_i_46_n_0 ),
        .I2(ap_CS_fsm_state17),
        .I3(ap_CS_fsm_state18),
        .I4(ap_CS_fsm_state19),
        .O(\mem_reg[5][1]_srl6_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem_reg[5][1]_srl6_i_24 
       (.I0(ap_CS_fsm_state14),
        .I1(\mem_reg[5][0]_srl6_i_46_n_0 ),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state17),
        .I4(\mem_reg[5][1]_srl6_i_34_n_0 ),
        .I5(ap_CS_fsm_state16),
        .O(\mem_reg[5][1]_srl6_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[5][1]_srl6_i_25 
       (.I0(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .I1(Q[7]),
        .O(\mem_reg[5][1]_srl6_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][1]_srl6_i_26 
       (.I0(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I1(gmem_addr_2_reg_764[0]),
        .I2(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_6 [0]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [0]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \mem_reg[5][1]_srl6_i_27 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\mem_reg[5][1]_srl6_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0002FFFF00020002)) 
    \mem_reg[5][1]_srl6_i_28 
       (.I0(\mem_reg[5][0]_srl6_i_28_n_0 ),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state18),
        .I3(ap_CS_fsm_state15),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\mem_reg[5][1]_srl6_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \mem_reg[5][1]_srl6_i_29 
       (.I0(gmem_addr_15_reg_842[1]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(\mem_reg[5][1]_srl6_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \mem_reg[5][1]_srl6_i_30 
       (.I0(ap_CS_fsm_state14),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state15),
        .I3(Q[8]),
        .I4(gmem_addr_13_reg_830[0]),
        .I5(\mem_reg[5][1]_srl6_i_36_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_reg[5][1]_srl6_i_31 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state15),
        .O(\mem_reg[5][1]_srl6_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \mem_reg[5][1]_srl6_i_32 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\mem_reg[5][1]_srl6_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_reg[5][1]_srl6_i_33 
       (.I0(ap_CS_fsm_state17),
        .I1(ap_CS_fsm_state18),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\mem_reg[5][0]_srl6_i_28_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][1]_srl6_i_34 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .O(\mem_reg[5][1]_srl6_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h01FF0000)) 
    \mem_reg[5][1]_srl6_i_35 
       (.I0(Q[8]),
        .I1(ap_CS_fsm_state20),
        .I2(\mem_reg[5][0]_srl6_i_18_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[31] ),
        .O(\mem_reg[5][1]_srl6_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \mem_reg[5][1]_srl6_i_36 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .O(\mem_reg[5][1]_srl6_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h01FF0000FFFFFFFF)) 
    \mem_reg[5][1]_srl6_i_5 
       (.I0(\mem_reg[5][0]_srl6_i_18_n_0 ),
        .I1(Q[8]),
        .I2(ap_CS_fsm_state20),
        .I3(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I4(\mem_reg[5][1]_srl6_i_17_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\ap_CS_fsm_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \mem_reg[5][1]_srl6_i_6 
       (.I0(\mem_reg[5][1]_srl6_i_18_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_19_n_0 ),
        .I2(\mem_reg[5][1]_srl6_i_20_n_0 ),
        .I3(gmem_addr_13_reg_830[0]),
        .I4(\mem_reg[5][1]_srl6_i_21_n_0 ),
        .I5(\mem_reg[5][1]_srl6_i_22_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCCCF888)) 
    \mem_reg[5][1]_srl6_i_7 
       (.I0(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .I1(gmem_addr_12_reg_824[0]),
        .I2(gmem_addr_2_reg_764[0]),
        .I3(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I5(\mem_reg[5][1]_srl6_i_26_n_0 ),
        .O(\mem_reg[5][1]_srl6_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \mem_reg[5][1]_srl6_i_8 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state18),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(ap_CS_fsm_state20),
        .O(\mem_reg[5][1]_srl6_i_8_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][20]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][20]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][20]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][20]_srl6_i_1 
       (.I0(\mem_reg[5][20]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][20]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][20]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][20]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][20]_srl6_i_6_n_0 ),
        .I5(\dout_reg[20]_0 ),
        .O(\mem_reg[5][20]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][20]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[19]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [18]),
        .I4(gmem_addr_15_reg_842[20]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][20]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [18]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [18]),
        .I4(gmem_addr_12_reg_824[19]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][20]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [18]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [18]),
        .I4(gmem_addr_9_reg_806[18]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][20]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [19]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [17]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [19]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][20]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [17]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[19]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [18]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][21]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][21]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][21]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][21]_srl6_i_1 
       (.I0(\mem_reg[5][21]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][21]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][21]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][21]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][21]_srl6_i_6_n_0 ),
        .I5(\dout_reg[21]_0 ),
        .O(\mem_reg[5][21]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][21]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[20]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [19]),
        .I4(gmem_addr_15_reg_842[21]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][21]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [19]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [19]),
        .I4(gmem_addr_12_reg_824[20]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][21]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [19]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [19]),
        .I4(gmem_addr_9_reg_806[19]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][21]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [20]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [18]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [20]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][21]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [18]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[20]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [19]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][22]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][22]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][22]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][22]_srl6_i_1 
       (.I0(\mem_reg[5][22]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][22]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][22]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][22]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][22]_srl6_i_6_n_0 ),
        .I5(\dout_reg[22]_0 ),
        .O(\mem_reg[5][22]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][22]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[21]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [20]),
        .I4(gmem_addr_15_reg_842[22]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][22]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [20]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [20]),
        .I4(gmem_addr_12_reg_824[21]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][22]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [20]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [20]),
        .I4(gmem_addr_9_reg_806[20]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][22]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [21]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [19]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [21]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][22]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [19]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[21]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [20]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][23]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][23]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][23]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][23]_srl6_i_1 
       (.I0(\mem_reg[5][23]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][23]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][23]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][23]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][23]_srl6_i_6_n_0 ),
        .I5(\dout_reg[23]_0 ),
        .O(\mem_reg[5][23]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][23]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[22]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [21]),
        .I4(gmem_addr_15_reg_842[23]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][23]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [21]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [21]),
        .I4(gmem_addr_12_reg_824[22]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][23]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [21]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [21]),
        .I4(gmem_addr_9_reg_806[21]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][23]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [22]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [20]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [22]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][23]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [20]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[22]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [21]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][24]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][24]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][24]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][24]_srl6_i_1 
       (.I0(\mem_reg[5][24]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][24]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][24]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][24]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][24]_srl6_i_6_n_0 ),
        .I5(\dout_reg[24]_0 ),
        .O(\mem_reg[5][24]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][24]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[23]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [22]),
        .I4(gmem_addr_15_reg_842[24]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][24]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [22]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [22]),
        .I4(gmem_addr_12_reg_824[23]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][24]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [22]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [22]),
        .I4(gmem_addr_9_reg_806[22]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][24]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [23]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [21]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [23]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][24]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [21]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[23]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [22]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][25]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][25]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][25]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][25]_srl6_i_1 
       (.I0(\mem_reg[5][25]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][25]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][25]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][25]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][25]_srl6_i_6_n_0 ),
        .I5(\dout_reg[25]_0 ),
        .O(\mem_reg[5][25]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][25]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[24]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [23]),
        .I4(gmem_addr_15_reg_842[25]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][25]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [23]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [23]),
        .I4(gmem_addr_12_reg_824[24]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][25]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [23]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [23]),
        .I4(gmem_addr_9_reg_806[23]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][25]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [24]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [22]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [24]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][25]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [22]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[24]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [23]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][26]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][26]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][26]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][26]_srl6_i_1 
       (.I0(\mem_reg[5][26]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][26]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][26]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][26]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][26]_srl6_i_6_n_0 ),
        .I5(\dout_reg[26]_0 ),
        .O(\mem_reg[5][26]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][26]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[25]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [24]),
        .I4(gmem_addr_15_reg_842[26]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][26]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [24]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [24]),
        .I4(gmem_addr_12_reg_824[25]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][26]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [24]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [24]),
        .I4(gmem_addr_9_reg_806[24]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][26]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [25]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [23]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [25]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][26]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [23]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[25]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [24]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][27]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][27]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][27]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][27]_srl6_i_1 
       (.I0(\mem_reg[5][27]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][27]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][27]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][27]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][27]_srl6_i_6_n_0 ),
        .I5(\dout_reg[27]_0 ),
        .O(\mem_reg[5][27]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][27]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[26]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [25]),
        .I4(gmem_addr_15_reg_842[27]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][27]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [25]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [25]),
        .I4(gmem_addr_12_reg_824[26]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][27]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [25]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [25]),
        .I4(gmem_addr_9_reg_806[25]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][27]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [26]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [24]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [26]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][27]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [24]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[26]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [25]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][28]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][28]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][28]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][28]_srl6_i_1 
       (.I0(\mem_reg[5][28]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][28]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][28]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][28]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][28]_srl6_i_6_n_0 ),
        .I5(\dout_reg[28]_0 ),
        .O(\mem_reg[5][28]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][28]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[27]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [26]),
        .I4(gmem_addr_15_reg_842[28]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][28]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [26]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [26]),
        .I4(gmem_addr_12_reg_824[27]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][28]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [26]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [26]),
        .I4(gmem_addr_9_reg_806[26]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][28]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [27]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [25]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [27]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][28]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [25]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[27]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [26]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][29]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][29]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][29]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][29]_srl6_i_1 
       (.I0(\mem_reg[5][29]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][29]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][29]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][29]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][29]_srl6_i_6_n_0 ),
        .I5(\dout_reg[29]_0 ),
        .O(\mem_reg[5][29]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][29]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[28]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [27]),
        .I4(gmem_addr_15_reg_842[29]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][29]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [27]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [27]),
        .I4(gmem_addr_12_reg_824[28]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][29]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [27]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [27]),
        .I4(gmem_addr_9_reg_806[27]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][29]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [28]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [26]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [28]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][29]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [26]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[28]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [27]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][2]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][2]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][2]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEAAA)) 
    \mem_reg[5][2]_srl6_i_1 
       (.I0(\mem_reg[5][2]_srl6_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[12]_0 ),
        .I2(\dout_reg[2]_0 ),
        .I3(\dout_reg[2]_1 ),
        .I4(\dout_reg[2]_2 ),
        .I5(\mem_reg[5][2]_srl6_i_6_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0808080808080)) 
    \mem_reg[5][2]_srl6_i_10 
       (.I0(\mem_reg[5][1]_srl6_i_27_n_0 ),
        .I1(gmem_addr_13_reg_830[1]),
        .I2(\mem_reg[5][0]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][2]_srl6_i_21_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_22_n_0 ),
        .I5(gmem_addr_9_reg_806[0]),
        .O(\mem_reg[5][2]_srl6_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][2]_srl6_i_11 
       (.I0(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I1(gmem_addr_2_reg_764[1]),
        .I2(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_8 [0]),
        .I4(\mem_reg[5][63]_srl6_i_1_6 [1]),
        .I5(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][2]_srl6_i_12 
       (.I0(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_5 [1]),
        .I2(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_3 [0]),
        .I4(\mem_reg[5][63]_srl6_i_1_4 [0]),
        .I5(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][2]_srl6_i_2 
       (.I0(\mem_reg[5][2]_srl6_i_7_n_0 ),
        .I1(\mem_reg[5][2]_srl6_i_8_n_0 ),
        .I2(\mem_reg[5][2]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][2]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_11_n_0 ),
        .I5(\mem_reg[5][2]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \mem_reg[5][2]_srl6_i_21 
       (.I0(ap_CS_fsm_state20),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\mem_reg[5][0]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \mem_reg[5][2]_srl6_i_22 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\mem_reg[5][2]_srl6_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hA000C000A0000000)) 
    \mem_reg[5][2]_srl6_i_6 
       (.I0(gmem_addr_16_reg_848[1]),
        .I1(gmem_addr_15_reg_842[2]),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(ap_CS_fsm_state20),
        .I5(ap_CS_fsm_state19),
        .O(\mem_reg[5][2]_srl6_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][2]_srl6_i_7 
       (.I0(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .I1(gmem_addr_12_reg_824[1]),
        .I2(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I3(gmem_addr_13_reg_830[1]),
        .I4(\mem_reg[5][63]_srl6_i_1_0 [0]),
        .I5(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mem_reg[5][2]_srl6_i_8 
       (.I0(\mem_reg[5][0]_srl6_i_28_n_0 ),
        .I1(gmem_addr_13_reg_830[1]),
        .I2(Q[8]),
        .I3(ap_CS_fsm_state15),
        .I4(\mem_reg[5][1]_srl6_i_34_n_0 ),
        .I5(\mem_reg[5][1]_srl6_i_27_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][2]_srl6_i_9 
       (.I0(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .I1(gmem_addr_9_reg_806[0]),
        .I2(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_1 [0]),
        .I4(\mem_reg[5][63]_srl6_i_1_2 [0]),
        .I5(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .O(\mem_reg[5][2]_srl6_i_9_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][30]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][30]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][30]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][30]_srl6_i_1 
       (.I0(\mem_reg[5][30]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][30]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][30]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][30]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][30]_srl6_i_6_n_0 ),
        .I5(\dout_reg[30]_0 ),
        .O(\mem_reg[5][30]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][30]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[29]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [28]),
        .I4(gmem_addr_15_reg_842[30]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][30]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [28]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [28]),
        .I4(gmem_addr_12_reg_824[29]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][30]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [28]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [28]),
        .I4(gmem_addr_9_reg_806[28]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][30]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [29]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [27]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [29]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][30]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [27]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[29]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [28]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][31]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][31]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][31]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][31]_srl6_i_1 
       (.I0(\mem_reg[5][31]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][31]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][31]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][31]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][31]_srl6_i_6_n_0 ),
        .I5(\dout_reg[31]_0 ),
        .O(\mem_reg[5][31]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][31]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[30]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [29]),
        .I4(gmem_addr_15_reg_842[31]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][31]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [29]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [29]),
        .I4(gmem_addr_12_reg_824[30]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][31]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [29]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [29]),
        .I4(gmem_addr_9_reg_806[29]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][31]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [30]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [28]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [30]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][31]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [28]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[30]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [29]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][32]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][32]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][32]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][32]_srl6_i_1 
       (.I0(\mem_reg[5][32]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][32]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][32]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][32]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][32]_srl6_i_6_n_0 ),
        .I5(\dout_reg[32]_0 ),
        .O(\mem_reg[5][32]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][32]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[31]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [30]),
        .I4(gmem_addr_15_reg_842[32]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][32]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [30]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [30]),
        .I4(gmem_addr_12_reg_824[31]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][32]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [30]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [30]),
        .I4(gmem_addr_9_reg_806[30]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][32]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [31]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [29]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [31]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][32]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [29]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[31]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [30]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][33]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][33]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][33]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][33]_srl6_i_1 
       (.I0(\mem_reg[5][33]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][33]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][33]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][33]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][33]_srl6_i_6_n_0 ),
        .I5(\dout_reg[33]_0 ),
        .O(\mem_reg[5][33]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][33]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[32]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [31]),
        .I4(gmem_addr_15_reg_842[33]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][33]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [31]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [31]),
        .I4(gmem_addr_12_reg_824[32]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][33]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [31]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [31]),
        .I4(gmem_addr_9_reg_806[31]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][33]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [32]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [30]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [32]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][33]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [30]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[32]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [31]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][34]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][34]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][34]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][34]_srl6_i_1 
       (.I0(\mem_reg[5][34]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][34]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][34]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][34]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][34]_srl6_i_6_n_0 ),
        .I5(\dout_reg[34]_0 ),
        .O(\mem_reg[5][34]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][34]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[33]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [32]),
        .I4(gmem_addr_15_reg_842[34]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][34]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [32]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [32]),
        .I4(gmem_addr_12_reg_824[33]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][34]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [32]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [32]),
        .I4(gmem_addr_9_reg_806[32]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][34]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [33]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [31]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [33]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][34]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [31]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[33]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [32]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][35]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][35]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][35]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][35]_srl6_i_1 
       (.I0(\mem_reg[5][35]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][35]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][35]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][35]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][35]_srl6_i_6_n_0 ),
        .I5(\dout_reg[35]_0 ),
        .O(\mem_reg[5][35]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][35]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[34]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [33]),
        .I4(gmem_addr_15_reg_842[35]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][35]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [33]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [33]),
        .I4(gmem_addr_12_reg_824[34]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][35]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [33]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [33]),
        .I4(gmem_addr_9_reg_806[33]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][35]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [34]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [32]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [34]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][35]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [32]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[34]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [33]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][36]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][36]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][36]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][36]_srl6_i_1 
       (.I0(\mem_reg[5][36]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][36]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][36]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][36]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][36]_srl6_i_6_n_0 ),
        .I5(\dout_reg[36]_0 ),
        .O(\mem_reg[5][36]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][36]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[35]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [34]),
        .I4(gmem_addr_15_reg_842[36]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][36]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [34]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [34]),
        .I4(gmem_addr_12_reg_824[35]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][36]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [34]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [34]),
        .I4(gmem_addr_9_reg_806[34]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][36]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [35]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [33]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [35]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][36]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [33]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[35]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [34]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][37]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][37]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][37]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][37]_srl6_i_1 
       (.I0(\mem_reg[5][37]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][37]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][37]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][37]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][37]_srl6_i_6_n_0 ),
        .I5(\dout_reg[37]_0 ),
        .O(\mem_reg[5][37]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][37]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[36]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [35]),
        .I4(gmem_addr_15_reg_842[37]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][37]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [35]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [35]),
        .I4(gmem_addr_12_reg_824[36]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][37]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [35]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [35]),
        .I4(gmem_addr_9_reg_806[35]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][37]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [36]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [34]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [36]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][37]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [34]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[36]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [35]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][38]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][38]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][38]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][38]_srl6_i_1 
       (.I0(\mem_reg[5][38]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][38]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][38]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][38]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][38]_srl6_i_6_n_0 ),
        .I5(\dout_reg[38]_0 ),
        .O(\mem_reg[5][38]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][38]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[37]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [36]),
        .I4(gmem_addr_15_reg_842[38]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][38]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [36]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [36]),
        .I4(gmem_addr_12_reg_824[37]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][38]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [36]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [36]),
        .I4(gmem_addr_9_reg_806[36]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][38]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [37]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [35]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [37]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][38]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [35]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[37]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [36]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][39]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][39]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][39]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][39]_srl6_i_1 
       (.I0(\mem_reg[5][39]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][39]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][39]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][39]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][39]_srl6_i_6_n_0 ),
        .I5(\dout_reg[39]_0 ),
        .O(\mem_reg[5][39]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][39]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[38]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [37]),
        .I4(gmem_addr_15_reg_842[39]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][39]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [37]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [37]),
        .I4(gmem_addr_12_reg_824[38]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][39]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [37]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [37]),
        .I4(gmem_addr_9_reg_806[37]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][39]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [38]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [36]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [38]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][39]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [36]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[38]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [37]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][3]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][3]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][3]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][3]_srl6_i_1 
       (.I0(\mem_reg[5][3]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][3]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][3]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_6_n_0 ),
        .I5(\dout_reg[3]_0 ),
        .O(\mem_reg[5][3]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem_reg[5][3]_srl6_i_10 
       (.I0(ap_CS_fsm_state15),
        .I1(\mem_reg[5][0]_srl6_i_46_n_0 ),
        .I2(ap_CS_fsm_state16),
        .I3(ap_CS_fsm_state19),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state17),
        .O(\mem_reg[5][3]_srl6_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[5][3]_srl6_i_11 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][3]_srl6_i_12 
       (.I0(Q[8]),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I2(\mem_reg[5][0]_srl6_i_18_n_0 ),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(ap_CS_fsm_state20),
        .O(\mem_reg[5][3]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_reg[5][3]_srl6_i_13 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \mem_reg[5][3]_srl6_i_14 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \mem_reg[5][3]_srl6_i_15 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[5][3]_srl6_i_16 
       (.I0(\mem_reg[5][0]_srl6_i_6_n_0 ),
        .I1(Q[0]),
        .I2(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem_reg[5][3]_srl6_i_17 
       (.I0(Q[3]),
        .I1(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \mem_reg[5][3]_srl6_i_18 
       (.I0(Q[4]),
        .I1(\mem_reg[5][0]_srl6_i_19_n_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\mem_reg[5][1]_srl6_i_35_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][3]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[2]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [1]),
        .I4(gmem_addr_15_reg_842[3]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[5][3]_srl6_i_21 
       (.I0(ap_CS_fsm_state20),
        .I1(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[31] ),
        .O(\ap_CS_fsm_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][3]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [1]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [1]),
        .I4(gmem_addr_12_reg_824[2]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][3]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [1]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [1]),
        .I4(gmem_addr_9_reg_806[1]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][3]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [2]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [0]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [2]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][3]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [0]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[2]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [1]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \mem_reg[5][3]_srl6_i_8 
       (.I0(ap_CS_fsm_state18),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state20),
        .I3(\bus_wide_gen.data_buf_reg[31] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I5(ap_CS_fsm_state17),
        .O(\mem_reg[5][3]_srl6_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \mem_reg[5][3]_srl6_i_9 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(ap_CS_fsm_state20),
        .I3(ap_CS_fsm_state19),
        .O(\mem_reg[5][3]_srl6_i_9_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][40]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][40]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][40]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][40]_srl6_i_1 
       (.I0(\mem_reg[5][40]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][40]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][40]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][40]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][40]_srl6_i_6_n_0 ),
        .I5(\dout_reg[40]_0 ),
        .O(\mem_reg[5][40]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][40]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[39]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [38]),
        .I4(gmem_addr_15_reg_842[40]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][40]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [38]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [38]),
        .I4(gmem_addr_12_reg_824[39]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][40]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [38]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [38]),
        .I4(gmem_addr_9_reg_806[38]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][40]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [39]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [37]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [39]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][40]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [37]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[39]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [38]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][41]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][41]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][41]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][41]_srl6_i_1 
       (.I0(\mem_reg[5][41]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][41]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][41]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][41]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][41]_srl6_i_6_n_0 ),
        .I5(\dout_reg[41]_0 ),
        .O(\mem_reg[5][41]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][41]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[40]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [39]),
        .I4(gmem_addr_15_reg_842[41]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][41]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [39]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [39]),
        .I4(gmem_addr_12_reg_824[40]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][41]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [39]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [39]),
        .I4(gmem_addr_9_reg_806[39]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][41]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [40]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [38]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [40]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][41]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [38]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[40]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [39]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][42]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][42]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][42]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][42]_srl6_i_1 
       (.I0(\mem_reg[5][42]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][42]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][42]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][42]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][42]_srl6_i_6_n_0 ),
        .I5(\dout_reg[42]_0 ),
        .O(\mem_reg[5][42]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][42]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[41]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [40]),
        .I4(gmem_addr_15_reg_842[42]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][42]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [40]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [40]),
        .I4(gmem_addr_12_reg_824[41]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][42]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [40]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [40]),
        .I4(gmem_addr_9_reg_806[40]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][42]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [41]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [39]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [41]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][42]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [39]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[41]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [40]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][43]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][43]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][43]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][43]_srl6_i_1 
       (.I0(\mem_reg[5][43]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][43]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][43]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][43]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][43]_srl6_i_6_n_0 ),
        .I5(\dout_reg[43]_0 ),
        .O(\mem_reg[5][43]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][43]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[42]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [41]),
        .I4(gmem_addr_15_reg_842[43]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][43]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [41]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [41]),
        .I4(gmem_addr_12_reg_824[42]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][43]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [41]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [41]),
        .I4(gmem_addr_9_reg_806[41]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][43]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [42]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [40]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [42]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][43]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [40]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[42]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [41]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][44]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][44]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][44]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][44]_srl6_i_1 
       (.I0(\mem_reg[5][44]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][44]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][44]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][44]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][44]_srl6_i_6_n_0 ),
        .I5(\dout_reg[44]_0 ),
        .O(\mem_reg[5][44]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][44]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[43]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [42]),
        .I4(gmem_addr_15_reg_842[44]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][44]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [42]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [42]),
        .I4(gmem_addr_12_reg_824[43]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][44]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [42]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [42]),
        .I4(gmem_addr_9_reg_806[42]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][44]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [43]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [41]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [43]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][44]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [41]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[43]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [42]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][45]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][45]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][45]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][45]_srl6_i_1 
       (.I0(\mem_reg[5][45]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][45]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][45]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][45]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][45]_srl6_i_6_n_0 ),
        .I5(\dout_reg[45]_0 ),
        .O(\mem_reg[5][45]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][45]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[44]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [43]),
        .I4(gmem_addr_15_reg_842[45]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][45]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [43]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [43]),
        .I4(gmem_addr_12_reg_824[44]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][45]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [43]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [43]),
        .I4(gmem_addr_9_reg_806[43]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][45]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [44]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [42]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [44]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][45]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [42]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[44]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [43]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][46]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][46]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][46]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][46]_srl6_i_1 
       (.I0(\mem_reg[5][46]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][46]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][46]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][46]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][46]_srl6_i_6_n_0 ),
        .I5(\dout_reg[46]_0 ),
        .O(\mem_reg[5][46]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][46]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[45]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [44]),
        .I4(gmem_addr_15_reg_842[46]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][46]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [44]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [44]),
        .I4(gmem_addr_12_reg_824[45]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][46]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [44]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [44]),
        .I4(gmem_addr_9_reg_806[44]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][46]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [45]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [43]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [45]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][46]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [43]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[45]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [44]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][47]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][47]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][47]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][47]_srl6_i_1 
       (.I0(\mem_reg[5][47]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][47]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][47]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][47]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][47]_srl6_i_6_n_0 ),
        .I5(\dout_reg[47]_0 ),
        .O(\mem_reg[5][47]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][47]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[46]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [45]),
        .I4(gmem_addr_15_reg_842[47]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][47]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [45]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [45]),
        .I4(gmem_addr_12_reg_824[46]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][47]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [45]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [45]),
        .I4(gmem_addr_9_reg_806[45]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][47]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [46]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [44]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [46]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][47]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [44]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[46]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [45]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][48]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][48]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][48]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][48]_srl6_i_1 
       (.I0(\mem_reg[5][48]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][48]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][48]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][48]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][48]_srl6_i_6_n_0 ),
        .I5(\dout_reg[48]_0 ),
        .O(\mem_reg[5][48]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][48]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[47]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [46]),
        .I4(gmem_addr_15_reg_842[48]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][48]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [46]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [46]),
        .I4(gmem_addr_12_reg_824[47]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][48]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [46]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [46]),
        .I4(gmem_addr_9_reg_806[46]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][48]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [47]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [45]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [47]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][48]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [45]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[47]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [46]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][49]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][49]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][49]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][49]_srl6_i_1 
       (.I0(\mem_reg[5][49]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][49]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][49]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][49]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][49]_srl6_i_6_n_0 ),
        .I5(\dout_reg[49]_0 ),
        .O(\mem_reg[5][49]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][49]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[48]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [47]),
        .I4(gmem_addr_15_reg_842[49]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][49]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [47]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [47]),
        .I4(gmem_addr_12_reg_824[48]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][49]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [47]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [47]),
        .I4(gmem_addr_9_reg_806[47]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][49]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [48]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [46]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [48]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][49]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [46]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[48]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [47]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][4]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][4]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][4]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][4]_srl6_i_1 
       (.I0(\mem_reg[5][4]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][4]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][4]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][4]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][4]_srl6_i_6_n_0 ),
        .I5(\dout_reg[4]_0 ),
        .O(\mem_reg[5][4]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][4]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[3]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [2]),
        .I4(gmem_addr_15_reg_842[4]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][4]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [2]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [2]),
        .I4(gmem_addr_12_reg_824[3]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][4]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [2]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [2]),
        .I4(gmem_addr_9_reg_806[2]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][4]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [3]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [1]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [3]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][4]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [1]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[3]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [2]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][50]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][50]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][50]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][50]_srl6_i_1 
       (.I0(\mem_reg[5][50]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][50]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][50]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][50]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][50]_srl6_i_6_n_0 ),
        .I5(\dout_reg[50]_0 ),
        .O(\mem_reg[5][50]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][50]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[49]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [48]),
        .I4(gmem_addr_15_reg_842[50]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][50]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [48]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [48]),
        .I4(gmem_addr_12_reg_824[49]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][50]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [48]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [48]),
        .I4(gmem_addr_9_reg_806[48]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][50]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [49]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [47]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [49]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][50]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [47]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[49]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [48]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][51]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][51]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][51]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][51]_srl6_i_1 
       (.I0(\mem_reg[5][51]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][51]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][51]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][51]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][51]_srl6_i_6_n_0 ),
        .I5(\dout_reg[51]_0 ),
        .O(\mem_reg[5][51]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][51]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[50]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [49]),
        .I4(gmem_addr_15_reg_842[51]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][51]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [49]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [49]),
        .I4(gmem_addr_12_reg_824[50]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][51]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [49]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [49]),
        .I4(gmem_addr_9_reg_806[49]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][51]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [50]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [48]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [50]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][51]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [48]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[50]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [49]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][52]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][52]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][52]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][52]_srl6_i_1 
       (.I0(\mem_reg[5][52]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][52]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][52]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][52]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][52]_srl6_i_6_n_0 ),
        .I5(\dout_reg[52]_0 ),
        .O(\mem_reg[5][52]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][52]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[51]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [50]),
        .I4(gmem_addr_15_reg_842[52]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][52]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [50]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [50]),
        .I4(gmem_addr_12_reg_824[51]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][52]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [50]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [50]),
        .I4(gmem_addr_9_reg_806[50]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][52]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [51]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [49]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [51]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][52]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [49]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[51]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [50]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][53]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][53]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][53]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][53]_srl6_i_1 
       (.I0(\mem_reg[5][53]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][53]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][53]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][53]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][53]_srl6_i_6_n_0 ),
        .I5(\dout_reg[53]_0 ),
        .O(\mem_reg[5][53]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][53]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[52]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [51]),
        .I4(gmem_addr_15_reg_842[53]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][53]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [51]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [51]),
        .I4(gmem_addr_12_reg_824[52]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][53]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [51]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [51]),
        .I4(gmem_addr_9_reg_806[51]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][53]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [52]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [50]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [52]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][53]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [50]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[52]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [51]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][54]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][54]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][54]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][54]_srl6_i_1 
       (.I0(\mem_reg[5][54]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][54]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][54]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][54]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][54]_srl6_i_6_n_0 ),
        .I5(\dout_reg[54]_0 ),
        .O(\mem_reg[5][54]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][54]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[53]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [52]),
        .I4(gmem_addr_15_reg_842[54]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][54]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [52]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [52]),
        .I4(gmem_addr_12_reg_824[53]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][54]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [52]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [52]),
        .I4(gmem_addr_9_reg_806[52]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][54]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [53]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [51]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [53]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][54]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [51]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[53]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [52]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][55]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][55]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][55]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][55]_srl6_i_1 
       (.I0(\mem_reg[5][55]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][55]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][55]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][55]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][55]_srl6_i_6_n_0 ),
        .I5(\dout_reg[55]_0 ),
        .O(\mem_reg[5][55]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][55]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[54]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [53]),
        .I4(gmem_addr_15_reg_842[55]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][55]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [53]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [53]),
        .I4(gmem_addr_12_reg_824[54]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][55]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [53]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [53]),
        .I4(gmem_addr_9_reg_806[53]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][55]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [54]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [52]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [54]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][55]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [52]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[54]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [53]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][56]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][56]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][56]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][56]_srl6_i_1 
       (.I0(\mem_reg[5][56]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][56]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][56]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][56]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][56]_srl6_i_6_n_0 ),
        .I5(\dout_reg[56]_0 ),
        .O(\mem_reg[5][56]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][56]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[55]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [54]),
        .I4(gmem_addr_15_reg_842[56]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][56]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [54]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [54]),
        .I4(gmem_addr_12_reg_824[55]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][56]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [54]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [54]),
        .I4(gmem_addr_9_reg_806[54]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][56]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [55]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [53]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [55]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][56]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [53]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[55]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [54]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][57]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][57]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][57]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][57]_srl6_i_1 
       (.I0(\mem_reg[5][57]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][57]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][57]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][57]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][57]_srl6_i_6_n_0 ),
        .I5(\dout_reg[57]_0 ),
        .O(\mem_reg[5][57]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][57]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[56]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [55]),
        .I4(gmem_addr_15_reg_842[57]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][57]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [55]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [55]),
        .I4(gmem_addr_12_reg_824[56]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][57]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [55]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [55]),
        .I4(gmem_addr_9_reg_806[55]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][57]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [56]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [54]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [56]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][57]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [54]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[56]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [55]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][58]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][58]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][58]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][58]_srl6_i_1 
       (.I0(\mem_reg[5][58]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][58]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][58]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][58]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][58]_srl6_i_6_n_0 ),
        .I5(\dout_reg[58]_0 ),
        .O(\mem_reg[5][58]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][58]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[57]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [56]),
        .I4(gmem_addr_15_reg_842[58]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][58]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [56]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [56]),
        .I4(gmem_addr_12_reg_824[57]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][58]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [56]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [56]),
        .I4(gmem_addr_9_reg_806[56]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][58]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [57]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [55]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [57]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][58]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [55]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[57]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [56]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][59]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][59]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][59]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][59]_srl6_i_1 
       (.I0(\mem_reg[5][59]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][59]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][59]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][59]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][59]_srl6_i_6_n_0 ),
        .I5(\dout_reg[59]_0 ),
        .O(\mem_reg[5][59]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][59]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[58]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [57]),
        .I4(gmem_addr_15_reg_842[59]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][59]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [57]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [57]),
        .I4(gmem_addr_12_reg_824[58]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][59]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [57]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [57]),
        .I4(gmem_addr_9_reg_806[57]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][59]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [58]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [56]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [58]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][59]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [56]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[58]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [57]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][5]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][5]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][5]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][5]_srl6_i_1 
       (.I0(\mem_reg[5][5]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][5]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][5]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][5]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][5]_srl6_i_6_n_0 ),
        .I5(\dout_reg[5]_0 ),
        .O(\mem_reg[5][5]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][5]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[4]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [3]),
        .I4(gmem_addr_15_reg_842[5]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][5]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [3]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [3]),
        .I4(gmem_addr_12_reg_824[4]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][5]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [3]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [3]),
        .I4(gmem_addr_9_reg_806[3]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][5]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [4]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [2]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [4]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][5]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [2]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[4]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [3]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][60]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][60]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][60]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][60]_srl6_i_1 
       (.I0(\mem_reg[5][60]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][60]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][60]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][60]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][60]_srl6_i_6_n_0 ),
        .I5(\dout_reg[60]_0 ),
        .O(\mem_reg[5][60]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][60]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[59]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [58]),
        .I4(gmem_addr_15_reg_842[60]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][60]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [58]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [58]),
        .I4(gmem_addr_12_reg_824[59]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][60]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [58]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [58]),
        .I4(gmem_addr_9_reg_806[58]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][60]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [59]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [57]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [59]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][60]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [57]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[59]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [58]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][61]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][61]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][61]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][61]_srl6_i_1 
       (.I0(\mem_reg[5][61]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][61]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][61]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][61]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][61]_srl6_i_6_n_0 ),
        .I5(\dout_reg[61]_0 ),
        .O(\mem_reg[5][61]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][61]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[60]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [59]),
        .I4(gmem_addr_15_reg_842[61]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][61]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [59]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [59]),
        .I4(gmem_addr_12_reg_824[60]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][61]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [59]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [59]),
        .I4(gmem_addr_9_reg_806[59]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][61]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [60]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [58]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [60]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][61]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [58]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[60]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [59]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][62]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][62]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][62]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][62]_srl6_i_1 
       (.I0(\mem_reg[5][62]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][62]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][62]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][62]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][62]_srl6_i_6_n_0 ),
        .I5(\dout_reg[62]_0 ),
        .O(\mem_reg[5][62]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][62]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[61]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [60]),
        .I4(gmem_addr_15_reg_842[62]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][62]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [60]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [60]),
        .I4(gmem_addr_12_reg_824[61]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][62]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [60]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [60]),
        .I4(gmem_addr_9_reg_806[60]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][62]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [61]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [59]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [61]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][62]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [59]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[61]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [60]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][63]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][63]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][63]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][63]_srl6_i_1 
       (.I0(\mem_reg[5][63]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][63]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][63]_srl6_i_6_n_0 ),
        .I5(\dout_reg[63]_1 ),
        .O(\mem_reg[5][63]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][63]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[62]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [61]),
        .I4(gmem_addr_15_reg_842[63]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][63]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [61]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [61]),
        .I4(gmem_addr_12_reg_824[62]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][63]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [61]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [61]),
        .I4(gmem_addr_9_reg_806[61]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][63]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [62]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [60]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [62]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][63]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [60]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[62]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [61]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][64]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[5][64]_srl6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][6]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][6]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][6]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][6]_srl6_i_1 
       (.I0(\mem_reg[5][6]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][6]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][6]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][6]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][6]_srl6_i_6_n_0 ),
        .I5(\dout_reg[6]_0 ),
        .O(\mem_reg[5][6]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][6]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[5]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [4]),
        .I4(gmem_addr_15_reg_842[6]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][6]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [4]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [4]),
        .I4(gmem_addr_12_reg_824[5]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][6]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [4]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [4]),
        .I4(gmem_addr_9_reg_806[4]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][6]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [5]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [3]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [5]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][6]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [3]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[5]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [4]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][7]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][7]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][7]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][7]_srl6_i_1 
       (.I0(\mem_reg[5][7]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][7]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][7]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][7]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][7]_srl6_i_6_n_0 ),
        .I5(\dout_reg[7]_0 ),
        .O(\mem_reg[5][7]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][7]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[6]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [5]),
        .I4(gmem_addr_15_reg_842[7]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][7]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [5]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [5]),
        .I4(gmem_addr_12_reg_824[6]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][7]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [5]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [5]),
        .I4(gmem_addr_9_reg_806[5]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][7]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [6]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [4]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [6]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][7]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [4]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[6]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [5]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][8]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][8]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][8]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][8]_srl6_i_1 
       (.I0(\mem_reg[5][8]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][8]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][8]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][8]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][8]_srl6_i_6_n_0 ),
        .I5(\dout_reg[8]_0 ),
        .O(\mem_reg[5][8]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][8]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[7]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [6]),
        .I4(gmem_addr_15_reg_842[8]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][8]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [6]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [6]),
        .I4(gmem_addr_12_reg_824[7]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][8]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [6]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [6]),
        .I4(gmem_addr_9_reg_806[6]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][8]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [7]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [5]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [7]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][8]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [5]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[7]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [6]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_6_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[5][9]_srl6 
       (.A0(\dout_reg[64]_2 ),
        .A1(\dout_reg[64]_3 ),
        .A2(\dout_reg[64]_4 ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[5][9]_srl6_i_1_n_0 ),
        .Q(\mem_reg[5][9]_srl6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][9]_srl6_i_1 
       (.I0(\mem_reg[5][9]_srl6_i_2_n_0 ),
        .I1(\mem_reg[5][9]_srl6_i_3_n_0 ),
        .I2(\mem_reg[5][9]_srl6_i_4_n_0 ),
        .I3(\mem_reg[5][9]_srl6_i_5_n_0 ),
        .I4(\mem_reg[5][9]_srl6_i_6_n_0 ),
        .I5(\dout_reg[9]_0 ),
        .O(\mem_reg[5][9]_srl6_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][9]_srl6_i_2 
       (.I0(\mem_reg[5][3]_srl6_i_8_n_0 ),
        .I1(gmem_addr_13_reg_830[8]),
        .I2(\mem_reg[5][1]_srl6_i_8_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_0 [7]),
        .I4(gmem_addr_15_reg_842[9]),
        .I5(\mem_reg[5][3]_srl6_i_9_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][9]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_24_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_1 [7]),
        .I2(\mem_reg[5][3]_srl6_i_10_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_2 [7]),
        .I4(gmem_addr_12_reg_824[8]),
        .I5(\mem_reg[5][1]_srl6_i_23_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][9]_srl6_i_4 
       (.I0(\mem_reg[5][3]_srl6_i_11_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_3 [7]),
        .I2(\mem_reg[5][1]_srl6_i_25_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_4 [7]),
        .I4(gmem_addr_9_reg_806[7]),
        .I5(\mem_reg[5][3]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][9]_srl6_i_5 
       (.I0(\mem_reg[5][3]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_6 [8]),
        .I2(\mem_reg[5][3]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][63]_srl6_i_1_7 [6]),
        .I4(\mem_reg[5][63]_srl6_i_1_5 [8]),
        .I5(\mem_reg[5][3]_srl6_i_15_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem_reg[5][9]_srl6_i_6 
       (.I0(\mem_reg[5][3]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_1_9 [6]),
        .I2(\mem_reg[5][3]_srl6_i_17_n_0 ),
        .I3(gmem_addr_2_reg_764[8]),
        .I4(\mem_reg[5][63]_srl6_i_1_8 [7]),
        .I5(\mem_reg[5][3]_srl6_i_18_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1__0 
       (.I0(out_rreq_pack),
        .O(tmp_len0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    tmp_valid_i_1__0
       (.I0(out_rreq_pack),
        .I1(rreq_valid),
        .I2(tmp_valid_reg_0),
        .I3(local_CHN_ARREADY),
        .I4(tmp_valid_reg),
        .O(\dout_reg[64]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized3
   (sel,
    \bus_wide_gen.ready_for_data__0 ,
    \dout_reg[35]_0 ,
    \bus_wide_gen.data_gen[2].data_buf_reg[23] ,
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ,
    in,
    Q,
    ap_clk,
    SR,
    pop);
  output sel;
  output \bus_wide_gen.ready_for_data__0 ;
  output [35:0]\dout_reg[35]_0 ;
  input \bus_wide_gen.data_gen[2].data_buf_reg[23] ;
  input \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  input [35:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[2].data_buf_reg[23] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [35:0]\dout_reg[35]_0 ;
  wire [35:0]in;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire sel;

  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_4 
       (.I0(\bus_wide_gen.data_gen[2].data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [35]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [3]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [4]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [6]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[35]_0 [9]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\bus_wide_gen.data_gen[2].data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .O(sel));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4
   (\dout_reg[0]_0 ,
    E,
    full_n_reg,
    \raddr_reg[3] ,
    full_n_reg_0,
    D,
    empty_n_reg,
    \num_data_cnt_reg[1] ,
    \ap_CS_fsm_reg[34] ,
    num_data_cnt1__0,
    dout_vld_reg,
    empty_n_reg_0,
    full_n_reg_1,
    Q,
    \dout_reg[0]_1 ,
    ap_clk,
    SR,
    full_n_reg_2,
    next_wreq,
    empty_n_reg_1,
    wrsp_valid,
    \mOutPtr_reg[4] ,
    \num_data_cnt_reg[4] ,
    \dout_reg[0]_2 ,
    local_CHN_AWREADY,
    \bus_wide_gen.offset_full_n ,
    wreq_valid,
    \num_data_cnt_reg[0] ,
    \num_data_cnt_reg[0]_0 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    ost_resp_info,
    empty_n1__4);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output full_n_reg;
  output [0:0]\raddr_reg[3] ;
  output [0:0]full_n_reg_0;
  output [3:0]D;
  output [2:0]empty_n_reg;
  output [3:0]\num_data_cnt_reg[1] ;
  output [0:0]\ap_CS_fsm_reg[34] ;
  output num_data_cnt1__0;
  output dout_vld_reg;
  output empty_n_reg_0;
  output full_n_reg_1;
  input [0:0]Q;
  input [3:0]\dout_reg[0]_1 ;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_2;
  input next_wreq;
  input empty_n_reg_1;
  input wrsp_valid;
  input [4:0]\mOutPtr_reg[4] ;
  input [4:0]\num_data_cnt_reg[4] ;
  input \dout_reg[0]_2 ;
  input local_CHN_AWREADY;
  input \bus_wide_gen.offset_full_n ;
  input wreq_valid;
  input [0:0]\num_data_cnt_reg[0] ;
  input \num_data_cnt_reg[0]_0 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input ost_resp_info;
  input empty_n1__4;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[34] ;
  wire ap_clk;
  wire \bus_wide_gen.offset_full_n ;
  wire \dout_reg[0]_0 ;
  wire [3:0]\dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n1__4;
  wire [2:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire local_CHN_AWREADY;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire next_wreq;
  wire num_data_cnt1__0;
  wire num_data_cnt1__0_0;
  wire [0:0]\num_data_cnt_reg[0] ;
  wire \num_data_cnt_reg[0]_0 ;
  wire [3:0]\num_data_cnt_reg[1] ;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire ost_resp_info;
  wire p_17_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[3]_i_4__1_n_0 ;
  wire [0:0]\raddr_reg[3] ;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hA2222222A2A2A2A2)) 
    \dout[0]_i_1 
       (.I0(empty_n_reg_1),
        .I1(wrsp_valid),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_1),
        .I4(ost_resp_info),
        .I5(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__5
       (.I0(empty_n_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg_1),
        .I3(ost_resp_info),
        .I4(\dout_reg[0]_0 ),
        .I5(wrsp_valid),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFF750075007500)) 
    empty_n_i_1__6
       (.I0(empty_n1__4),
        .I1(full_n_reg),
        .I2(wrsp_valid),
        .I3(empty_n_reg_1),
        .I4(next_wreq),
        .I5(full_n_reg_2),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    full_n_i_1__7
       (.I0(full_n1__4),
        .I1(full_n_reg_2),
        .I2(wrsp_valid),
        .I3(full_n_reg),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__3
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4] [2]),
        .I2(\num_data_cnt_reg[4] [3]),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [1]),
        .I5(\num_data_cnt_reg[4] [4]),
        .O(full_n1__4));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__5 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h78788878)) 
    \mOutPtr[4]_i_1__3 
       (.I0(full_n_reg_2),
        .I1(next_wreq),
        .I2(empty_n_reg_1),
        .I3(wrsp_valid),
        .I4(full_n_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(p_17_in),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80AA0000)) 
    \mOutPtr[4]_i_3__3 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(ost_resp_info),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h08008888)) 
    \mOutPtr[4]_i_4__0 
       (.I0(next_wreq),
        .I1(full_n_reg_2),
        .I2(full_n_reg),
        .I3(wrsp_valid),
        .I4(empty_n_reg_1),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[0]_1 [0]),
        .A1(\dout_reg[0]_1 [1]),
        .A2(\dout_reg[0]_1 [2]),
        .A3(\dout_reg[0]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(Q),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hA2220000)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(full_n_reg_2),
        .I1(\dout_reg[0]_2 ),
        .I2(local_CHN_AWREADY),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(wreq_valid),
        .O(push));
  LUT6 #(
    .INIT(64'hAA6A6A6A55959595)) 
    \num_data_cnt[1]_i_1__5 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(next_wreq),
        .I2(full_n_reg_2),
        .I3(full_n_reg),
        .I4(wrsp_valid),
        .I5(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__5 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0_0),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .O(\num_data_cnt_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__5 
       (.I0(num_data_cnt1__0_0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(\num_data_cnt_reg[1] [2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_data_cnt[3]_i_1__6 
       (.I0(full_n_reg),
        .I1(\num_data_cnt_reg[0] ),
        .I2(\num_data_cnt_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[34] ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \num_data_cnt[3]_i_3__1 
       (.I0(full_n_reg),
        .I1(\num_data_cnt_reg[0]_0 ),
        .I2(\num_data_cnt_reg[0] ),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7888)) 
    \num_data_cnt[4]_i_1__3 
       (.I0(full_n_reg_2),
        .I1(next_wreq),
        .I2(wrsp_valid),
        .I3(full_n_reg),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__3 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(num_data_cnt1__0_0),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(\num_data_cnt_reg[1] [3]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \num_data_cnt[4]_i_3__3 
       (.I0(next_wreq),
        .I1(full_n_reg_2),
        .I2(full_n_reg),
        .I3(wrsp_valid),
        .O(num_data_cnt1__0_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__5 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(\dout_reg[0]_1 [1]),
        .O(empty_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__4 
       (.I0(\dout_reg[0]_1 [0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(\dout_reg[0]_1 [2]),
        .I4(\dout_reg[0]_1 [1]),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__4 
       (.I0(raddr118_out),
        .I1(\dout_reg[0]_1 [3]),
        .I2(\dout_reg[0]_1 [2]),
        .I3(\dout_reg[0]_1 [0]),
        .I4(\dout_reg[0]_1 [1]),
        .I5(\raddr[3]_i_4__1_n_0 ),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__4 
       (.I0(empty_n_reg_1),
        .I1(p_17_in),
        .I2(\dout_reg[0]_1 [0]),
        .I3(\dout_reg[0]_1 [1]),
        .I4(\dout_reg[0]_1 [3]),
        .I5(\dout_reg[0]_1 [2]),
        .O(empty_n_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_3__1 
       (.I0(p_17_in),
        .I1(empty_n_reg_1),
        .O(raddr118_out));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h00B0B0B0)) 
    \raddr[3]_i_4__1 
       (.I0(full_n_reg),
        .I1(wrsp_valid),
        .I2(empty_n_reg_1),
        .I3(next_wreq),
        .I4(full_n_reg_2),
        .O(\raddr[3]_i_4__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4_24
   (\dout_reg[0]_0 ,
    E,
    dout_vld_reg,
    D,
    full_n_reg,
    \raddr_reg[3] ,
    \mOutPtr_reg[1] ,
    empty_n_reg,
    full_n_reg_0,
    empty_n_reg_0,
    full_n_reg_1,
    push,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    full_n_reg_2,
    ost_ctrl_valid,
    ost_resp_valid,
    dout_vld_reg_0,
    \num_data_cnt_reg[4] ,
    empty_n_reg_1,
    \mOutPtr_reg[4] ,
    ursp_ready,
    wrsp_type,
    empty_n1__9);
  output \dout_reg[0]_0 ;
  output [0:0]E;
  output dout_vld_reg;
  output [3:0]D;
  output [0:0]full_n_reg;
  output [0:0]\raddr_reg[3] ;
  output [3:0]\mOutPtr_reg[1] ;
  output [2:0]empty_n_reg;
  output full_n_reg_0;
  output empty_n_reg_0;
  output full_n_reg_1;
  input push;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input full_n_reg_2;
  input ost_ctrl_valid;
  input ost_resp_valid;
  input [0:0]dout_vld_reg_0;
  input [4:0]\num_data_cnt_reg[4] ;
  input empty_n_reg_1;
  input [4:0]\mOutPtr_reg[4] ;
  input ursp_ready;
  input wrsp_type;
  input empty_n1__9;

  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire empty_n1__9;
  wire [2:0]empty_n_reg;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n1__4;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [3:0]\mOutPtr_reg[1] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire num_data_cnt1__0;
  wire [4:0]\num_data_cnt_reg[4] ;
  wire ost_ctrl_info;
  wire ost_ctrl_valid;
  wire ost_resp_valid;
  wire p_17_in;
  wire pop;
  wire push;
  wire raddr118_out;
  wire \raddr[3]_i_4__2_n_0 ;
  wire [0:0]\raddr_reg[3] ;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hA222AAAA22222222)) 
    \dout[0]_i_1__0 
       (.I0(empty_n_reg_1),
        .I1(ost_resp_valid),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(\dout_reg[0]_0 ),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_1),
        .I1(ursp_ready),
        .I2(wrsp_type),
        .I3(\dout_reg[0]_0 ),
        .I4(ost_resp_valid),
        .I5(dout_vld_reg_0),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hF7773000)) 
    empty_n_i_1__9
       (.I0(empty_n1__9),
        .I1(pop),
        .I2(ost_ctrl_valid),
        .I3(full_n_reg_2),
        .I4(empty_n_reg_1),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'h54444444)) 
    full_n_i_1__6
       (.I0(full_n1__4),
        .I1(full_n_reg_2),
        .I2(ost_resp_valid),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__5
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [2]),
        .I2(\num_data_cnt_reg[4] [3]),
        .I3(\num_data_cnt_reg[4] [0]),
        .I4(\num_data_cnt_reg[4] [1]),
        .I5(\num_data_cnt_reg[4] [4]),
        .O(full_n1__4));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(p_17_in),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__7 
       (.I0(p_17_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr_reg[4] [3]),
        .I4(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT6 #(
    .INIT(64'h7878887888788878)) 
    \mOutPtr[4]_i_1__4 
       (.I0(full_n_reg_2),
        .I1(ost_ctrl_valid),
        .I2(empty_n_reg_1),
        .I3(ost_resp_valid),
        .I4(dout_vld_reg),
        .I5(dout_vld_reg_0),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(p_17_in),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [4]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT6 #(
    .INIT(64'h0888000088888888)) 
    \mOutPtr[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_2),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg),
        .I4(ost_resp_valid),
        .I5(empty_n_reg_1),
        .O(p_17_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \num_data_cnt[1]_i_1__7 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__7 
       (.I0(\num_data_cnt_reg[4] [0]),
        .I1(num_data_cnt1__0),
        .I2(\num_data_cnt_reg[4] [2]),
        .I3(\num_data_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__7 
       (.I0(num_data_cnt1__0),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(\num_data_cnt_reg[4] [1]),
        .I3(\num_data_cnt_reg[4] [3]),
        .I4(\num_data_cnt_reg[4] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \num_data_cnt[4]_i_1__4 
       (.I0(full_n_reg_2),
        .I1(ost_ctrl_valid),
        .I2(ost_resp_valid),
        .I3(dout_vld_reg_0),
        .I4(dout_vld_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2__4 
       (.I0(\num_data_cnt_reg[4] [1]),
        .I1(\num_data_cnt_reg[4] [0]),
        .I2(num_data_cnt1__0),
        .I3(\num_data_cnt_reg[4] [2]),
        .I4(\num_data_cnt_reg[4] [4]),
        .I5(\num_data_cnt_reg[4] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    \num_data_cnt[4]_i_3__4 
       (.I0(ost_ctrl_valid),
        .I1(full_n_reg_2),
        .I2(dout_vld_reg),
        .I3(dout_vld_reg_0),
        .I4(ost_resp_valid),
        .O(num_data_cnt1__0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[1]),
        .O(empty_n_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \raddr[2]_i_1__5 
       (.I0(Q[0]),
        .I1(p_17_in),
        .I2(empty_n_reg_1),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(empty_n_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \raddr[3]_i_1__5 
       (.I0(raddr118_out),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\raddr[3]_i_4__2_n_0 ),
        .O(\raddr_reg[3] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2__5 
       (.I0(empty_n_reg_1),
        .I1(p_17_in),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(empty_n_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_3__2 
       (.I0(p_17_in),
        .I1(empty_n_reg_1),
        .O(raddr118_out));
  LUT6 #(
    .INIT(64'h00008F008F008F00)) 
    \raddr[3]_i_4__2 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg),
        .I2(ost_resp_valid),
        .I3(empty_n_reg_1),
        .I4(ost_ctrl_valid),
        .I5(full_n_reg_2),
        .O(\raddr[3]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hA222)) 
    s_ready_t_i_2
       (.I0(ost_resp_valid),
        .I1(\dout_reg[0]_0 ),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized4_30
   (pop,
    DIPADIP,
    push_0,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    \dout_reg[0]_0 ,
    ost_burst_empty_n,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    local_CHN_RREADY);
  output pop;
  output [0:0]DIPADIP;
  input push_0;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input \dout_reg[0]_0 ;
  input ost_burst_empty_n;
  input [0:0]\dout_reg[0]_1 ;
  input [0:0]\dout_reg[0]_2 ;
  input local_CHN_RREADY;

  wire [0:0]DIPADIP;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire [0:0]\dout_reg[0]_2 ;
  wire local_CHN_RREADY;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire ost_burst_empty_n;
  wire ost_burst_info;
  wire ost_ctrl_info;
  wire pop;
  wire push_0;

  LUT5 #(
    .INIT(32'hA2222222)) 
    \dout[0]_i_1__1 
       (.I0(\dout_reg[0]_0 ),
        .I1(ost_burst_empty_n),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout_reg[0]_2 ),
        .I4(local_CHN_RREADY),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(ost_burst_info),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(\dout_reg[0]_1 ),
        .I1(ost_burst_empty_n),
        .I2(ost_burst_info),
        .O(DIPADIP));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized6
   (D,
    push,
    \dout_reg[0]_0 ,
    full_n_reg,
    empty_n_reg,
    \mOutPtr_reg[1] ,
    empty_n_reg_0,
    \ap_CS_fsm_reg[20] ,
    \dout_reg[2]_0 ,
    \dout_reg[3]_0 ,
    tmp_valid_reg,
    \ap_CS_fsm_reg[28] ,
    \bus_wide_gen.data_valid_reg ,
    \ap_CS_fsm_reg[25] ,
    Q,
    \dout_reg[3]_1 ,
    E,
    \dout_reg[3]_2 ,
    \dout_reg[3]_3 ,
    \mOutPtr_reg[4] ,
    local_CHN_ARREADY,
    \mOutPtr_reg[4]_0 ,
    empty_n_reg_1,
    raddr112_in__5,
    \mOutPtr_reg[4]_1 ,
    \dout_reg[3]_4 ,
    \mOutPtr[4]_i_3_0 ,
    \mOutPtr[4]_i_3_1 ,
    \ap_CS_fsm_reg[28]_0 ,
    p_17_in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \dout[3]_i_2_0 ,
    \dout_reg[3]_5 ,
    \local_CHN_ARLEN[0]_0 ,
    empty_n1__6,
    \bus_wide_gen.data_buf[31]_i_5 ,
    ap_clk,
    SR);
  output [2:0]D;
  output push;
  output \dout_reg[0]_0 ;
  output [0:0]full_n_reg;
  output [0:0]empty_n_reg;
  output [3:0]\mOutPtr_reg[1] ;
  output [2:0]empty_n_reg_0;
  output \ap_CS_fsm_reg[20] ;
  output [0:0]\dout_reg[2]_0 ;
  output [1:0]\dout_reg[3]_0 ;
  output tmp_valid_reg;
  output \ap_CS_fsm_reg[28] ;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output \ap_CS_fsm_reg[25] ;
  input [4:0]Q;
  input [0:0]\dout_reg[3]_1 ;
  input [0:0]E;
  input [0:0]\dout_reg[3]_2 ;
  input \dout_reg[3]_3 ;
  input \mOutPtr_reg[4] ;
  input local_CHN_ARREADY;
  input \mOutPtr_reg[4]_0 ;
  input empty_n_reg_1;
  input raddr112_in__5;
  input [4:0]\mOutPtr_reg[4]_1 ;
  input [3:0]\dout_reg[3]_4 ;
  input \mOutPtr[4]_i_3_0 ;
  input \mOutPtr[4]_i_3_1 ;
  input \ap_CS_fsm_reg[28]_0 ;
  input p_17_in;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input \dout[3]_i_2_0 ;
  input [1:0]\dout_reg[3]_5 ;
  input [0:0]\local_CHN_ARLEN[0]_0 ;
  input empty_n1__6;
  input [9:0]\bus_wide_gen.data_buf[31]_i_5 ;
  input ap_clk;
  input [0:0]SR;

  wire [2:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[28]_0 ;
  wire ap_clk;
  wire [9:0]\bus_wide_gen.data_buf[31]_i_5 ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire [1:1]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \dout[3]_i_2_0 ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[2]_0 ;
  wire [1:0]\dout_reg[3]_0 ;
  wire [0:0]\dout_reg[3]_1 ;
  wire [0:0]\dout_reg[3]_2 ;
  wire \dout_reg[3]_3 ;
  wire [3:0]\dout_reg[3]_4 ;
  wire [1:0]\dout_reg[3]_5 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire empty_n1__6;
  wire [0:0]empty_n_reg;
  wire [2:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire [0:0]full_n_reg;
  wire [0:0]\local_CHN_ARLEN[0]_0 ;
  wire local_CHN_ARREADY;
  wire \mOutPtr[4]_i_3_0 ;
  wire \mOutPtr[4]_i_3_1 ;
  wire [3:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[4] ;
  wire \mOutPtr_reg[4]_0 ;
  wire [4:0]\mOutPtr_reg[4]_1 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire num_data_cnt1__0;
  wire p_17_in;
  wire p_17_in_0;
  wire p_21_in;
  wire pop;
  wire push;
  wire raddr112_in__5;
  wire tmp_valid_reg;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(\ap_CS_fsm_reg[28]_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_5 [7]),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_5 [5]),
        .I1(\ap_CS_fsm_reg[28]_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_5 [6]),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.data_buf[31]_i_5 [0]),
        .I1(\bus_wide_gen.data_buf[31]_i_5 [3]),
        .I2(\bus_wide_gen.data_buf[31]_i_5 [4]),
        .I3(\bus_wide_gen.data_buf[31]_i_5 [2]),
        .I4(\ap_CS_fsm_reg[28]_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_5 [1]),
        .O(\ap_CS_fsm_reg[20] ));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\dout_reg[3]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I2(\dout_reg[3]_2 ),
        .I3(\dout_reg[3]_3 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .O(\dout_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hA222222222222222)) 
    \dout[3]_i_1 
       (.I0(empty_n_reg_1),
        .I1(\dout_reg[3]_3 ),
        .I2(\dout_reg[3]_1 ),
        .I3(\dout_reg[0]_0 ),
        .I4(E),
        .I5(\dout_reg[3]_2 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h9009A0A0A0A0A0A0)) 
    \dout[3]_i_2 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg_n_0_[0] ),
        .I2(\bus_wide_gen.split_cnt__5 ),
        .I3(\dout_reg_n_0_[1] ),
        .I4(p_17_in),
        .I5(\dout_reg[3]_1 ),
        .O(\dout_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hACCCCCCCCCCCCCCC)) 
    \dout[3]_i_3 
       (.I0(\dout_reg[3]_0 [1]),
        .I1(\dout[3]_i_2_0 ),
        .I2(\dout_reg[3]_2 ),
        .I3(\dout_reg[3]_3 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .O(\bus_wide_gen.split_cnt__5 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [0]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[3]_0 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF777777730000000)) 
    empty_n_i_1__0
       (.I0(empty_n1__6),
        .I1(pop),
        .I2(\mOutPtr_reg[4]_0 ),
        .I3(local_CHN_ARREADY),
        .I4(\mOutPtr_reg[4] ),
        .I5(empty_n_reg_1),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg[4]_1 [0]),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(local_CHN_ARREADY),
        .I3(\mOutPtr_reg[4] ),
        .I4(pop),
        .I5(\mOutPtr_reg[4]_1 [1]),
        .O(\mOutPtr_reg[1] [0]));
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \mOutPtr[2]_i_1__0 
       (.I0(\mOutPtr_reg[4]_1 [0]),
        .I1(push),
        .I2(pop),
        .I3(\mOutPtr_reg[4]_1 [2]),
        .I4(\mOutPtr_reg[4]_1 [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT6 #(
    .INIT(64'hBFFF4000FFF4000B)) 
    \mOutPtr[3]_i_1__0 
       (.I0(pop),
        .I1(push),
        .I2(\mOutPtr_reg[4]_1 [0]),
        .I3(\mOutPtr_reg[4]_1 [1]),
        .I4(\mOutPtr_reg[4]_1 [3]),
        .I5(\mOutPtr_reg[4]_1 [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[4]_0 ),
        .I3(pop),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg[4]_1 [1]),
        .I1(\mOutPtr_reg[4]_1 [0]),
        .I2(p_17_in_0),
        .I3(\mOutPtr_reg[4]_1 [2]),
        .I4(\mOutPtr_reg[4]_1 [4]),
        .I5(\mOutPtr_reg[4]_1 [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT6 #(
    .INIT(64'h2AAA0000AAAAAAAA)) 
    \mOutPtr[4]_i_3 
       (.I0(push),
        .I1(\dout_reg[3]_2 ),
        .I2(p_21_in),
        .I3(\dout_reg[3]_1 ),
        .I4(\dout_reg[3]_3 ),
        .I5(empty_n_reg_1),
        .O(p_17_in_0));
  LUT6 #(
    .INIT(64'hAAA8AAAA00000000)) 
    \mOutPtr[4]_i_4 
       (.I0(\dout_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[20] ),
        .I2(\mOutPtr[4]_i_3_0 ),
        .I3(\mOutPtr[4]_i_3_1 ),
        .I4(\ap_CS_fsm_reg[28]_0 ),
        .I5(p_17_in),
        .O(p_21_in));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[3]_4 [0]),
        .A1(\dout_reg[3]_4 [1]),
        .A2(\dout_reg[3]_4 [2]),
        .A3(\dout_reg[3]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\mOutPtr_reg[4] ),
        .I1(local_CHN_ARREADY),
        .I2(\mOutPtr_reg[4]_0 ),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\dout_reg[3]_5 [0]),
        .I1(\local_CHN_ARLEN[0]_0 ),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[3]_4 [0]),
        .A1(\dout_reg[3]_4 [1]),
        .A2(\dout_reg[3]_4 [2]),
        .A3(\dout_reg[3]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\dout_reg[3]_5 [0]),
        .I1(\local_CHN_ARLEN[0]_0 ),
        .I2(\dout_reg[3]_5 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[3]_4 [0]),
        .A1(\dout_reg[3]_4 [1]),
        .A2(\dout_reg[3]_4 [2]),
        .A3(\dout_reg[3]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_5 [0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[3]_4 [0]),
        .A1(\dout_reg[3]_4 [1]),
        .A2(\dout_reg[3]_4 [2]),
        .A3(\dout_reg[3]_4 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[3]_5 [1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[5][0]_srl6_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_5 [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_5 [9]),
        .O(\ap_CS_fsm_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \num_data_cnt[2]_i_1__0 
       (.I0(Q[0]),
        .I1(num_data_cnt1__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \num_data_cnt[3]_i_1__0 
       (.I0(num_data_cnt1__0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \num_data_cnt[4]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(num_data_cnt1__0),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2AAAAAAAAAAAAAAA)) 
    \num_data_cnt[4]_i_3 
       (.I0(push),
        .I1(\dout_reg[3]_1 ),
        .I2(\dout_reg[0]_0 ),
        .I3(E),
        .I4(\dout_reg[3]_2 ),
        .I5(\dout_reg[3]_3 ),
        .O(num_data_cnt1__0));
  LUT5 #(
    .INIT(32'h9AAA6555)) 
    \raddr[1]_i_1__0 
       (.I0(\dout_reg[3]_4 [0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_1),
        .I4(\dout_reg[3]_4 [1]),
        .O(empty_n_reg_0[0]));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \raddr[2]_i_1 
       (.I0(\dout_reg[3]_4 [0]),
        .I1(pop),
        .I2(push),
        .I3(empty_n_reg_1),
        .I4(\dout_reg[3]_4 [2]),
        .I5(\dout_reg[3]_4 [1]),
        .O(empty_n_reg_0[1]));
  LUT6 #(
    .INIT(64'h0AC0C0C0C0C0C0C0)) 
    \raddr[3]_i_1 
       (.I0(empty_n_reg_1),
        .I1(raddr112_in__5),
        .I2(pop),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(local_CHN_ARREADY),
        .I5(\mOutPtr_reg[4] ),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h7FFF8000FFF80007)) 
    \raddr[3]_i_2 
       (.I0(empty_n_reg_1),
        .I1(p_17_in_0),
        .I2(\dout_reg[3]_4 [0]),
        .I3(\dout_reg[3]_4 [1]),
        .I4(\dout_reg[3]_4 [3]),
        .I5(\dout_reg[3]_4 [2]),
        .O(empty_n_reg_0[2]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_srl__parameterized7
   (push,
    pop,
    \dout_reg[63]_0 ,
    \dout_reg[63]_1 ,
    \dout_reg[63]_2 ,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    Q,
    p_6_in,
    in,
    \dout_reg[63]_3 ,
    ap_clk,
    SR);
  output push;
  output pop;
  output [61:0]\dout_reg[63]_0 ;
  input \dout_reg[63]_1 ;
  input \dout_reg[63]_2 ;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input [0:0]Q;
  input p_6_in;
  input [61:0]in;
  input [3:0]\dout_reg[63]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [61:0]\dout_reg[63]_0 ;
  wire \dout_reg[63]_1 ;
  wire \dout_reg[63]_2 ;
  wire [3:0]\dout_reg[63]_3 ;
  wire [61:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire p_6_in;
  wire pop;
  wire push;

  LUT4 #(
    .INIT(16'hA222)) 
    \dout[63]_i_1 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .I2(Q),
        .I3(p_6_in),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [61]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[63]_0 [7]),
        .R(SR));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\dout_reg[63]_1 ),
        .I1(\dout_reg[63]_2 ),
        .O(push));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\\gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[63]_3 [0]),
        .A1(\dout_reg[63]_3 [1]),
        .A2(\dout_reg[63]_3 [2]),
        .A3(\dout_reg[63]_3 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_store
   (wrsp_type,
    \bus_wide_gen.offset_full_n ,
    gmem_0_WREADY,
    empty_n_reg,
    local_CHN_WVALID,
    dout_vld_reg,
    ursp_ready,
    tmp_valid_reg_0,
    local_CHN_BURST_WVALID,
    Q,
    \tmp_addr_reg[63]_0 ,
    E,
    \conservative_gen.local_BURST_WVALID_reg_0 ,
    \w_reg_164_reg[4] ,
    dout_vld_reg_0,
    \dout_reg[35] ,
    \conservative_gen.local_BURST_WLEN_reg[3]_0 ,
    ap_clk,
    SR,
    dout_vld_reg_1,
    push,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_CHN_AWREADY,
    dout_vld_reg_2,
    pop,
    p_4_in,
    dout_vld_reg_3,
    ost_resp_info,
    ap_rst_n,
    \dout_reg[63] ,
    \ap_CS_fsm_reg[2] ,
    ap_start,
    in,
    \dout_reg[7] );
  output wrsp_type;
  output \bus_wide_gen.offset_full_n ;
  output gmem_0_WREADY;
  output empty_n_reg;
  output local_CHN_WVALID;
  output dout_vld_reg;
  output ursp_ready;
  output tmp_valid_reg_0;
  output local_CHN_BURST_WVALID;
  output [1:0]Q;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [0:0]E;
  output [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  output \w_reg_164_reg[4] ;
  output [3:0]dout_vld_reg_0;
  output [35:0]\dout_reg[35] ;
  output [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input dout_vld_reg_1;
  input push;
  input local_BURST_AWVALID;
  input local_BURST_WREADY;
  input local_CHN_AWREADY;
  input [4:0]dout_vld_reg_2;
  input pop;
  input p_4_in;
  input [0:0]dout_vld_reg_3;
  input ost_resp_info;
  input ap_rst_n;
  input [63:0]\dout_reg[63] ;
  input [5:0]\ap_CS_fsm_reg[2] ;
  input ap_start;
  input [3:0]in;
  input [7:0]\dout_reg[7] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [5:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_5;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire \bus_wide_gen.add_tail_1 ;
  wire \bus_wide_gen.add_tail_2 ;
  wire \bus_wide_gen.align_len0_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[0]_i_7_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[12]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[16]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[20]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[24]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[28]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[4]_i_5_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ;
  wire \bus_wide_gen.beat_len_cnt[8]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.beat_len_cnt_reg ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.buff_wdata_in_n_15 ;
  wire \bus_wide_gen.buff_wdata_in_n_18 ;
  wire \bus_wide_gen.buff_wdata_in_n_19 ;
  wire \bus_wide_gen.buff_wdata_in_n_20 ;
  wire \bus_wide_gen.buff_wdata_in_n_21 ;
  wire \bus_wide_gen.buff_wdata_in_n_22 ;
  wire \bus_wide_gen.buff_wdata_in_n_23 ;
  wire \bus_wide_gen.buff_wdata_in_n_24 ;
  wire \bus_wide_gen.buff_wdata_in_n_25 ;
  wire \bus_wide_gen.buff_wdata_in_n_26 ;
  wire \bus_wide_gen.buff_wdata_in_n_27 ;
  wire \bus_wide_gen.buff_wdata_in_n_28 ;
  wire \bus_wide_gen.buff_wdata_in_n_29 ;
  wire \bus_wide_gen.buff_wdata_in_n_30 ;
  wire \bus_wide_gen.buff_wdata_in_n_31 ;
  wire \bus_wide_gen.buff_wdata_in_n_32 ;
  wire \bus_wide_gen.buff_wdata_in_n_33 ;
  wire \bus_wide_gen.buff_wdata_in_n_34 ;
  wire \bus_wide_gen.buff_wdata_in_n_35 ;
  wire \bus_wide_gen.buff_wdata_in_n_36 ;
  wire \bus_wide_gen.buff_wdata_in_n_37 ;
  wire \bus_wide_gen.buff_wdata_in_n_39 ;
  wire \bus_wide_gen.buff_wdata_in_n_40 ;
  wire \bus_wide_gen.buff_wdata_in_n_41 ;
  wire \bus_wide_gen.buff_wdata_in_n_42 ;
  wire \bus_wide_gen.buff_wdata_in_n_43 ;
  wire \bus_wide_gen.buff_wdata_in_n_44 ;
  wire \bus_wide_gen.buff_wdata_in_n_45 ;
  wire \bus_wide_gen.buff_wdata_in_n_46 ;
  wire \bus_wide_gen.data_buf035_out ;
  wire \bus_wide_gen.data_buf043_out ;
  wire \bus_wide_gen.data_buf051_out ;
  wire \bus_wide_gen.data_buf058_out ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_valid_reg_n_0 ;
  wire [1:0]\bus_wide_gen.din ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_10_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_17_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_18_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_2_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.local_HLS_WSTRB ;
  wire \bus_wide_gen.local_HLS_WVALID ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[32] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[33] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_39 ;
  wire \bus_wide_gen.wreq_offset_n_5 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire \conservative_gen.burst_valid ;
  wire \conservative_gen.fifo_burst_n_10 ;
  wire \conservative_gen.fifo_burst_n_11 ;
  wire \conservative_gen.fifo_burst_n_12 ;
  wire \conservative_gen.fifo_burst_n_13 ;
  wire \conservative_gen.fifo_burst_n_14 ;
  wire \conservative_gen.fifo_burst_n_15 ;
  wire \conservative_gen.fifo_burst_n_16 ;
  wire \conservative_gen.fifo_burst_n_17 ;
  wire \conservative_gen.fifo_burst_n_18 ;
  wire \conservative_gen.fifo_burst_n_19 ;
  wire \conservative_gen.fifo_burst_n_2 ;
  wire \conservative_gen.fifo_burst_n_20 ;
  wire \conservative_gen.fifo_burst_n_21 ;
  wire \conservative_gen.fifo_burst_n_22 ;
  wire \conservative_gen.fifo_burst_n_23 ;
  wire \conservative_gen.fifo_burst_n_24 ;
  wire \conservative_gen.fifo_burst_n_25 ;
  wire \conservative_gen.fifo_burst_n_26 ;
  wire \conservative_gen.fifo_burst_n_27 ;
  wire \conservative_gen.fifo_burst_n_28 ;
  wire \conservative_gen.fifo_burst_n_29 ;
  wire \conservative_gen.fifo_burst_n_9 ;
  wire [3:0]\conservative_gen.local_BURST_WLEN_reg[3]_0 ;
  wire [0:0]\conservative_gen.local_BURST_WVALID_reg_0 ;
  wire \conservative_gen.next_burst ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[0] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[1] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[2] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[3] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[4] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[5] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[6] ;
  wire \conservative_gen.num_beat_cnt_reg_n_0_[7] ;
  wire [7:0]\conservative_gen.num_beat_pred_br10__0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry__0_n_3 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_0 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_1 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_2 ;
  wire \conservative_gen.num_beat_pred_br10_carry_n_3 ;
  wire [35:0]\dout_reg[35] ;
  wire [63:0]\dout_reg[63] ;
  wire [7:0]\dout_reg[7] ;
  wire dout_vld_reg;
  wire [3:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [4:0]dout_vld_reg_2;
  wire [0:0]dout_vld_reg_3;
  wire empty_n_reg;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wrsp_n_3;
  wire gmem_0_WREADY;
  wire [3:0]in;
  wire local_AXI_WREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire [4:0]mOutPtr_reg;
  wire next_wreq;
  wire num_data_cnt1;
  wire num_data_cnt1__0;
  wire [4:0]num_data_cnt_reg;
  wire ost_resp_info;
  wire p_0_out__15_carry__0_n_3;
  wire p_0_out__15_carry__0_n_6;
  wire p_0_out__15_carry__0_n_7;
  wire p_0_out__15_carry_n_0;
  wire p_0_out__15_carry_n_1;
  wire p_0_out__15_carry_n_2;
  wire p_0_out__15_carry_n_3;
  wire p_0_out__15_carry_n_4;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire [6:1]p_1_in;
  wire p_3_out_carry__0_n_1;
  wire p_3_out_carry__0_n_2;
  wire p_3_out_carry__0_n_3;
  wire p_3_out_carry__0_n_4;
  wire p_3_out_carry__0_n_5;
  wire p_3_out_carry__0_n_6;
  wire p_3_out_carry__0_n_7;
  wire p_3_out_carry_n_0;
  wire p_3_out_carry_n_1;
  wire p_3_out_carry_n_2;
  wire p_3_out_carry_n_3;
  wire p_3_out_carry_n_4;
  wire p_3_out_carry_n_5;
  wire p_3_out_carry_n_6;
  wire p_3_out_carry_n_7;
  wire p_4_in;
  wire p_65_in;
  wire p_66_in;
  wire p_68_in;
  wire pop;
  wire push;
  wire push_0;
  wire push__0;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [17:17]tmp_len0;
  wire tmp_valid_reg_0;
  wire ursp_ready;
  wire \w_reg_164_reg[4] ;
  wire [15:15]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:1]\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_p_0_out__15_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out__15_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_3_out_carry__0_CO_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized3 buff_wdata
       (.CO(\conservative_gen.fifo_burst_n_2 ),
        .DI(buff_wdata_n_7),
        .E(buff_wdata_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.add_tail_1 (\bus_wide_gen.add_tail_1 ),
        .\bus_wide_gen.add_tail_2 (\bus_wide_gen.add_tail_2 ),
        .\bus_wide_gen.data_gen[0].data_buf_reg[7] ({\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ,\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ,\bus_wide_gen.din }),
        .\bus_wide_gen.data_valid_reg (buff_wdata_n_8),
        .\bus_wide_gen.local_HLS_WVALID (\bus_wide_gen.local_HLS_WVALID ),
        .\bus_wide_gen.offset_pack_buf_reg[32] (buff_wdata_n_10),
        .\bus_wide_gen.offset_pack_buf_reg[33] (buff_wdata_n_12),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.num_beat_cnt_reg[0] (local_CHN_BURST_WVALID),
        .\dout_reg[35] (\dout_reg[35] ),
        .dout_vld_reg_0(dout_vld_reg_1),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(\bus_wide_gen.data_valid_reg_n_0 ),
        .full_n_i_2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .full_n_reg_0(buff_wdata_n_9),
        .full_n_reg_1(buff_wdata_n_11),
        .in({\bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ,\bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ,\bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ,\bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ,\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ,\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ,\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ,\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] }),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_WREADY(local_BURST_WREADY),
        .local_CHN_WVALID(local_CHN_WVALID),
        .num_data_cnt1(num_data_cnt1),
        .p_4_in(p_4_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .pop(pop),
        .push(push),
        .push_0(push_0));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.align_len0 
       (.I0(Q[0]),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\bus_wide_gen.align_len0_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [3]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [2]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_6 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [1]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[0]_i_7 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [0]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .O(\bus_wide_gen.beat_len_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [15]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [14]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [13]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[12]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [12]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .O(\bus_wide_gen.beat_len_cnt[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [19]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [18]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [17]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[16]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [16]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .O(\bus_wide_gen.beat_len_cnt[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [23]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [22]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [21]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[20]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [20]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .O(\bus_wide_gen.beat_len_cnt[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [27]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [26]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [25]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[24]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [24]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .O(\bus_wide_gen.beat_len_cnt[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[28]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [29]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .O(\bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[28]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [28]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .O(\bus_wide_gen.beat_len_cnt[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [7]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [6]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [5]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[4]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [4]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .O(\bus_wide_gen.beat_len_cnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_2 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [11]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_3 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [10]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_4 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [9]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.beat_len_cnt[8]_i_5 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [8]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .O(\bus_wide_gen.beat_len_cnt[8]_i_5_n_0 ));
  FDRE \bus_wide_gen.beat_len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_1 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_2 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ,\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[0]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_5_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_6_n_0 ,\bus_wide_gen.beat_len_cnt[0]_i_7_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [10]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [11]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[12]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[12]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [13]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [14]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [15]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[16]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[16]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [17]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [18]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [19]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [1]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[20]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[20]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [21]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [22]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [23]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[24]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[24]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [25]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [26]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [27]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_bus_wide_gen.beat_len_cnt_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.beat_len_cnt[28]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[28]_i_3_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[29] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [29]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [2]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [3]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[0]_i_2_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[4]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[4]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [5]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [6]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [7]),
        .R(SR));
  FDRE \bus_wide_gen.beat_len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \bus_wide_gen.beat_len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.beat_len_cnt_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_0 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_1 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_2 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_7 }),
        .S({\bus_wide_gen.beat_len_cnt[8]_i_2_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_3_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_4_n_0 ,\bus_wide_gen.beat_len_cnt[8]_i_5_n_0 }));
  FDRE \bus_wide_gen.beat_len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_65_in),
        .D(\bus_wide_gen.beat_len_cnt_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.beat_len_cnt_reg [9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized1 \bus_wide_gen.buff_wdata_in 
       (.D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({mOutPtr_reg[3:1],\bus_wide_gen.buff_wdata_in_n_15 }),
        .E(\bus_wide_gen.data_buf058_out ),
        .Q(num_data_cnt_reg),
        .S({\bus_wide_gen.buff_wdata_in_n_23 ,\bus_wide_gen.buff_wdata_in_n_24 ,\bus_wide_gen.buff_wdata_in_n_25 ,\bus_wide_gen.buff_wdata_in_n_26 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.buff_wdata_in_n_21 ),
        .\bus_wide_gen.beat_len_cnt_reg[0] (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.beat_len_cnt_reg[0]_0 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] ({\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ,\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ,\bus_wide_gen.din }),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf051_out ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_buf043_out ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_buf035_out ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.buff_wdata_in_n_20 ),
        .\bus_wide_gen.first_beat_set_reg (\bus_wide_gen.buff_wdata_in_n_22 ),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.last_beat_set_reg (\bus_wide_gen.last_beat_set_i_2_n_0 ),
        .\bus_wide_gen.local_HLS_WVALID (\bus_wide_gen.local_HLS_WVALID ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\dout_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\dout_reg[0]_0 (\bus_wide_gen.data_valid_reg_n_0 ),
        .\dout_reg[7] (\dout_reg[7] ),
        .\dout_reg[8] ({\bus_wide_gen.local_HLS_WSTRB ,\bus_wide_gen.buff_wdata_in_n_39 ,\bus_wide_gen.buff_wdata_in_n_40 ,\bus_wide_gen.buff_wdata_in_n_41 ,\bus_wide_gen.buff_wdata_in_n_42 ,\bus_wide_gen.buff_wdata_in_n_43 ,\bus_wide_gen.buff_wdata_in_n_44 ,\bus_wide_gen.buff_wdata_in_n_45 ,\bus_wide_gen.buff_wdata_in_n_46 }),
        .full_n_reg_0(\bus_wide_gen.buff_wdata_in_n_19 ),
        .full_n_reg_1(\bus_wide_gen.buff_wdata_in_n_35 ),
        .full_n_reg_2(\bus_wide_gen.buff_wdata_in_n_36 ),
        .full_n_reg_3(\bus_wide_gen.buff_wdata_in_n_37 ),
        .gmem_0_WREADY(gmem_0_WREADY),
        .local_AXI_WREADY(local_AXI_WREADY),
        .\mOutPtr_reg[4]_0 ({mOutPtr_reg[4],mOutPtr_reg[0]}),
        .\mOutPtr_reg[5]_0 ({\bus_wide_gen.buff_wdata_in_n_31 ,\bus_wide_gen.buff_wdata_in_n_32 }),
        .num_data_cnt1(num_data_cnt1),
        .\num_data_cnt_reg[1]_0 (\bus_wide_gen.buff_wdata_in_n_18 ),
        .\num_data_cnt_reg[3]_0 ({\bus_wide_gen.buff_wdata_in_n_27 ,\bus_wide_gen.buff_wdata_in_n_28 ,\bus_wide_gen.buff_wdata_in_n_29 ,\bus_wide_gen.buff_wdata_in_n_30 }),
        .\num_data_cnt_reg[5]_0 ({\bus_wide_gen.buff_wdata_in_n_33 ,\bus_wide_gen.buff_wdata_in_n_34 }),
        .\num_data_cnt_reg[6]_0 ({p_0_out__15_carry__0_n_6,p_0_out__15_carry__0_n_7,p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .p_65_in(p_65_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in),
        .push(push));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[0] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[1] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[2] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[3] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[4] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[5] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[6] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_39 ),
        .Q(\bus_wide_gen.data_gen[0].data_buf_reg_n_0_[7] ),
        .R(buff_wdata_n_9));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf058_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg_n_0_[0] ),
        .R(buff_wdata_n_9));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(\bus_wide_gen.din [0]),
        .I1(\bus_wide_gen.din [1]),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.single_beat_reg_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.add_tail_1 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[10] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[11] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[12] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[13] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[14] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_39 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[15] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[8] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[1].data_buf_reg_n_0_[9] ),
        .R(buff_wdata_n_12));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf051_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg_n_0_[1] ),
        .R(buff_wdata_n_12));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(\bus_wide_gen.din [1]),
        .I1(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I2(\bus_wide_gen.single_beat_reg_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .O(\bus_wide_gen.add_tail_2 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[16] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[17] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[18] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[19] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[20] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[21] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[22] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_39 ),
        .Q(\bus_wide_gen.data_gen[2].data_buf_reg_n_0_[23] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf043_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[2].strb_buf_reg_n_0_[2] ),
        .R(buff_wdata_n_10));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_46 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[24] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_45 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[25] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_44 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[26] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_43 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[27] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_42 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[28] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_41 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[29] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_40 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[30] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.buff_wdata_in_n_39 ),
        .Q(\bus_wide_gen.data_gen[3].data_buf_reg_n_0_[31] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf035_out ),
        .D(\bus_wide_gen.local_HLS_WSTRB ),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg_n_0_[3] ),
        .R(buff_wdata_n_11));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_20 ),
        .Q(\bus_wide_gen.data_valid_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_22 ),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_19 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_10 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [19]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [20]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .O(\bus_wide_gen.last_beat_set_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_11 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [27]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [29]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .O(\bus_wide_gen.last_beat_set_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_12 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [25]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [26]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .O(\bus_wide_gen.last_beat_set_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_13 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [23]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [24]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .O(\bus_wide_gen.last_beat_set_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_14 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [12]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [13]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .O(\bus_wide_gen.last_beat_set_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_15 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [10]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [11]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .O(\bus_wide_gen.last_beat_set_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_16 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [8]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [9]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .O(\bus_wide_gen.last_beat_set_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_17 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [4]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [5]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .O(\bus_wide_gen.last_beat_set_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000055530003555)) 
    \bus_wide_gen.last_beat_set_i_18 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [2]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [3]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .O(\bus_wide_gen.last_beat_set_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \bus_wide_gen.last_beat_set_i_2 
       (.I0(\bus_wide_gen.last_beat_set_i_3_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_3 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [18]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [17]),
        .I5(\bus_wide_gen.last_beat_set_i_9_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_4 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [22]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [21]),
        .I5(\bus_wide_gen.last_beat_set_i_10_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5300000000000000)) 
    \bus_wide_gen.last_beat_set_i_5 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [28]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.last_beat_set_i_11_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_12_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_13_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5300000000000000)) 
    \bus_wide_gen.last_beat_set_i_6 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [14]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.last_beat_set_i_14_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_15_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_16_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000500353)) 
    \bus_wide_gen.last_beat_set_i_7 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [7]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [6]),
        .I5(\bus_wide_gen.last_beat_set_i_17_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hACFCAFFFFFFFFFFF)) 
    \bus_wide_gen.last_beat_set_i_8 
       (.I0(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .I1(\bus_wide_gen.beat_len_cnt_reg [1]),
        .I2(p_68_in),
        .I3(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [0]),
        .I5(\bus_wide_gen.last_beat_set_i_18_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFAAACFFFCAAA)) 
    \bus_wide_gen.last_beat_set_i_9 
       (.I0(\bus_wide_gen.beat_len_cnt_reg [15]),
        .I1(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .I2(\bus_wide_gen.offset_valid_reg_n_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.beat_len_cnt_reg [16]),
        .I5(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .O(\bus_wide_gen.last_beat_set_i_9_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_21 ),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  FDRE \bus_wide_gen.offset_pack_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_39 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.din [0]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_8 ),
        .Q(\bus_wide_gen.din [1]),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_7 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_6 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_pack_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_5 ),
        .Q(\bus_wide_gen.offset_valid_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_37 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_36 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.buff_wdata_in_n_35 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_37 ),
        .I1(\bus_wide_gen.wreq_offset_n_36 ),
        .I2(\bus_wide_gen.wreq_offset_n_39 ),
        .I3(\bus_wide_gen.wreq_offset_n_38 ),
        .I4(\bus_wide_gen.wreq_offset_n_34 ),
        .I5(\bus_wide_gen.wreq_offset_n_35 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_19 ),
        .I1(\bus_wide_gen.wreq_offset_n_18 ),
        .I2(\bus_wide_gen.wreq_offset_n_21 ),
        .I3(\bus_wide_gen.wreq_offset_n_20 ),
        .I4(\bus_wide_gen.wreq_offset_n_16 ),
        .I5(\bus_wide_gen.wreq_offset_n_17 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_13 ),
        .I1(\bus_wide_gen.wreq_offset_n_12 ),
        .I2(\bus_wide_gen.wreq_offset_n_15 ),
        .I3(\bus_wide_gen.wreq_offset_n_14 ),
        .I4(\bus_wide_gen.wreq_offset_n_10 ),
        .I5(\bus_wide_gen.wreq_offset_n_11 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_31 ),
        .I1(\bus_wide_gen.wreq_offset_n_30 ),
        .I2(\bus_wide_gen.wreq_offset_n_33 ),
        .I3(\bus_wide_gen.wreq_offset_n_32 ),
        .I4(\bus_wide_gen.wreq_offset_n_28 ),
        .I5(\bus_wide_gen.wreq_offset_n_29 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_25 ),
        .I1(\bus_wide_gen.wreq_offset_n_24 ),
        .I2(\bus_wide_gen.wreq_offset_n_27 ),
        .I3(\bus_wide_gen.wreq_offset_n_26 ),
        .I4(\bus_wide_gen.wreq_offset_n_22 ),
        .I5(\bus_wide_gen.wreq_offset_n_23 ),
        .O(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat0_inferred__0/bus_wide_gen.single_beat_i_1_n_0 ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized0 \bus_wide_gen.wreq_offset 
       (.E(E),
        .Q(Q),
        .S(\bus_wide_gen.align_len0_n_0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.single_beat0 (\bus_wide_gen.single_beat0 ),
        .\data_p2_reg[0] (tmp_valid_reg_0),
        .\dout_reg[0] (\bus_wide_gen.offset_valid_reg_n_0 ),
        .\dout_reg[0]_0 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\dout_reg[0]_1 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\dout_reg[33] ({\bus_wide_gen.wreq_offset_n_6 ,\bus_wide_gen.wreq_offset_n_7 ,\bus_wide_gen.wreq_offset_n_8 ,\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 ,\bus_wide_gen.wreq_offset_n_39 }),
        .\dout_reg[33]_0 (\tmp_addr_reg[63]_0 [1:0]),
        .dout_vld_reg_0(\bus_wide_gen.wreq_offset_n_5 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .p_65_in(p_65_in),
        .p_66_in(p_66_in),
        .p_68_in(p_68_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo \conservative_gen.fifo_burst 
       (.CO(\conservative_gen.fifo_burst_n_2 ),
        .Q({\conservative_gen.fifo_burst_n_9 ,\conservative_gen.fifo_burst_n_10 ,\conservative_gen.fifo_burst_n_11 ,\conservative_gen.fifo_burst_n_12 }),
        .S({\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 }),
        .SR(SR),
        .ap_clk(ap_clk),
        .\conservative_gen.burst_valid (\conservative_gen.burst_valid ),
        .\conservative_gen.local_BURST_WVALID_reg (\conservative_gen.fifo_burst_n_25 ),
        .\conservative_gen.next_burst (\conservative_gen.next_burst ),
        .\conservative_gen.num_beat_cnt_reg[3] ({\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 ,\conservative_gen.fifo_burst_n_29 }),
        .\conservative_gen.num_beat_cnt_reg[3]_0 (\bus_wide_gen.data_valid_reg_n_0 ),
        .\conservative_gen.num_beat_cnt_reg[7] ({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }),
        .\conservative_gen.num_beat_cnt_reg[7]_0 ({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] ,\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .\conservative_gen.num_beat_pred_br10__0 (\conservative_gen.num_beat_pred_br10__0 ),
        .\dout_reg[0] (local_CHN_BURST_WVALID),
        .\dout_reg[0]_0 (\conservative_gen.num_beat_pred_br10_carry__0_n_0 ),
        .\dout_reg[3] ({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }),
        .in(in),
        .local_AXI_WREADY(local_AXI_WREADY),
        .local_BURST_AWVALID(local_BURST_AWVALID),
        .local_BURST_WREADY(local_BURST_WREADY),
        .p_1_in(p_1_in),
        .push(push_0));
  FDRE \conservative_gen.local_BURST_WLEN_reg[0] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_12 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [0]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[1] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_11 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [1]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[2] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_10 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [2]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WLEN_reg[3] 
       (.C(ap_clk),
        .CE(\conservative_gen.next_burst ),
        .D(\conservative_gen.fifo_burst_n_9 ),
        .Q(\conservative_gen.local_BURST_WLEN_reg[3]_0 [3]),
        .R(SR));
  FDRE \conservative_gen.local_BURST_WVALID_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\conservative_gen.fifo_burst_n_25 ),
        .Q(local_CHN_BURST_WVALID),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_7),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_6),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_5),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \conservative_gen.num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(buff_wdata_n_5),
        .D(p_3_out_carry__0_n_4),
        .Q(\conservative_gen.num_beat_cnt_reg_n_0_[7] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry 
       (.CI(1'b0),
        .CO({\conservative_gen.num_beat_pred_br10_carry_n_0 ,\conservative_gen.num_beat_pred_br10_carry_n_1 ,\conservative_gen.num_beat_pred_br10_carry_n_2 ,\conservative_gen.num_beat_pred_br10_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[3] ,\conservative_gen.num_beat_cnt_reg_n_0_[2] ,\conservative_gen.num_beat_cnt_reg_n_0_[1] ,\conservative_gen.num_beat_cnt_reg_n_0_[0] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [3:0]),
        .S({\conservative_gen.fifo_burst_n_26 ,\conservative_gen.fifo_burst_n_27 ,\conservative_gen.fifo_burst_n_28 ,\conservative_gen.fifo_burst_n_29 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \conservative_gen.num_beat_pred_br10_carry__0 
       (.CI(\conservative_gen.num_beat_pred_br10_carry_n_0 ),
        .CO({\conservative_gen.num_beat_pred_br10_carry__0_n_0 ,\conservative_gen.num_beat_pred_br10_carry__0_n_1 ,\conservative_gen.num_beat_pred_br10_carry__0_n_2 ,\conservative_gen.num_beat_pred_br10_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\conservative_gen.num_beat_cnt_reg_n_0_[7] ,\conservative_gen.num_beat_cnt_reg_n_0_[6] ,\conservative_gen.num_beat_cnt_reg_n_0_[5] ,\conservative_gen.num_beat_cnt_reg_n_0_[4] }),
        .O(\conservative_gen.num_beat_pred_br10__0 [7:4]),
        .S({\conservative_gen.fifo_burst_n_13 ,\conservative_gen.fifo_burst_n_14 ,\conservative_gen.fifo_burst_n_15 ,\conservative_gen.fifo_burst_n_16 }));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1 
       (.I0(local_CHN_BURST_WVALID),
        .I1(local_BURST_WREADY),
        .O(\conservative_gen.local_BURST_WVALID_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized2 fifo_wreq
       (.D(tmp_len0),
        .Q({wreq_len,fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67}),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (dout_vld_reg_2[2:0]),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (dout_vld_reg_0[2:1]),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .\dout_reg[63] (\dout_reg[63] ),
        .\dout_reg[79] (fifo_wreq_n_68),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .tmp_valid_reg(\bus_wide_gen.offset_full_n ),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .\w_reg_164_reg[4] (\w_reg_164_reg[4] ),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4 fifo_wrsp
       (.E(fifo_wrsp_n_3),
        .Q(wreq_len),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\dout_reg[0] (wrsp_type),
        .\dout_reg[0]_0 (tmp_valid_reg_0),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(dout_vld_reg_3),
        .local_CHN_AWREADY(local_CHN_AWREADY),
        .next_wreq(next_wreq),
        .num_data_cnt1__0(num_data_cnt1__0),
        .\num_data_cnt_reg[0]_0 (dout_vld_reg_2[4]),
        .\num_data_cnt_reg[0]_1 (dout_vld_reg),
        .ost_resp_info(ost_resp_info),
        .push__0(push__0),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry
       (.CI(1'b0),
        .CO({p_0_out__15_carry_n_0,p_0_out__15_carry_n_1,p_0_out__15_carry_n_2,p_0_out__15_carry_n_3}),
        .CYINIT(num_data_cnt_reg[0]),
        .DI({num_data_cnt_reg[3:1],\bus_wide_gen.buff_wdata_in_n_18 }),
        .O({p_0_out__15_carry_n_4,p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7}),
        .S({\bus_wide_gen.buff_wdata_in_n_27 ,\bus_wide_gen.buff_wdata_in_n_28 ,\bus_wide_gen.buff_wdata_in_n_29 ,\bus_wide_gen.buff_wdata_in_n_30 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__15_carry__0
       (.CI(p_0_out__15_carry_n_0),
        .CO({NLW_p_0_out__15_carry__0_CO_UNCONNECTED[3:1],p_0_out__15_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,num_data_cnt_reg[4]}),
        .O({NLW_p_0_out__15_carry__0_O_UNCONNECTED[3:2],p_0_out__15_carry__0_n_6,p_0_out__15_carry__0_n_7}),
        .S({1'b0,1'b0,\bus_wide_gen.buff_wdata_in_n_33 ,\bus_wide_gen.buff_wdata_in_n_34 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\bus_wide_gen.buff_wdata_in_n_15 }),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({\bus_wide_gen.buff_wdata_in_n_23 ,\bus_wide_gen.buff_wdata_in_n_24 ,\bus_wide_gen.buff_wdata_in_n_25 ,\bus_wide_gen.buff_wdata_in_n_26 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mOutPtr_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,1'b0,\bus_wide_gen.buff_wdata_in_n_31 ,\bus_wide_gen.buff_wdata_in_n_32 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry
       (.CI(1'b0),
        .CO({p_3_out_carry_n_0,p_3_out_carry_n_1,p_3_out_carry_n_2,p_3_out_carry_n_3}),
        .CYINIT(buff_wdata_n_8),
        .DI({p_1_in[3:1],buff_wdata_n_7}),
        .O({p_3_out_carry_n_4,p_3_out_carry_n_5,p_3_out_carry_n_6,p_3_out_carry_n_7}),
        .S({\conservative_gen.fifo_burst_n_21 ,\conservative_gen.fifo_burst_n_22 ,\conservative_gen.fifo_burst_n_23 ,\conservative_gen.fifo_burst_n_24 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_3_out_carry__0
       (.CI(p_3_out_carry_n_0),
        .CO({NLW_p_3_out_carry__0_CO_UNCONNECTED[3],p_3_out_carry__0_n_1,p_3_out_carry__0_n_2,p_3_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[6:4]}),
        .O({p_3_out_carry__0_n_4,p_3_out_carry__0_n_5,p_3_out_carry__0_n_6,p_3_out_carry__0_n_7}),
        .S({\conservative_gen.fifo_burst_n_17 ,\conservative_gen.fifo_burst_n_18 ,\conservative_gen.fifo_burst_n_19 ,\conservative_gen.fifo_burst_n_20 }));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_31),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_30),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_29),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_27),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_26),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_25),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_24),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_22),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_21),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_20),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_19),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_18),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_17),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_16),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_15),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_14),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_13),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_12),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_11),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_10),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_9),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_8),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_7),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_4),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(tmp_len0),
        .Q(Q[1]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_68),
        .Q(tmp_valid_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized5 user_resp
       (.E(fifo_wrsp_n_3),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1({dout_vld_reg_0[3],dout_vld_reg_0[0]}),
        .dout_vld_reg_2({dout_vld_reg_2[4:3],dout_vld_reg_2[0]}),
        .num_data_cnt1__0(num_data_cnt1__0),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_throttle
   (local_BURST_AWREADY,
    s_ready_t_reg,
    local_BUS_WVALID_reg_0,
    m_axi_gmem_WLAST,
    m_axi_gmem_AWVALID,
    E,
    pop,
    dout_vld_reg,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    SR,
    ap_clk,
    empty_n_reg,
    local_CHN_BURST_WVALID,
    m_axi_gmem_AWREADY,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    \data_p2_reg[3] ,
    ap_rst_n,
    in,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3]_0 );
  output local_BURST_AWREADY;
  output s_ready_t_reg;
  output local_BUS_WVALID_reg_0;
  output m_axi_gmem_WLAST;
  output m_axi_gmem_AWVALID;
  output [0:0]E;
  output pop;
  output dout_vld_reg;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input [0:0]SR;
  input ap_clk;
  input empty_n_reg;
  input local_CHN_BURST_WVALID;
  input m_axi_gmem_AWREADY;
  input local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3] ;
  input ap_rst_n;
  input [61:0]in;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3]_0 ;

  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_handling;
  wire burst_handling0;
  wire burst_valid;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire empty_n_reg;
  wire \fifo_burst_gen[0].fifo_req_n_10 ;
  wire \fifo_burst_gen[0].fifo_req_n_11 ;
  wire \fifo_burst_gen[0].fifo_req_n_12 ;
  wire \fifo_burst_gen[0].fifo_req_n_13 ;
  wire \fifo_burst_gen[0].fifo_req_n_14 ;
  wire \fifo_burst_gen[0].fifo_req_n_15 ;
  wire \fifo_burst_gen[0].fifo_req_n_16 ;
  wire \fifo_burst_gen[0].fifo_req_n_17 ;
  wire \fifo_burst_gen[0].fifo_req_n_18 ;
  wire \fifo_burst_gen[0].fifo_req_n_19 ;
  wire \fifo_burst_gen[0].fifo_req_n_20 ;
  wire \fifo_burst_gen[0].fifo_req_n_21 ;
  wire \fifo_burst_gen[0].fifo_req_n_22 ;
  wire \fifo_burst_gen[0].fifo_req_n_23 ;
  wire \fifo_burst_gen[0].fifo_req_n_24 ;
  wire \fifo_burst_gen[0].fifo_req_n_25 ;
  wire \fifo_burst_gen[0].fifo_req_n_26 ;
  wire \fifo_burst_gen[0].fifo_req_n_27 ;
  wire \fifo_burst_gen[0].fifo_req_n_28 ;
  wire \fifo_burst_gen[0].fifo_req_n_29 ;
  wire \fifo_burst_gen[0].fifo_req_n_3 ;
  wire \fifo_burst_gen[0].fifo_req_n_30 ;
  wire \fifo_burst_gen[0].fifo_req_n_31 ;
  wire \fifo_burst_gen[0].fifo_req_n_32 ;
  wire \fifo_burst_gen[0].fifo_req_n_33 ;
  wire \fifo_burst_gen[0].fifo_req_n_34 ;
  wire \fifo_burst_gen[0].fifo_req_n_35 ;
  wire \fifo_burst_gen[0].fifo_req_n_36 ;
  wire \fifo_burst_gen[0].fifo_req_n_37 ;
  wire \fifo_burst_gen[0].fifo_req_n_38 ;
  wire \fifo_burst_gen[0].fifo_req_n_39 ;
  wire \fifo_burst_gen[0].fifo_req_n_4 ;
  wire \fifo_burst_gen[0].fifo_req_n_40 ;
  wire \fifo_burst_gen[0].fifo_req_n_41 ;
  wire \fifo_burst_gen[0].fifo_req_n_42 ;
  wire \fifo_burst_gen[0].fifo_req_n_43 ;
  wire \fifo_burst_gen[0].fifo_req_n_44 ;
  wire \fifo_burst_gen[0].fifo_req_n_45 ;
  wire \fifo_burst_gen[0].fifo_req_n_46 ;
  wire \fifo_burst_gen[0].fifo_req_n_47 ;
  wire \fifo_burst_gen[0].fifo_req_n_48 ;
  wire \fifo_burst_gen[0].fifo_req_n_49 ;
  wire \fifo_burst_gen[0].fifo_req_n_5 ;
  wire \fifo_burst_gen[0].fifo_req_n_50 ;
  wire \fifo_burst_gen[0].fifo_req_n_51 ;
  wire \fifo_burst_gen[0].fifo_req_n_52 ;
  wire \fifo_burst_gen[0].fifo_req_n_53 ;
  wire \fifo_burst_gen[0].fifo_req_n_54 ;
  wire \fifo_burst_gen[0].fifo_req_n_55 ;
  wire \fifo_burst_gen[0].fifo_req_n_56 ;
  wire \fifo_burst_gen[0].fifo_req_n_57 ;
  wire \fifo_burst_gen[0].fifo_req_n_58 ;
  wire \fifo_burst_gen[0].fifo_req_n_59 ;
  wire \fifo_burst_gen[0].fifo_req_n_6 ;
  wire \fifo_burst_gen[0].fifo_req_n_60 ;
  wire \fifo_burst_gen[0].fifo_req_n_61 ;
  wire \fifo_burst_gen[0].fifo_req_n_62 ;
  wire \fifo_burst_gen[0].fifo_req_n_63 ;
  wire \fifo_burst_gen[0].fifo_req_n_64 ;
  wire \fifo_burst_gen[0].fifo_req_n_7 ;
  wire \fifo_burst_gen[0].fifo_req_n_8 ;
  wire \fifo_burst_gen[0].fifo_req_n_9 ;
  wire [61:0]in;
  wire load_p2;
  wire local_BURST_AWREADY;
  wire local_BURST_AWREADY_0;
  wire local_BURST_AWVALID__1;
  wire local_BURST_WVALID;
  wire [35:0]\local_BUS_WSTRB_reg[3]_0 ;
  wire local_BUS_WVALID_reg_0;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \num_beat_cnt[7]_i_4_n_0 ;
  wire [7:0]num_beat_cnt_reg;
  wire [7:0]p_0_in;
  wire p_6_in;
  wire pop;
  wire ready_for_burst__0;
  wire rs_burst_n_11;
  wire rs_burst_n_12;
  wire rs_burst_n_13;
  wire rs_burst_n_6;
  wire rs_burst_n_7;
  wire rs_burst_n_8;
  wire rs_burst_n_9;
  wire rs_req_n_4;
  wire rs_req_n_5;
  wire s_ready_t_reg;

  FDRE burst_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(burst_handling0),
        .Q(burst_handling),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized8 \fifo_burst_gen[0].fifo_req 
       (.Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\dout_reg[63] ({\fifo_burst_gen[0].fifo_req_n_3 ,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 }),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(local_BURST_AWREADY),
        .in(in),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .p_6_in(p_6_in));
  FDRE \local_BUS_WDATA_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [0]),
        .Q(m_axi_gmem_WDATA[0]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[10] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [10]),
        .Q(m_axi_gmem_WDATA[10]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[11] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [11]),
        .Q(m_axi_gmem_WDATA[11]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[12] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [12]),
        .Q(m_axi_gmem_WDATA[12]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[13] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [13]),
        .Q(m_axi_gmem_WDATA[13]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[14] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [14]),
        .Q(m_axi_gmem_WDATA[14]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[15] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [15]),
        .Q(m_axi_gmem_WDATA[15]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[16] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [16]),
        .Q(m_axi_gmem_WDATA[16]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[17] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [17]),
        .Q(m_axi_gmem_WDATA[17]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[18] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [18]),
        .Q(m_axi_gmem_WDATA[18]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[19] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [19]),
        .Q(m_axi_gmem_WDATA[19]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [1]),
        .Q(m_axi_gmem_WDATA[1]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[20] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [20]),
        .Q(m_axi_gmem_WDATA[20]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[21] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [21]),
        .Q(m_axi_gmem_WDATA[21]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[22] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [22]),
        .Q(m_axi_gmem_WDATA[22]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[23] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [23]),
        .Q(m_axi_gmem_WDATA[23]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[24] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [24]),
        .Q(m_axi_gmem_WDATA[24]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[25] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [25]),
        .Q(m_axi_gmem_WDATA[25]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[26] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [26]),
        .Q(m_axi_gmem_WDATA[26]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[27] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [27]),
        .Q(m_axi_gmem_WDATA[27]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[28] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [28]),
        .Q(m_axi_gmem_WDATA[28]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[29] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [29]),
        .Q(m_axi_gmem_WDATA[29]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [2]),
        .Q(m_axi_gmem_WDATA[2]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[30] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [30]),
        .Q(m_axi_gmem_WDATA[30]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[31] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [31]),
        .Q(m_axi_gmem_WDATA[31]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [3]),
        .Q(m_axi_gmem_WDATA[3]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[4] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [4]),
        .Q(m_axi_gmem_WDATA[4]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[5] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [5]),
        .Q(m_axi_gmem_WDATA[5]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[6] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [6]),
        .Q(m_axi_gmem_WDATA[6]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[7] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [7]),
        .Q(m_axi_gmem_WDATA[7]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[8] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [8]),
        .Q(m_axi_gmem_WDATA[8]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WDATA_reg[9] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [9]),
        .Q(m_axi_gmem_WDATA[9]),
        .R(rs_req_n_4));
  FDRE local_BUS_WLAST_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_12),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \local_BUS_WSTRB_reg[0] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [32]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[1] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [33]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[2] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [34]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(rs_req_n_4));
  FDRE \local_BUS_WSTRB_reg[3] 
       (.C(ap_clk),
        .CE(rs_req_n_5),
        .D(\local_BUS_WSTRB_reg[3]_0 [35]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(rs_req_n_4));
  FDRE local_BUS_WVALID_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_burst_n_11),
        .Q(local_BUS_WVALID_reg_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \num_beat_cnt[0]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[1]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[2]_i_1 
       (.I0(num_beat_cnt_reg[0]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_beat_cnt[3]_i_1 
       (.I0(num_beat_cnt_reg[1]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[2]),
        .I3(num_beat_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_beat_cnt[4]_i_1 
       (.I0(num_beat_cnt_reg[2]),
        .I1(num_beat_cnt_reg[0]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[3]),
        .I4(num_beat_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_beat_cnt[5]_i_1 
       (.I0(num_beat_cnt_reg[3]),
        .I1(num_beat_cnt_reg[1]),
        .I2(num_beat_cnt_reg[0]),
        .I3(num_beat_cnt_reg[2]),
        .I4(num_beat_cnt_reg[4]),
        .I5(num_beat_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_beat_cnt[6]_i_1 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_beat_cnt[7]_i_3 
       (.I0(\num_beat_cnt[7]_i_4_n_0 ),
        .I1(num_beat_cnt_reg[6]),
        .I2(num_beat_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_beat_cnt[7]_i_4 
       (.I0(num_beat_cnt_reg[5]),
        .I1(num_beat_cnt_reg[3]),
        .I2(num_beat_cnt_reg[1]),
        .I3(num_beat_cnt_reg[0]),
        .I4(num_beat_cnt_reg[2]),
        .I5(num_beat_cnt_reg[4]),
        .O(\num_beat_cnt[7]_i_4_n_0 ));
  FDRE \num_beat_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(num_beat_cnt_reg[0]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(num_beat_cnt_reg[1]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(num_beat_cnt_reg[2]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(num_beat_cnt_reg[3]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(num_beat_cnt_reg[4]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(num_beat_cnt_reg[5]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(num_beat_cnt_reg[6]),
        .R(rs_burst_n_13));
  FDRE \num_beat_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(num_beat_cnt_reg[7]),
        .R(rs_burst_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized1 rs_burst
       (.E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_burst_n_13),
        .burst_handling(burst_handling),
        .burst_handling0(burst_handling0),
        .burst_valid(burst_valid),
        .\data_p1_reg[3]_0 ({rs_burst_n_6,rs_burst_n_7,rs_burst_n_8,rs_burst_n_9}),
        .\data_p2_reg[3]_0 (\data_p2_reg[3] ),
        .\data_p2_reg[3]_1 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (local_BUS_WVALID_reg_0),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BUS_WVALID_reg(rs_burst_n_12),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\num_beat_cnt_reg[0] (num_beat_cnt_reg),
        .p_6_in(p_6_in),
        .pop(pop),
        .ready_for_burst__0(ready_for_burst__0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs_burst_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized2 rs_req
       (.D({rs_burst_n_6,rs_burst_n_7,rs_burst_n_8,rs_burst_n_9,\fifo_burst_gen[0].fifo_req_n_3 ,\fifo_burst_gen[0].fifo_req_n_4 ,\fifo_burst_gen[0].fifo_req_n_5 ,\fifo_burst_gen[0].fifo_req_n_6 ,\fifo_burst_gen[0].fifo_req_n_7 ,\fifo_burst_gen[0].fifo_req_n_8 ,\fifo_burst_gen[0].fifo_req_n_9 ,\fifo_burst_gen[0].fifo_req_n_10 ,\fifo_burst_gen[0].fifo_req_n_11 ,\fifo_burst_gen[0].fifo_req_n_12 ,\fifo_burst_gen[0].fifo_req_n_13 ,\fifo_burst_gen[0].fifo_req_n_14 ,\fifo_burst_gen[0].fifo_req_n_15 ,\fifo_burst_gen[0].fifo_req_n_16 ,\fifo_burst_gen[0].fifo_req_n_17 ,\fifo_burst_gen[0].fifo_req_n_18 ,\fifo_burst_gen[0].fifo_req_n_19 ,\fifo_burst_gen[0].fifo_req_n_20 ,\fifo_burst_gen[0].fifo_req_n_21 ,\fifo_burst_gen[0].fifo_req_n_22 ,\fifo_burst_gen[0].fifo_req_n_23 ,\fifo_burst_gen[0].fifo_req_n_24 ,\fifo_burst_gen[0].fifo_req_n_25 ,\fifo_burst_gen[0].fifo_req_n_26 ,\fifo_burst_gen[0].fifo_req_n_27 ,\fifo_burst_gen[0].fifo_req_n_28 ,\fifo_burst_gen[0].fifo_req_n_29 ,\fifo_burst_gen[0].fifo_req_n_30 ,\fifo_burst_gen[0].fifo_req_n_31 ,\fifo_burst_gen[0].fifo_req_n_32 ,\fifo_burst_gen[0].fifo_req_n_33 ,\fifo_burst_gen[0].fifo_req_n_34 ,\fifo_burst_gen[0].fifo_req_n_35 ,\fifo_burst_gen[0].fifo_req_n_36 ,\fifo_burst_gen[0].fifo_req_n_37 ,\fifo_burst_gen[0].fifo_req_n_38 ,\fifo_burst_gen[0].fifo_req_n_39 ,\fifo_burst_gen[0].fifo_req_n_40 ,\fifo_burst_gen[0].fifo_req_n_41 ,\fifo_burst_gen[0].fifo_req_n_42 ,\fifo_burst_gen[0].fifo_req_n_43 ,\fifo_burst_gen[0].fifo_req_n_44 ,\fifo_burst_gen[0].fifo_req_n_45 ,\fifo_burst_gen[0].fifo_req_n_46 ,\fifo_burst_gen[0].fifo_req_n_47 ,\fifo_burst_gen[0].fifo_req_n_48 ,\fifo_burst_gen[0].fifo_req_n_49 ,\fifo_burst_gen[0].fifo_req_n_50 ,\fifo_burst_gen[0].fifo_req_n_51 ,\fifo_burst_gen[0].fifo_req_n_52 ,\fifo_burst_gen[0].fifo_req_n_53 ,\fifo_burst_gen[0].fifo_req_n_54 ,\fifo_burst_gen[0].fifo_req_n_55 ,\fifo_burst_gen[0].fifo_req_n_56 ,\fifo_burst_gen[0].fifo_req_n_57 ,\fifo_burst_gen[0].fifo_req_n_58 ,\fifo_burst_gen[0].fifo_req_n_59 ,\fifo_burst_gen[0].fifo_req_n_60 ,\fifo_burst_gen[0].fifo_req_n_61 ,\fifo_burst_gen[0].fifo_req_n_62 ,\fifo_burst_gen[0].fifo_req_n_63 ,\fifo_burst_gen[0].fifo_req_n_64 }),
        .E(load_p2),
        .Q(local_BURST_WVALID),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_4),
        .ap_rst_n_1(rs_req_n_5),
        .burst_handling(burst_handling),
        .burst_valid(burst_valid),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .dout_vld_reg(E),
        .local_BURST_AWREADY_0(local_BURST_AWREADY_0),
        .local_BURST_AWVALID__1(local_BURST_AWVALID__1),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\num_beat_cnt_reg[7] (local_BUS_WVALID_reg_0),
        .ready_for_burst__0(ready_for_burst__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_write
   (ost_resp_info,
    SR,
    local_CHN_AWREADY,
    local_BURST_AWVALID,
    local_BURST_WREADY,
    local_BUS_WVALID_reg,
    m_axi_gmem_WLAST,
    s_ready_t_reg,
    Q,
    m_axi_gmem_AWVALID,
    p_4_in,
    pop,
    dout_vld_reg,
    \could_multi_bursts.burst_len_reg[3] ,
    \data_p1_reg[67] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    ap_rst_n,
    \data_p1_reg[0] ,
    \bus_wide_gen.offset_full_n ,
    m_axi_gmem_BVALID,
    ursp_ready,
    wrsp_type,
    local_CHN_BURST_WVALID,
    m_axi_gmem_AWREADY,
    local_CHN_WVALID,
    m_axi_gmem_WREADY,
    \dout_reg[0] ,
    \data_p2_reg[3] ,
    \data_p2_reg[81] ,
    \data_p2_reg[63] ,
    E,
    \data_p2_reg[3]_0 ,
    \local_BUS_WSTRB_reg[3] );
  output ost_resp_info;
  output [0:0]SR;
  output local_CHN_AWREADY;
  output local_BURST_AWVALID;
  output local_BURST_WREADY;
  output local_BUS_WVALID_reg;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg;
  output [0:0]Q;
  output m_axi_gmem_AWVALID;
  output p_4_in;
  output pop;
  output dout_vld_reg;
  output [3:0]\could_multi_bursts.burst_len_reg[3] ;
  output [65:0]\data_p1_reg[67] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input ap_rst_n;
  input \data_p1_reg[0] ;
  input \bus_wide_gen.offset_full_n ;
  input m_axi_gmem_BVALID;
  input ursp_ready;
  input wrsp_type;
  input local_CHN_BURST_WVALID;
  input m_axi_gmem_AWREADY;
  input local_CHN_WVALID;
  input m_axi_gmem_WREADY;
  input \dout_reg[0] ;
  input [3:0]\data_p2_reg[3] ;
  input [1:0]\data_p2_reg[81] ;
  input [63:0]\data_p2_reg[63] ;
  input [0:0]E;
  input [0:0]\data_p2_reg[3]_0 ;
  input [35:0]\local_BUS_WSTRB_reg[3] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_full_n ;
  wire [3:0]\could_multi_bursts.burst_len_reg[3] ;
  wire \data_p1_reg[0] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [3:0]\data_p2_reg[3] ;
  wire [0:0]\data_p2_reg[3]_0 ;
  wire [63:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire \dout_reg[0] ;
  wire dout_vld_reg;
  wire [63:2]local_BURST_AWADDR;
  wire local_BURST_AWREADY;
  wire local_BURST_AWVALID;
  wire local_BURST_WREADY;
  wire [35:0]\local_BUS_WSTRB_reg[3] ;
  wire local_BUS_WVALID_reg;
  wire local_CHN_AWREADY;
  wire local_CHN_BURST_WVALID;
  wire local_CHN_WVALID;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire ost_resp_info;
  wire p_1_in;
  wire p_4_in;
  wire pop;
  wire push;
  wire s_ready_t_reg;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_fifo__parameterized4_23 \fifo_resp_gen[0].fifo_resp 
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (ost_resp_info),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .p_1_in(p_1_in),
        .push(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_reg_slice__parameterized3 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .p_1_in(p_1_in),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_burst_converter wreq_burst_conv
       (.D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.burst_len_reg[3] (\could_multi_bursts.burst_len_reg[3] ),
        .\could_multi_bursts.burst_valid_reg (local_BURST_AWVALID),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .push(push),
        .s_ready_t_reg(local_CHN_AWREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_gmem_m_axi_throttle wreq_throttle
       (.E(p_4_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\data_p2_reg[3] (\data_p2_reg[3] ),
        .\data_p2_reg[3]_0 (\data_p2_reg[3]_0 ),
        .\dout_reg[0] (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg),
        .empty_n_reg(local_BURST_AWVALID),
        .in(local_BURST_AWADDR),
        .local_BURST_AWREADY(local_BURST_AWREADY),
        .\local_BUS_WSTRB_reg[3]_0 (\local_BUS_WSTRB_reg[3] ),
        .local_BUS_WVALID_reg_0(local_BUS_WVALID_reg),
        .local_CHN_BURST_WVALID(local_CHN_BURST_WVALID),
        .local_CHN_WVALID(local_CHN_WVALID),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .pop(pop),
        .s_ready_t_reg(local_BURST_WREADY));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1
   (E,
    \ap_CS_fsm_reg[14] ,
    \p_reg_reg[7] ,
    Q,
    ap_block_pp0_stage15_subdone_grp0_done_reg,
    \p_reg_reg[0] ,
    ap_block_pp0_stage14_subdone_grp0_done_reg,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output [7:0]\p_reg_reg[7] ;
  input [3:0]Q;
  input ap_block_pp0_stage15_subdone_grp0_done_reg;
  input \p_reg_reg[0] ;
  input ap_block_pp0_stage14_subdone_grp0_done_reg;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage14_subdone_grp0_done_reg;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire \p_reg_reg[0] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_20 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_block_pp0_stage14_subdone_grp0_done_reg(ap_block_pp0_stage14_subdone_grp0_done_reg),
        .ap_block_pp0_stage15_subdone_grp0_done_reg(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_0
   (E,
    \p_reg_reg[7] ,
    \p_reg_reg[0] ,
    Q,
    ap_block_pp0_stage15_subdone_grp0_done_reg,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    ap_block_pp0_stage1_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7] ;
  input [0:0]\p_reg_reg[0] ;
  input [2:0]Q;
  input ap_block_pp0_stage15_subdone_grp0_done_reg;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input ap_block_pp0_stage1_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire [0:0]\p_reg_reg[0] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_19 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_block_pp0_stage15_subdone_grp0_done_reg(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .ap_block_pp0_stage1_subdone_grp0_done_reg(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_1
   (E,
    \p_reg_reg[7] ,
    Q,
    \mul_ln34_7_reg_1031_reg[7] ,
    ap_block_pp0_stage1_subdone_grp0_done_reg,
    ap_block_pp0_stage3_subdone_grp0_done_reg,
    \p_reg_reg[0] ,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7] ;
  input [2:0]Q;
  input \mul_ln34_7_reg_1031_reg[7] ;
  input ap_block_pp0_stage1_subdone_grp0_done_reg;
  input ap_block_pp0_stage3_subdone_grp0_done_reg;
  input [0:0]\p_reg_reg[0] ;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire \mul_ln34_7_reg_1031_reg[7] ;
  wire [0:0]\p_reg_reg[0] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_18 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_block_pp0_stage1_subdone_grp0_done_reg(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .ap_block_pp0_stage3_subdone_grp0_done_reg(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\mul_ln34_7_reg_1031_reg[7] (\mul_ln34_7_reg_1031_reg[7] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_2
   (\ap_CS_fsm_reg[4] ,
    \p_reg_reg[7] ,
    Q,
    ap_block_pp0_stage5_subdone_grp0_done_reg,
    E,
    ap_block_pp0_stage3_subdone_grp0_done_reg,
    ap_block_pp0_stage4_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [7:0]\p_reg_reg[7] ;
  input [2:0]Q;
  input ap_block_pp0_stage5_subdone_grp0_done_reg;
  input [0:0]E;
  input ap_block_pp0_stage3_subdone_grp0_done_reg;
  input ap_block_pp0_stage4_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg;
  wire ap_block_pp0_stage4_subdone_grp0_done_reg;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_17 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_block_pp0_stage3_subdone_grp0_done_reg(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .ap_block_pp0_stage4_subdone_grp0_done_reg(ap_block_pp0_stage4_subdone_grp0_done_reg),
        .ap_block_pp0_stage5_subdone_grp0_done_reg(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_3
   (E,
    \ap_CS_fsm_reg[8] ,
    \p_reg_reg[7] ,
    Q,
    \mul_ln34_3_reg_1051_reg[7] ,
    \mul_ln34_1_reg_1066_reg[7] ,
    ap_block_pp0_stage5_subdone_grp0_done_reg,
    ap_block_pp0_stage7_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [7:0]\p_reg_reg[7] ;
  input [3:0]Q;
  input \mul_ln34_3_reg_1051_reg[7] ;
  input \mul_ln34_1_reg_1066_reg[7] ;
  input ap_block_pp0_stage5_subdone_grp0_done_reg;
  input ap_block_pp0_stage7_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire \mul_ln34_1_reg_1066_reg[7] ;
  wire \mul_ln34_3_reg_1051_reg[7] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_16 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_block_pp0_stage5_subdone_grp0_done_reg(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .ap_block_pp0_stage7_subdone_grp0_done_reg(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\mul_ln34_1_reg_1066_reg[7] (\mul_ln34_1_reg_1066_reg[7] ),
        .\mul_ln34_3_reg_1051_reg[7] (\mul_ln34_3_reg_1051_reg[7] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_4
   (E,
    \p_reg_reg[7] ,
    Q,
    \gmem_addr_11_reg_965_reg[63] ,
    \p_reg_reg[0] ,
    ap_block_pp0_stage7_subdone_grp0_done_reg,
    ap_block_pp0_stage9_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7] ;
  input [2:0]Q;
  input \gmem_addr_11_reg_965_reg[63] ;
  input [0:0]\p_reg_reg[0] ;
  input ap_block_pp0_stage7_subdone_grp0_done_reg;
  input ap_block_pp0_stage9_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire \gmem_addr_11_reg_965_reg[63] ;
  wire [0:0]\p_reg_reg[0] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_15 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_block_pp0_stage7_subdone_grp0_done_reg(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .ap_block_pp0_stage9_subdone_grp0_done_reg(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\gmem_addr_11_reg_965_reg[63] (\gmem_addr_11_reg_965_reg[63] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_5
   (E,
    \ap_CS_fsm_reg[9] ,
    \p_reg_reg[7] ,
    \p_reg_reg[0] ,
    Q,
    ap_block_pp0_stage12_subdone_grp0_done_reg,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    ap_block_pp0_stage9_subdone_grp0_done_reg,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[9] ;
  output [7:0]\p_reg_reg[7] ;
  input \p_reg_reg[0] ;
  input [3:0]Q;
  input ap_block_pp0_stage12_subdone_grp0_done_reg;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input ap_block_pp0_stage9_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire \p_reg_reg[0] ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_14 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_block_pp0_stage12_subdone_grp0_done_reg(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .ap_block_pp0_stage9_subdone_grp0_done_reg(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_6
   (\p_reg_reg[7] ,
    E,
    ap_block_pp0_stage12_subdone_grp0_done_reg,
    Q,
    \p_reg_reg[0] ,
    \p_reg_reg[0]_0 ,
    \b_reg_reg[7] ,
    ap_clk,
    \a_reg_reg[7] ,
    \p_reg_reg[7]_0 );
  output [7:0]\p_reg_reg[7] ;
  input [0:0]E;
  input ap_block_pp0_stage12_subdone_grp0_done_reg;
  input [1:0]Q;
  input [0:0]\p_reg_reg[0] ;
  input \p_reg_reg[0]_0 ;
  input [7:0]\b_reg_reg[7] ;
  input ap_clk;
  input [7:0]\a_reg_reg[7] ;
  input [7:0]\p_reg_reg[7]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7] ;
  wire [0:0]\p_reg_reg[0] ;
  wire \p_reg_reg[0]_0 ;
  wire [7:0]\p_reg_reg[7] ;
  wire [7:0]\p_reg_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0 pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_U
       (.E(E),
        .Q(Q),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_block_pp0_stage12_subdone_grp0_done_reg(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7]_0 (\b_reg_reg[7] ),
        .\p_reg_reg[0]_0 (\p_reg_reg[0] ),
        .\p_reg_reg[0]_1 (\p_reg_reg[0]_0 ),
        .\p_reg_reg[7]_0 (\p_reg_reg[7] ),
        .\p_reg_reg[7]_1 (\p_reg_reg[7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0
   (\p_reg_reg[7]_0 ,
    E,
    ap_block_pp0_stage12_subdone_grp0_done_reg,
    Q,
    \p_reg_reg[0]_0 ,
    \p_reg_reg[0]_1 ,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [7:0]\p_reg_reg[7]_0 ;
  input [0:0]E;
  input ap_block_pp0_stage12_subdone_grp0_done_reg;
  input [1:0]Q;
  input [0:0]\p_reg_reg[0]_0 ;
  input \p_reg_reg[0]_1 ;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]a_reg;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]b_reg;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire grp_fu_721_ce;
  wire [7:0]m;
  wire [7:0]m_reg;
  wire \m_reg[2]_i_2_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8_n_0 ;
  wire \m_reg[3]_i_3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9_n_0 ;
  wire \m_reg[7]_i_10_n_0 ;
  wire \m_reg[7]_i_12_n_0 ;
  wire \m_reg[7]_i_13_n_0 ;
  wire \m_reg[7]_i_14_n_0 ;
  wire \m_reg[7]_i_15_n_0 ;
  wire \m_reg[7]_i_16_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20_n_0 ;
  wire \m_reg[7]_i_21_n_0 ;
  wire \m_reg[7]_i_22_n_0 ;
  wire \m_reg[7]_i_23_n_0 ;
  wire \m_reg[7]_i_24_n_0 ;
  wire \m_reg[7]_i_25_n_0 ;
  wire \m_reg[7]_i_26_n_0 ;
  wire \m_reg[7]_i_27_n_0 ;
  wire \m_reg[7]_i_2_n_0 ;
  wire \m_reg[7]_i_3_n_0 ;
  wire \m_reg[7]_i_4_n_0 ;
  wire \m_reg[7]_i_5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire [7:0]p;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [0:0]\p_reg_reg[0]_0 ;
  wire \p_reg_reg[0]_1 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(a_reg[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(a_reg[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(a_reg[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(a_reg[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(a_reg[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(a_reg[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(a_reg[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(a_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \b_reg[7]_i_1__3 
       (.I0(E),
        .I1(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .I2(Q[0]),
        .I3(\p_reg_reg[0]_0 ),
        .I4(\p_reg_reg[0]_1 ),
        .I5(Q[1]),
        .O(grp_fu_721_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(b_reg[0]),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(b_reg[1]),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(b_reg[2]),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(b_reg[3]),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(b_reg[4]),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(b_reg[5]),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(b_reg[6]),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(b_reg[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2 
       (.I0(a_reg[3]),
        .I1(b_reg[0]),
        .I2(a_reg[2]),
        .I3(b_reg[1]),
        .I4(b_reg[2]),
        .I5(a_reg[1]),
        .O(\m_reg[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(b_reg[1]),
        .I1(a_reg[1]),
        .I2(b_reg[2]),
        .I3(a_reg[0]),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4 
       (.I0(a_reg[1]),
        .I1(b_reg[0]),
        .O(\m_reg[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2_n_0 ),
        .I1(b_reg[1]),
        .I2(a_reg[0]),
        .I3(b_reg[2]),
        .I4(a_reg[1]),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(a_reg[0]),
        .I1(b_reg[2]),
        .I2(a_reg[1]),
        .I3(b_reg[1]),
        .I4(b_reg[0]),
        .I5(a_reg[2]),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(b_reg[0]),
        .I1(a_reg[1]),
        .I2(b_reg[1]),
        .I3(a_reg[0]),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8 
       (.I0(a_reg[0]),
        .I1(b_reg[0]),
        .O(\m_reg[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(m[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3 
       (.I0(a_reg[3]),
        .I1(b_reg[3]),
        .I2(a_reg[2]),
        .I3(b_reg[4]),
        .I4(b_reg[5]),
        .I5(a_reg[1]),
        .O(\m_reg[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(b_reg[4]),
        .I1(a_reg[1]),
        .I2(b_reg[5]),
        .I3(a_reg[0]),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5 
       (.I0(a_reg[1]),
        .I1(b_reg[3]),
        .O(\m_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3_n_0 ),
        .I1(b_reg[4]),
        .I2(a_reg[0]),
        .I3(b_reg[5]),
        .I4(a_reg[1]),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(a_reg[0]),
        .I1(b_reg[5]),
        .I2(a_reg[1]),
        .I3(b_reg[4]),
        .I4(b_reg[3]),
        .I5(a_reg[2]),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(b_reg[3]),
        .I1(a_reg[1]),
        .I2(b_reg[4]),
        .I3(a_reg[0]),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9 
       (.I0(a_reg[0]),
        .I1(b_reg[3]),
        .O(\m_reg[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(a_reg[1]),
        .I3(b_reg[6]),
        .I4(b_reg[7]),
        .I5(a_reg[0]),
        .O(\m_reg[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(a_reg[1]),
        .I3(b_reg[6]),
        .I4(a_reg[0]),
        .I5(b_reg[7]),
        .O(\m_reg[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13 
       (.I0(a_reg[5]),
        .I1(b_reg[0]),
        .I2(a_reg[3]),
        .I3(b_reg[2]),
        .I4(b_reg[1]),
        .I5(a_reg[4]),
        .O(\m_reg[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14 
       (.I0(a_reg[4]),
        .I1(b_reg[0]),
        .I2(b_reg[1]),
        .I3(b_reg[2]),
        .I4(a_reg[2]),
        .I5(a_reg[3]),
        .O(\m_reg[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15 
       (.I0(a_reg[3]),
        .I1(b_reg[0]),
        .I2(a_reg[2]),
        .I3(b_reg[2]),
        .I4(a_reg[1]),
        .I5(b_reg[1]),
        .O(\m_reg[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16 
       (.I0(\m_reg[7]_i_21_n_0 ),
        .I1(b_reg[0]),
        .I2(\m_reg[7]_i_22_n_0 ),
        .O(\m_reg[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13_n_0 ),
        .I1(\m_reg[7]_i_23_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(a_reg[3]),
        .I1(\m_reg[7]_i_24_n_0 ),
        .I2(b_reg[1]),
        .I3(b_reg[0]),
        .I4(a_reg[4]),
        .I5(\m_reg[7]_i_25_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15_n_0 ),
        .I1(\m_reg[7]_i_24_n_0 ),
        .I2(a_reg[3]),
        .I3(b_reg[1]),
        .I4(b_reg[0]),
        .I5(a_reg[4]),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20 
       (.I0(\m_reg[7]_i_26_n_0 ),
        .I1(b_reg[3]),
        .I2(\m_reg[7]_i_27_n_0 ),
        .O(\m_reg[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21 
       (.I0(a_reg[7]),
        .I1(a_reg[6]),
        .I2(b_reg[2]),
        .I3(a_reg[4]),
        .I4(b_reg[1]),
        .I5(a_reg[5]),
        .O(\m_reg[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22 
       (.I0(a_reg[6]),
        .I1(b_reg[2]),
        .I2(a_reg[4]),
        .I3(b_reg[1]),
        .I4(a_reg[5]),
        .O(\m_reg[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23 
       (.I0(a_reg[6]),
        .I1(b_reg[0]),
        .I2(b_reg[1]),
        .I3(a_reg[5]),
        .I4(b_reg[2]),
        .I5(a_reg[4]),
        .O(\m_reg[7]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24 
       (.I0(b_reg[2]),
        .I1(a_reg[2]),
        .O(\m_reg[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25 
       (.I0(a_reg[5]),
        .I1(b_reg[0]),
        .I2(b_reg[1]),
        .I3(a_reg[4]),
        .I4(b_reg[2]),
        .I5(a_reg[3]),
        .O(\m_reg[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26 
       (.I0(a_reg[4]),
        .I1(a_reg[3]),
        .I2(a_reg[1]),
        .I3(b_reg[4]),
        .I4(b_reg[5]),
        .I5(a_reg[2]),
        .O(\m_reg[7]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27 
       (.I0(a_reg[3]),
        .I1(a_reg[1]),
        .I2(b_reg[4]),
        .I3(b_reg[5]),
        .I4(a_reg[2]),
        .O(\m_reg[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12_n_0 ),
        .O(\m_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(a_reg[0]),
        .I3(b_reg[6]),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[0]),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[1]),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[2]),
        .Q(m_reg[2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,m[2:0]}),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[3]),
        .Q(m_reg[3]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[4]),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[5]),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[6]),
        .Q(m_reg[6]),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(m[7]),
        .Q(m_reg[7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2_n_0 ,\m_reg[7]_i_3_n_0 ,\m_reg[7]_i_4_n_0 }),
        .O(m[7:4]),
        .S({\m_reg[7]_i_5_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13_n_0 ,\m_reg[7]_i_14_n_0 ,\m_reg[7]_i_15_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(m_reg[3]),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(m_reg[2]),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(m_reg[1]),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(m_reg[0]),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(m_reg[7]),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(m_reg[6]),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(m_reg[5]),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(m_reg[4]),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[0]),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[1]),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[2]),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[3]),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(p[3:0]),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[4]),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[5]),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[6]),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_721_ce),
        .D(p[7]),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,m_reg[6:4]}),
        .O(p[7:4]),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_14
   (E,
    \ap_CS_fsm_reg[9] ,
    \p_reg_reg[7]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    ap_block_pp0_stage12_subdone_grp0_done_reg,
    ap_block_pp0_stage11_subdone_grp0_done_reg,
    ap_block_pp0_stage9_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[9] ;
  output [7:0]\p_reg_reg[7]_0 ;
  input \p_reg_reg[0]_0 ;
  input [3:0]Q;
  input ap_block_pp0_stage12_subdone_grp0_done_reg;
  input ap_block_pp0_stage11_subdone_grp0_done_reg;
  input ap_block_pp0_stage9_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire [0:0]\ap_CS_fsm_reg[9] ;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_765_ce;
  wire \m_reg[2]_i_2__6_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__6_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__6_n_0 ;
  wire \m_reg[3]_i_1__6_n_0 ;
  wire \m_reg[3]_i_3__6_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__6_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__6_n_0 ;
  wire \m_reg[7]_i_10__6_n_0 ;
  wire \m_reg[7]_i_12__6_n_0 ;
  wire \m_reg[7]_i_13__6_n_0 ;
  wire \m_reg[7]_i_14__6_n_0 ;
  wire \m_reg[7]_i_15__6_n_0 ;
  wire \m_reg[7]_i_16__6_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__6_n_0 ;
  wire \m_reg[7]_i_21__6_n_0 ;
  wire \m_reg[7]_i_22__6_n_0 ;
  wire \m_reg[7]_i_23__6_n_0 ;
  wire \m_reg[7]_i_24__6_n_0 ;
  wire \m_reg[7]_i_25__6_n_0 ;
  wire \m_reg[7]_i_26__6_n_0 ;
  wire \m_reg[7]_i_27__6_n_0 ;
  wire \m_reg[7]_i_2__6_n_0 ;
  wire \m_reg[7]_i_3__6_n_0 ;
  wire \m_reg[7]_i_4__6_n_0 ;
  wire \m_reg[7]_i_5__6_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \b_reg[7]_i_1__4 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .I3(Q[3]),
        .I4(E),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(grp_fu_765_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_10_reg_959[63]_i_1 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__6 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__6 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__6_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__6 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__6 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__6 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__6_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__6 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__6 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__6_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__6 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__6_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__6 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__6_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__6 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__6 
       (.I0(\m_reg[7]_i_21__6_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__6_n_0 ),
        .O(\m_reg[7]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__6_n_0 ),
        .I1(\m_reg[7]_i_23__6_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__6_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__6_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__6_n_0 ),
        .I1(\m_reg[7]_i_24__6_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__6 
       (.I0(\m_reg[7]_i_26__6_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__6_n_0 ),
        .O(\m_reg[7]_i_20__6_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__6 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__6_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__6 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__6 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__6 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__6 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__6_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__6 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__6_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__6 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__6 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__6 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__6 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__6 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__6_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__6_n_0 ),
        .O(\m_reg[7]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__6_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__6_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__6_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg[3]_i_1__6_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__6_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__6_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__6_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__6_n_0 ,\m_reg[7]_i_3__6_n_0 ,\m_reg[7]_i_4__6_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__6_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__6_n_0 ,\m_reg[7]_i_14__6_n_0 ,\m_reg[7]_i_15__6_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__6_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_15_reg_1001[7]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_765_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_15
   (E,
    \p_reg_reg[7]_0 ,
    Q,
    \gmem_addr_11_reg_965_reg[63] ,
    \p_reg_reg[0]_0 ,
    ap_block_pp0_stage7_subdone_grp0_done_reg,
    ap_block_pp0_stage9_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7]_0 ;
  input [2:0]Q;
  input \gmem_addr_11_reg_965_reg[63] ;
  input [0:0]\p_reg_reg[0]_0 ;
  input ap_block_pp0_stage7_subdone_grp0_done_reg;
  input ap_block_pp0_stage9_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire \gmem_addr_11_reg_965_reg[63] ;
  wire grp_fu_759_ce;
  wire \m_reg[2]_i_2__5_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__5_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__5_n_0 ;
  wire \m_reg[3]_i_1__5_n_0 ;
  wire \m_reg[3]_i_3__5_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__5_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__5_n_0 ;
  wire \m_reg[7]_i_10__5_n_0 ;
  wire \m_reg[7]_i_12__5_n_0 ;
  wire \m_reg[7]_i_13__5_n_0 ;
  wire \m_reg[7]_i_14__5_n_0 ;
  wire \m_reg[7]_i_15__5_n_0 ;
  wire \m_reg[7]_i_16__5_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__5_n_0 ;
  wire \m_reg[7]_i_21__5_n_0 ;
  wire \m_reg[7]_i_22__5_n_0 ;
  wire \m_reg[7]_i_23__5_n_0 ;
  wire \m_reg[7]_i_24__5_n_0 ;
  wire \m_reg[7]_i_25__5_n_0 ;
  wire \m_reg[7]_i_26__5_n_0 ;
  wire \m_reg[7]_i_27__5_n_0 ;
  wire \m_reg[7]_i_2__5_n_0 ;
  wire \m_reg[7]_i_3__5_n_0 ;
  wire \m_reg[7]_i_4__5_n_0 ;
  wire \m_reg[7]_i_5__5_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [0:0]\p_reg_reg[0]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \b_reg[7]_i_1__5 
       (.I0(\p_reg_reg[0]_0 ),
        .I1(Q[0]),
        .I2(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .I3(E),
        .I4(Q[1]),
        .I5(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .O(grp_fu_759_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_11_reg_965[63]_i_1 
       (.I0(Q[2]),
        .I1(\gmem_addr_11_reg_965_reg[63] ),
        .O(E));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__5 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__5 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__5_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__5 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__5 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__5 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__5 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__5_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__5 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__5 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__5 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__5_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__5 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__5_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__5 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__5_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__5 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__5 
       (.I0(\m_reg[7]_i_21__5_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__5_n_0 ),
        .O(\m_reg[7]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__5_n_0 ),
        .I1(\m_reg[7]_i_23__5_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__5_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__5_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__5_n_0 ),
        .I1(\m_reg[7]_i_24__5_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__5 
       (.I0(\m_reg[7]_i_26__5_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__5_n_0 ),
        .O(\m_reg[7]_i_20__5_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__5 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__5_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__5 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__5 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__5 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__5 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__5_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__5 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__5_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__5 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__5 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__5 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__5 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__5 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__5_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__5_n_0 ),
        .O(\m_reg[7]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__5_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__5_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__5_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg[3]_i_1__5_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__5_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__5_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__5_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__5_n_0 ,\m_reg[7]_i_3__5_n_0 ,\m_reg[7]_i_4__5_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__5_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__5_n_0 ,\m_reg[7]_i_14__5_n_0 ,\m_reg[7]_i_15__5_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__5_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_759_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_16
   (E,
    \ap_CS_fsm_reg[8] ,
    \p_reg_reg[7]_0 ,
    Q,
    \mul_ln34_3_reg_1051_reg[7] ,
    \mul_ln34_1_reg_1066_reg[7] ,
    ap_block_pp0_stage5_subdone_grp0_done_reg,
    ap_block_pp0_stage7_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[8] ;
  output [7:0]\p_reg_reg[7]_0 ;
  input [3:0]Q;
  input \mul_ln34_3_reg_1051_reg[7] ;
  input \mul_ln34_1_reg_1066_reg[7] ;
  input ap_block_pp0_stage5_subdone_grp0_done_reg;
  input ap_block_pp0_stage7_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire [0:0]\ap_CS_fsm_reg[8] ;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_753_ce;
  wire \m_reg[2]_i_2__4_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__4_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__4_n_0 ;
  wire \m_reg[3]_i_1__4_n_0 ;
  wire \m_reg[3]_i_3__4_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__4_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__4_n_0 ;
  wire \m_reg[7]_i_10__4_n_0 ;
  wire \m_reg[7]_i_12__4_n_0 ;
  wire \m_reg[7]_i_13__4_n_0 ;
  wire \m_reg[7]_i_14__4_n_0 ;
  wire \m_reg[7]_i_15__4_n_0 ;
  wire \m_reg[7]_i_16__4_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__4_n_0 ;
  wire \m_reg[7]_i_21__4_n_0 ;
  wire \m_reg[7]_i_22__4_n_0 ;
  wire \m_reg[7]_i_23__4_n_0 ;
  wire \m_reg[7]_i_24__4_n_0 ;
  wire \m_reg[7]_i_25__4_n_0 ;
  wire \m_reg[7]_i_26__4_n_0 ;
  wire \m_reg[7]_i_27__4_n_0 ;
  wire \m_reg[7]_i_2__4_n_0 ;
  wire \m_reg[7]_i_3__4_n_0 ;
  wire \m_reg[7]_i_4__4_n_0 ;
  wire \m_reg[7]_i_5__4_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \mul_ln34_1_reg_1066_reg[7] ;
  wire \mul_ln34_3_reg_1051_reg[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \b_reg[7]_i_1__6 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .I2(E),
        .I3(\ap_CS_fsm_reg[8] ),
        .I4(Q[2]),
        .I5(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .O(grp_fu_753_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__4 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__4 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__4_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__4 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__4 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__4 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__4 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__4_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__4 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__4 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__4 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__4_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__4 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__4_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__4 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__4_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__4 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__4 
       (.I0(\m_reg[7]_i_21__4_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__4_n_0 ),
        .O(\m_reg[7]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__4_n_0 ),
        .I1(\m_reg[7]_i_23__4_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__4_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__4_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__4_n_0 ),
        .I1(\m_reg[7]_i_24__4_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__4 
       (.I0(\m_reg[7]_i_26__4_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__4_n_0 ),
        .O(\m_reg[7]_i_20__4_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__4 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__4_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__4 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__4 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__4 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__4_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__4 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__4_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__4 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__4_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__4 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__4 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__4 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__4 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__4 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__4_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__4_n_0 ),
        .O(\m_reg[7]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__4_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__4_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__4_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg[3]_i_1__4_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__4_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__4_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__4_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__4_n_0 ,\m_reg[7]_i_3__4_n_0 ,\m_reg[7]_i_4__4_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__4_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__4_n_0 ,\m_reg[7]_i_14__4_n_0 ,\m_reg[7]_i_15__4_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__4_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_1_reg_1066[7]_i_1 
       (.I0(Q[3]),
        .I1(\mul_ln34_1_reg_1066_reg[7] ),
        .O(\ap_CS_fsm_reg[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_3_reg_1051[7]_i_1 
       (.I0(Q[1]),
        .I1(\mul_ln34_3_reg_1051_reg[7] ),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_753_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_17
   (\ap_CS_fsm_reg[4] ,
    \p_reg_reg[7]_0 ,
    Q,
    ap_block_pp0_stage5_subdone_grp0_done_reg,
    E,
    ap_block_pp0_stage3_subdone_grp0_done_reg,
    ap_block_pp0_stage4_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]\ap_CS_fsm_reg[4] ;
  output [7:0]\p_reg_reg[7]_0 ;
  input [2:0]Q;
  input ap_block_pp0_stage5_subdone_grp0_done_reg;
  input [0:0]E;
  input ap_block_pp0_stage3_subdone_grp0_done_reg;
  input ap_block_pp0_stage4_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg;
  wire ap_block_pp0_stage4_subdone_grp0_done_reg;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_747_ce;
  wire \m_reg[2]_i_2__3_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__3_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__3_n_0 ;
  wire \m_reg[3]_i_1__3_n_0 ;
  wire \m_reg[3]_i_3__3_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__3_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__3_n_0 ;
  wire \m_reg[7]_i_10__3_n_0 ;
  wire \m_reg[7]_i_12__3_n_0 ;
  wire \m_reg[7]_i_13__3_n_0 ;
  wire \m_reg[7]_i_14__3_n_0 ;
  wire \m_reg[7]_i_15__3_n_0 ;
  wire \m_reg[7]_i_16__3_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__3_n_0 ;
  wire \m_reg[7]_i_21__3_n_0 ;
  wire \m_reg[7]_i_22__3_n_0 ;
  wire \m_reg[7]_i_23__3_n_0 ;
  wire \m_reg[7]_i_24__3_n_0 ;
  wire \m_reg[7]_i_25__3_n_0 ;
  wire \m_reg[7]_i_26__3_n_0 ;
  wire \m_reg[7]_i_27__3_n_0 ;
  wire \m_reg[7]_i_2__3_n_0 ;
  wire \m_reg[7]_i_3__3_n_0 ;
  wire \m_reg[7]_i_4__3_n_0 ;
  wire \m_reg[7]_i_5__3_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_21_reg_1046[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage4_subdone_grp0_done_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \b_reg[7]_i_1__2 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .I2(E),
        .I3(Q[0]),
        .I4(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .I5(\ap_CS_fsm_reg[4] ),
        .O(grp_fu_747_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__3 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__3 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__3_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__3 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__3 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__3 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__3 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__3_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__3 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__3 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__3 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__3 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__3 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__3 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__3 
       (.I0(\m_reg[7]_i_21__3_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__3_n_0 ),
        .O(\m_reg[7]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__3_n_0 ),
        .I1(\m_reg[7]_i_23__3_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__3_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__3_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__3_n_0 ),
        .I1(\m_reg[7]_i_24__3_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__3 
       (.I0(\m_reg[7]_i_26__3_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__3_n_0 ),
        .O(\m_reg[7]_i_20__3_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__3 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__3_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__3 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__3_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__3 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__3 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__3_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__3 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__3_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__3 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__3_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__3 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__3 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__3 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__3 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__3 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__3_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__3_n_0 ),
        .O(\m_reg[7]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__3_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__3_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__3_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg[3]_i_1__3_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__3_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__3_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__3_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__3_n_0 ,\m_reg[7]_i_3__3_n_0 ,\m_reg[7]_i_4__3_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__3_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__3_n_0 ,\m_reg[7]_i_14__3_n_0 ,\m_reg[7]_i_15__3_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__3_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_747_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_18
   (E,
    \p_reg_reg[7]_0 ,
    Q,
    \mul_ln34_7_reg_1031_reg[7] ,
    ap_block_pp0_stage1_subdone_grp0_done_reg,
    ap_block_pp0_stage3_subdone_grp0_done_reg,
    \p_reg_reg[0]_0 ,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7]_0 ;
  input [2:0]Q;
  input \mul_ln34_7_reg_1031_reg[7] ;
  input ap_block_pp0_stage1_subdone_grp0_done_reg;
  input ap_block_pp0_stage3_subdone_grp0_done_reg;
  input [0:0]\p_reg_reg[0]_0 ;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_740_ce;
  wire \m_reg[2]_i_2__2_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__2_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__2_n_0 ;
  wire \m_reg[3]_i_1__2_n_0 ;
  wire \m_reg[3]_i_3__2_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__2_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__2_n_0 ;
  wire \m_reg[7]_i_10__2_n_0 ;
  wire \m_reg[7]_i_12__2_n_0 ;
  wire \m_reg[7]_i_13__2_n_0 ;
  wire \m_reg[7]_i_14__2_n_0 ;
  wire \m_reg[7]_i_15__2_n_0 ;
  wire \m_reg[7]_i_16__2_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__2_n_0 ;
  wire \m_reg[7]_i_21__2_n_0 ;
  wire \m_reg[7]_i_22__2_n_0 ;
  wire \m_reg[7]_i_23__2_n_0 ;
  wire \m_reg[7]_i_24__2_n_0 ;
  wire \m_reg[7]_i_25__2_n_0 ;
  wire \m_reg[7]_i_26__2_n_0 ;
  wire \m_reg[7]_i_27__2_n_0 ;
  wire \m_reg[7]_i_2__2_n_0 ;
  wire \m_reg[7]_i_3__2_n_0 ;
  wire \m_reg[7]_i_4__2_n_0 ;
  wire \m_reg[7]_i_5__2_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \mul_ln34_7_reg_1031_reg[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [0:0]\p_reg_reg[0]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \b_reg[7]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .I2(E),
        .I3(Q[2]),
        .I4(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .I5(\p_reg_reg[0]_0 ),
        .O(grp_fu_740_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__2 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__2 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__2_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__2 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__2 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__2 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__2 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__2_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__2 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__2 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__2 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__2 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__2 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__2 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__2 
       (.I0(\m_reg[7]_i_21__2_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__2_n_0 ),
        .O(\m_reg[7]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__2_n_0 ),
        .I1(\m_reg[7]_i_23__2_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__2_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__2_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__2_n_0 ),
        .I1(\m_reg[7]_i_24__2_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__2 
       (.I0(\m_reg[7]_i_26__2_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__2_n_0 ),
        .O(\m_reg[7]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__2 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__2_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__2 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__2 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__2 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__2 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__2_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__2 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__2_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__2 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__2 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__2 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__2 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__2 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__2_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__2_n_0 ),
        .O(\m_reg[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__2_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__2_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__2_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg[3]_i_1__2_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__2_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__2_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__2_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__2_n_0 ,\m_reg[7]_i_3__2_n_0 ,\m_reg[7]_i_4__2_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__2_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__2_n_0 ,\m_reg[7]_i_14__2_n_0 ,\m_reg[7]_i_15__2_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__2_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_7_reg_1031[7]_i_1 
       (.I0(Q[1]),
        .I1(\mul_ln34_7_reg_1031_reg[7] ),
        .O(E));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_740_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_19
   (E,
    \p_reg_reg[7]_0 ,
    \p_reg_reg[0]_0 ,
    Q,
    ap_block_pp0_stage15_subdone_grp0_done_reg,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    ap_block_pp0_stage1_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [7:0]\p_reg_reg[7]_0 ;
  input [0:0]\p_reg_reg[0]_0 ;
  input [2:0]Q;
  input ap_block_pp0_stage15_subdone_grp0_done_reg;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input ap_block_pp0_stage1_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_734_ce;
  wire \m_reg[2]_i_2__1_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__1_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__1_n_0 ;
  wire \m_reg[3]_i_1__1_n_0 ;
  wire \m_reg[3]_i_3__1_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__1_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__1_n_0 ;
  wire \m_reg[7]_i_10__1_n_0 ;
  wire \m_reg[7]_i_12__1_n_0 ;
  wire \m_reg[7]_i_13__1_n_0 ;
  wire \m_reg[7]_i_14__1_n_0 ;
  wire \m_reg[7]_i_15__1_n_0 ;
  wire \m_reg[7]_i_16__1_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__1_n_0 ;
  wire \m_reg[7]_i_21__1_n_0 ;
  wire \m_reg[7]_i_22__1_n_0 ;
  wire \m_reg[7]_i_23__1_n_0 ;
  wire \m_reg[7]_i_24__1_n_0 ;
  wire \m_reg[7]_i_25__1_n_0 ;
  wire \m_reg[7]_i_26__1_n_0 ;
  wire \m_reg[7]_i_27__1_n_0 ;
  wire \m_reg[7]_i_2__1_n_0 ;
  wire \m_reg[7]_i_3__1_n_0 ;
  wire \m_reg[7]_i_4__1_n_0 ;
  wire \m_reg[7]_i_5__1_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire [0:0]\p_reg_reg[0]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \b_reg[7]_i_1__0 
       (.I0(E),
        .I1(\p_reg_reg[0]_0 ),
        .I2(Q[2]),
        .I3(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .I4(Q[0]),
        .I5(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .O(grp_fu_734_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_2_reg_911[63]_i_1 
       (.I0(Q[1]),
        .I1(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__1 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__1 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__1_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__1 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__1 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__1 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__1 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__1_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__1 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__1 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__1 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__1 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__1 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__1 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__1 
       (.I0(\m_reg[7]_i_21__1_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__1_n_0 ),
        .O(\m_reg[7]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__1_n_0 ),
        .I1(\m_reg[7]_i_23__1_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__1_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__1_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__1_n_0 ),
        .I1(\m_reg[7]_i_24__1_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__1 
       (.I0(\m_reg[7]_i_26__1_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__1_n_0 ),
        .O(\m_reg[7]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__1 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__1_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__1 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__1 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__1 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__1_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__1 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__1_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__1 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__1_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__1 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__1 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__1 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__1 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__1 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__1_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__1_n_0 ),
        .O(\m_reg[7]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__1_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__1_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__1_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg[3]_i_1__1_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__1_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__1_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__1_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__1_n_0 ,\m_reg[7]_i_3__1_n_0 ,\m_reg[7]_i_4__1_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__1_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__1_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__1_n_0 ,\m_reg[7]_i_14__1_n_0 ,\m_reg[7]_i_15__1_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__1_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_734_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_DSP48_0_20
   (E,
    \ap_CS_fsm_reg[14] ,
    \p_reg_reg[7]_0 ,
    Q,
    ap_block_pp0_stage15_subdone_grp0_done_reg,
    \p_reg_reg[0]_0 ,
    ap_block_pp0_stage14_subdone_grp0_done_reg,
    ap_block_pp0_stage0_subdone_grp0_done_reg,
    \b_reg_reg[7]_0 ,
    ap_clk,
    \a_reg_reg[7]_0 ,
    \p_reg_reg[7]_1 );
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output [7:0]\p_reg_reg[7]_0 ;
  input [3:0]Q;
  input ap_block_pp0_stage15_subdone_grp0_done_reg;
  input \p_reg_reg[0]_0 ;
  input ap_block_pp0_stage14_subdone_grp0_done_reg;
  input ap_block_pp0_stage0_subdone_grp0_done_reg;
  input [7:0]\b_reg_reg[7]_0 ;
  input ap_clk;
  input [7:0]\a_reg_reg[7]_0 ;
  input [7:0]\p_reg_reg[7]_1 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire \a_reg_reg_n_0_[0] ;
  wire \a_reg_reg_n_0_[1] ;
  wire \a_reg_reg_n_0_[2] ;
  wire \a_reg_reg_n_0_[3] ;
  wire \a_reg_reg_n_0_[4] ;
  wire \a_reg_reg_n_0_[5] ;
  wire \a_reg_reg_n_0_[6] ;
  wire \a_reg_reg_n_0_[7] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage14_subdone_grp0_done_reg;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg;
  wire ap_clk;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire \b_reg_reg_n_0_[0] ;
  wire \b_reg_reg_n_0_[1] ;
  wire \b_reg_reg_n_0_[2] ;
  wire \b_reg_reg_n_0_[3] ;
  wire \b_reg_reg_n_0_[4] ;
  wire \b_reg_reg_n_0_[5] ;
  wire \b_reg_reg_n_0_[6] ;
  wire \b_reg_reg_n_0_[7] ;
  wire grp_fu_727_ce;
  wire \m_reg[2]_i_2__0_n_0 ;
  wire \m_reg[2]_i_3_n_0 ;
  wire \m_reg[2]_i_4__0_n_0 ;
  wire \m_reg[2]_i_5_n_0 ;
  wire \m_reg[2]_i_6_n_0 ;
  wire \m_reg[2]_i_7_n_0 ;
  wire \m_reg[2]_i_8__0_n_0 ;
  wire \m_reg[3]_i_1__0_n_0 ;
  wire \m_reg[3]_i_3__0_n_0 ;
  wire \m_reg[3]_i_4_n_0 ;
  wire \m_reg[3]_i_5__0_n_0 ;
  wire \m_reg[3]_i_6_n_0 ;
  wire \m_reg[3]_i_7_n_0 ;
  wire \m_reg[3]_i_8_n_0 ;
  wire \m_reg[3]_i_9__0_n_0 ;
  wire \m_reg[7]_i_10__0_n_0 ;
  wire \m_reg[7]_i_12__0_n_0 ;
  wire \m_reg[7]_i_13__0_n_0 ;
  wire \m_reg[7]_i_14__0_n_0 ;
  wire \m_reg[7]_i_15__0_n_0 ;
  wire \m_reg[7]_i_16__0_n_0 ;
  wire \m_reg[7]_i_17_n_0 ;
  wire \m_reg[7]_i_18_n_0 ;
  wire \m_reg[7]_i_19_n_0 ;
  wire \m_reg[7]_i_20__0_n_0 ;
  wire \m_reg[7]_i_21__0_n_0 ;
  wire \m_reg[7]_i_22__0_n_0 ;
  wire \m_reg[7]_i_23__0_n_0 ;
  wire \m_reg[7]_i_24__0_n_0 ;
  wire \m_reg[7]_i_25__0_n_0 ;
  wire \m_reg[7]_i_26__0_n_0 ;
  wire \m_reg[7]_i_27__0_n_0 ;
  wire \m_reg[7]_i_2__0_n_0 ;
  wire \m_reg[7]_i_3__0_n_0 ;
  wire \m_reg[7]_i_4__0_n_0 ;
  wire \m_reg[7]_i_5__0_n_0 ;
  wire \m_reg[7]_i_6_n_0 ;
  wire \m_reg[7]_i_7_n_0 ;
  wire \m_reg[7]_i_8_n_0 ;
  wire \m_reg_reg[2]_i_1_n_0 ;
  wire \m_reg_reg[2]_i_1_n_1 ;
  wire \m_reg_reg[2]_i_1_n_2 ;
  wire \m_reg_reg[2]_i_1_n_3 ;
  wire \m_reg_reg[2]_i_1_n_4 ;
  wire \m_reg_reg[2]_i_1_n_5 ;
  wire \m_reg_reg[2]_i_1_n_6 ;
  wire \m_reg_reg[2]_i_1_n_7 ;
  wire \m_reg_reg[3]_i_2_n_0 ;
  wire \m_reg_reg[3]_i_2_n_1 ;
  wire \m_reg_reg[3]_i_2_n_2 ;
  wire \m_reg_reg[3]_i_2_n_3 ;
  wire \m_reg_reg[3]_i_2_n_4 ;
  wire \m_reg_reg[3]_i_2_n_5 ;
  wire \m_reg_reg[3]_i_2_n_6 ;
  wire \m_reg_reg[3]_i_2_n_7 ;
  wire \m_reg_reg[7]_i_11_n_7 ;
  wire \m_reg_reg[7]_i_1_n_1 ;
  wire \m_reg_reg[7]_i_1_n_2 ;
  wire \m_reg_reg[7]_i_1_n_3 ;
  wire \m_reg_reg[7]_i_1_n_4 ;
  wire \m_reg_reg[7]_i_1_n_5 ;
  wire \m_reg_reg[7]_i_1_n_6 ;
  wire \m_reg_reg[7]_i_1_n_7 ;
  wire \m_reg_reg[7]_i_9_n_1 ;
  wire \m_reg_reg[7]_i_9_n_2 ;
  wire \m_reg_reg[7]_i_9_n_3 ;
  wire \m_reg_reg[7]_i_9_n_4 ;
  wire \m_reg_reg[7]_i_9_n_5 ;
  wire \m_reg_reg[7]_i_9_n_6 ;
  wire \m_reg_reg[7]_i_9_n_7 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \p_reg[3]_i_2_n_0 ;
  wire \p_reg[3]_i_3_n_0 ;
  wire \p_reg[3]_i_4_n_0 ;
  wire \p_reg[3]_i_5_n_0 ;
  wire \p_reg[7]_i_2_n_0 ;
  wire \p_reg[7]_i_3_n_0 ;
  wire \p_reg[7]_i_4_n_0 ;
  wire \p_reg[7]_i_5_n_0 ;
  wire \p_reg_reg[0]_0 ;
  wire \p_reg_reg[3]_i_1_n_0 ;
  wire \p_reg_reg[3]_i_1_n_1 ;
  wire \p_reg_reg[3]_i_1_n_2 ;
  wire \p_reg_reg[3]_i_1_n_3 ;
  wire \p_reg_reg[3]_i_1_n_4 ;
  wire \p_reg_reg[3]_i_1_n_5 ;
  wire \p_reg_reg[3]_i_1_n_6 ;
  wire \p_reg_reg[3]_i_1_n_7 ;
  wire [7:0]\p_reg_reg[7]_0 ;
  wire [7:0]\p_reg_reg[7]_1 ;
  wire \p_reg_reg[7]_i_1_n_1 ;
  wire \p_reg_reg[7]_i_1_n_2 ;
  wire \p_reg_reg[7]_i_1_n_3 ;
  wire \p_reg_reg[7]_i_1_n_4 ;
  wire \p_reg_reg[7]_i_1_n_5 ;
  wire \p_reg_reg[7]_i_1_n_6 ;
  wire \p_reg_reg[7]_i_1_n_7 ;
  wire [3:3]\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED ;
  wire [3:1]\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED ;
  wire [3:3]\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED ;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(\a_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(\a_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(\a_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(\a_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(\a_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(\a_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(\a_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(\a_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_18_reg_1026[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \b_reg[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .I2(E),
        .I3(Q[1]),
        .I4(\p_reg_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[14] ),
        .O(grp_fu_727_ce));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [0]),
        .Q(\b_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [1]),
        .Q(\b_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [2]),
        .Q(\b_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [3]),
        .Q(\b_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [4]),
        .Q(\b_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [5]),
        .Q(\b_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [6]),
        .Q(\b_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\b_reg_reg[7]_0 [7]),
        .Q(\b_reg_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_2__0 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_3 
       (.I0(\b_reg_reg_n_0_[1] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_4__0 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[2]_i_5 
       (.I0(\m_reg[2]_i_2__0_n_0 ),
        .I1(\b_reg_reg_n_0_[1] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[2]_i_6 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[2]_i_7 
       (.I0(\b_reg_reg_n_0_[0] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[2]_i_8__0 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .O(\m_reg[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[3]_i_1__0 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .O(\m_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_3__0 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_4 
       (.I0(\b_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[5] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_5__0 
       (.I0(\a_reg_reg_n_0_[1] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \m_reg[3]_i_6 
       (.I0(\m_reg[3]_i_3__0_n_0 ),
        .I1(\b_reg_reg_n_0_[4] ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .O(\m_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[3]_i_7 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[5] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[3] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \m_reg[3]_i_8 
       (.I0(\b_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[3]_i_9__0 
       (.I0(\a_reg_reg_n_0_[0] ),
        .I1(\b_reg_reg_n_0_[3] ),
        .O(\m_reg[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1771E8878887888)) 
    \m_reg[7]_i_10__0 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\b_reg_reg_n_0_[7] ),
        .I5(\a_reg_reg_n_0_[0] ),
        .O(\m_reg[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h1E888777E1778777)) 
    \m_reg[7]_i_12__0 
       (.I0(\m_reg_reg[7]_i_9_n_5 ),
        .I1(\m_reg_reg[3]_i_2_n_4 ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\a_reg_reg_n_0_[0] ),
        .I5(\b_reg_reg_n_0_[7] ),
        .O(\m_reg[7]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \m_reg[7]_i_13__0 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_14__0 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \m_reg[7]_i_15__0 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\a_reg_reg_n_0_[2] ),
        .I3(\b_reg_reg_n_0_[2] ),
        .I4(\a_reg_reg_n_0_[1] ),
        .I5(\b_reg_reg_n_0_[1] ),
        .O(\m_reg[7]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_16__0 
       (.I0(\m_reg[7]_i_21__0_n_0 ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\m_reg[7]_i_22__0_n_0 ),
        .O(\m_reg[7]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \m_reg[7]_i_17 
       (.I0(\m_reg[7]_i_13__0_n_0 ),
        .I1(\m_reg[7]_i_23__0_n_0 ),
        .O(\m_reg[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    \m_reg[7]_i_18 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\m_reg[7]_i_24__0_n_0 ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[0] ),
        .I4(\a_reg_reg_n_0_[4] ),
        .I5(\m_reg[7]_i_25__0_n_0 ),
        .O(\m_reg[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \m_reg[7]_i_19 
       (.I0(\m_reg[7]_i_15__0_n_0 ),
        .I1(\m_reg[7]_i_24__0_n_0 ),
        .I2(\a_reg_reg_n_0_[3] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\b_reg_reg_n_0_[0] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_reg[7]_i_20__0 
       (.I0(\m_reg[7]_i_26__0_n_0 ),
        .I1(\b_reg_reg_n_0_[3] ),
        .I2(\m_reg[7]_i_27__0_n_0 ),
        .O(\m_reg[7]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'h95A565A559999555)) 
    \m_reg[7]_i_21__0 
       (.I0(\a_reg_reg_n_0_[7] ),
        .I1(\a_reg_reg_n_0_[6] ),
        .I2(\b_reg_reg_n_0_[2] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[1] ),
        .I5(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'h593355FF)) 
    \m_reg[7]_i_22__0 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[2] ),
        .I2(\a_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[1] ),
        .I4(\a_reg_reg_n_0_[5] ),
        .O(\m_reg[7]_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_23__0 
       (.I0(\a_reg_reg_n_0_[6] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[5] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[4] ),
        .O(\m_reg[7]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_24__0 
       (.I0(\b_reg_reg_n_0_[2] ),
        .I1(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \m_reg[7]_i_25__0 
       (.I0(\a_reg_reg_n_0_[5] ),
        .I1(\b_reg_reg_n_0_[0] ),
        .I2(\b_reg_reg_n_0_[1] ),
        .I3(\a_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[2] ),
        .I5(\a_reg_reg_n_0_[3] ),
        .O(\m_reg[7]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'h6595AAAAA66A66AA)) 
    \m_reg[7]_i_26__0 
       (.I0(\a_reg_reg_n_0_[4] ),
        .I1(\a_reg_reg_n_0_[3] ),
        .I2(\a_reg_reg_n_0_[1] ),
        .I3(\b_reg_reg_n_0_[4] ),
        .I4(\b_reg_reg_n_0_[5] ),
        .I5(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'h9FA0A0A0)) 
    \m_reg[7]_i_27__0 
       (.I0(\a_reg_reg_n_0_[3] ),
        .I1(\a_reg_reg_n_0_[1] ),
        .I2(\b_reg_reg_n_0_[4] ),
        .I3(\b_reg_reg_n_0_[5] ),
        .I4(\a_reg_reg_n_0_[2] ),
        .O(\m_reg[7]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_2__0 
       (.I0(\m_reg_reg[3]_i_2_n_5 ),
        .I1(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_3__0 
       (.I0(\m_reg_reg[3]_i_2_n_6 ),
        .I1(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[7]_i_4__0 
       (.I0(\m_reg_reg[3]_i_2_n_7 ),
        .I1(\m_reg_reg[2]_i_1_n_4 ),
        .O(\m_reg[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hED48)) 
    \m_reg[7]_i_5__0 
       (.I0(\m_reg_reg[7]_i_9_n_4 ),
        .I1(\m_reg[7]_i_10__0_n_0 ),
        .I2(\m_reg_reg[7]_i_11_n_7 ),
        .I3(\m_reg[7]_i_12__0_n_0 ),
        .O(\m_reg[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    \m_reg[7]_i_6 
       (.I0(\m_reg_reg[7]_i_9_n_6 ),
        .I1(\m_reg_reg[3]_i_2_n_5 ),
        .I2(\a_reg_reg_n_0_[0] ),
        .I3(\b_reg_reg_n_0_[6] ),
        .I4(\m_reg_reg[3]_i_2_n_4 ),
        .I5(\m_reg_reg[7]_i_9_n_5 ),
        .O(\m_reg[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_7 
       (.I0(\m_reg_reg[7]_i_9_n_7 ),
        .I1(\m_reg_reg[3]_i_2_n_6 ),
        .I2(\m_reg_reg[3]_i_2_n_5 ),
        .I3(\m_reg_reg[7]_i_9_n_6 ),
        .O(\m_reg[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \m_reg[7]_i_8 
       (.I0(\m_reg_reg[2]_i_1_n_4 ),
        .I1(\m_reg_reg[3]_i_2_n_7 ),
        .I2(\m_reg_reg[3]_i_2_n_6 ),
        .I3(\m_reg_reg[7]_i_9_n_7 ),
        .O(\m_reg[7]_i_8_n_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[2]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[2]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[2]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\m_reg_reg[2]_i_1_n_0 ,\m_reg_reg[2]_i_1_n_1 ,\m_reg_reg[2]_i_1_n_2 ,\m_reg_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[2]_i_2__0_n_0 ,\m_reg[2]_i_3_n_0 ,\m_reg[2]_i_4__0_n_0 ,1'b0}),
        .O({\m_reg_reg[2]_i_1_n_4 ,\m_reg_reg[2]_i_1_n_5 ,\m_reg_reg[2]_i_1_n_6 ,\m_reg_reg[2]_i_1_n_7 }),
        .S({\m_reg[2]_i_5_n_0 ,\m_reg[2]_i_6_n_0 ,\m_reg[2]_i_7_n_0 ,\m_reg[2]_i_8__0_n_0 }));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg[3]_i_1__0_n_0 ),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\m_reg_reg[3]_i_2_n_0 ,\m_reg_reg[3]_i_2_n_1 ,\m_reg_reg[3]_i_2_n_2 ,\m_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg[3]_i_3__0_n_0 ,\m_reg[3]_i_4_n_0 ,\m_reg[3]_i_5__0_n_0 ,1'b0}),
        .O({\m_reg_reg[3]_i_2_n_4 ,\m_reg_reg[3]_i_2_n_5 ,\m_reg_reg[3]_i_2_n_6 ,\m_reg_reg[3]_i_2_n_7 }),
        .S({\m_reg[3]_i_6_n_0 ,\m_reg[3]_i_7_n_0 ,\m_reg[3]_i_8_n_0 ,\m_reg[3]_i_9__0_n_0 }));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[7]_i_1_n_7 ),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[7]_i_1_n_6 ),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[7]_i_1_n_5 ),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\m_reg_reg[7]_i_1_n_4 ),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_m_reg_reg[7]_i_1_CO_UNCONNECTED [3],\m_reg_reg[7]_i_1_n_1 ,\m_reg_reg[7]_i_1_n_2 ,\m_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_2__0_n_0 ,\m_reg[7]_i_3__0_n_0 ,\m_reg[7]_i_4__0_n_0 }),
        .O({\m_reg_reg[7]_i_1_n_4 ,\m_reg_reg[7]_i_1_n_5 ,\m_reg_reg[7]_i_1_n_6 ,\m_reg_reg[7]_i_1_n_7 }),
        .S({\m_reg[7]_i_5__0_n_0 ,\m_reg[7]_i_6_n_0 ,\m_reg[7]_i_7_n_0 ,\m_reg[7]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_11 
       (.CI(\m_reg_reg[3]_i_2_n_0 ),
        .CO(\NLW_m_reg_reg[7]_i_11_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m_reg_reg[7]_i_11_O_UNCONNECTED [3:1],\m_reg_reg[7]_i_11_n_7 }),
        .S({1'b0,1'b0,1'b0,\m_reg[7]_i_20__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 8x8}}" *) 
  CARRY4 \m_reg_reg[7]_i_9 
       (.CI(\m_reg_reg[2]_i_1_n_0 ),
        .CO({\NLW_m_reg_reg[7]_i_9_CO_UNCONNECTED [3],\m_reg_reg[7]_i_9_n_1 ,\m_reg_reg[7]_i_9_n_2 ,\m_reg_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg[7]_i_13__0_n_0 ,\m_reg[7]_i_14__0_n_0 ,\m_reg[7]_i_15__0_n_0 }),
        .O({\m_reg_reg[7]_i_9_n_4 ,\m_reg_reg[7]_i_9_n_5 ,\m_reg_reg[7]_i_9_n_6 ,\m_reg_reg[7]_i_9_n_7 }),
        .S({\m_reg[7]_i_16__0_n_0 ,\m_reg[7]_i_17_n_0 ,\m_reg[7]_i_18_n_0 ,\m_reg[7]_i_19_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_11_reg_1016[7]_i_1 
       (.I0(Q[2]),
        .I1(ap_block_pp0_stage14_subdone_grp0_done_reg),
        .O(\ap_CS_fsm_reg[14] ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_2 
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(\p_reg_reg[7]_1 [3]),
        .O(\p_reg[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_3 
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(\p_reg_reg[7]_1 [2]),
        .O(\p_reg[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_4 
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(\p_reg_reg[7]_1 [1]),
        .O(\p_reg[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[3]_i_5 
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[7]_1 [0]),
        .O(\p_reg[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_2 
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[7]_1 [7]),
        .O(\p_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_3 
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[7]_1 [6]),
        .O(\p_reg[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_4 
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[7]_1 [5]),
        .O(\p_reg[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_reg[7]_i_5 
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(\p_reg_reg[7]_1 [4]),
        .O(\p_reg[7]_i_5_n_0 ));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[3]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[3]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[3]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[3]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_reg_reg[3]_i_1_n_0 ,\p_reg_reg[3]_i_1_n_1 ,\p_reg_reg[3]_i_1_n_2 ,\p_reg_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({\p_reg_reg[3]_i_1_n_4 ,\p_reg_reg[3]_i_1_n_5 ,\p_reg_reg[3]_i_1_n_6 ,\p_reg_reg[3]_i_1_n_7 }),
        .S({\p_reg[3]_i_2_n_0 ,\p_reg[3]_i_3_n_0 ,\p_reg[3]_i_4_n_0 ,\p_reg[3]_i_5_n_0 }));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[7]_i_1_n_7 ),
        .Q(\p_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[7]_i_1_n_6 ),
        .Q(\p_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[7]_i_1_n_5 ),
        .Q(\p_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_727_ce),
        .D(\p_reg_reg[7]_i_1_n_4 ),
        .Q(\p_reg_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_reg_reg[7]_i_1 
       (.CI(\p_reg_reg[3]_i_1_n_0 ),
        .CO({\NLW_p_reg_reg[7]_i_1_CO_UNCONNECTED [3],\p_reg_reg[7]_i_1_n_1 ,\p_reg_reg[7]_i_1_n_2 ,\p_reg_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({\p_reg_reg[7]_i_1_n_4 ,\p_reg_reg[7]_i_1_n_5 ,\p_reg_reg[7]_i_1_n_6 ,\p_reg_reg[7]_i_1_n_7 }),
        .S({\p_reg[7]_i_2_n_0 ,\p_reg[7]_i_3_n_0 ,\p_reg[7]_i_4_n_0 ,\p_reg[7]_i_5_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__1_0,
    Q,
    tmp_product__34_carry_i_4__1_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__1_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__1_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1_n_0;
  wire tmp_product__0_carry_i_2_n_0;
  wire tmp_product__0_carry_i_3_n_0;
  wire tmp_product__0_carry_i_4_n_0;
  wire tmp_product__0_carry_i_5_n_0;
  wire tmp_product__0_carry_i_6_n_0;
  wire tmp_product__0_carry_i_7_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1_n_0;
  wire tmp_product__22_carry_i_2_n_0;
  wire tmp_product__22_carry_i_3_n_0;
  wire tmp_product__22_carry_i_4_n_0;
  wire tmp_product__22_carry_i_5_n_0;
  wire tmp_product__22_carry_i_6_n_0;
  wire tmp_product__22_carry_i_7_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1_n_0;
  wire tmp_product__34_carry_i_2_n_0;
  wire tmp_product__34_carry_i_3_n_0;
  wire [0:0]tmp_product__34_carry_i_4__1_0;
  wire [7:0]tmp_product__34_carry_i_4__1_1;
  wire tmp_product__34_carry_i_4__1_n_0;
  wire tmp_product__34_carry_i_5_n_0;
  wire tmp_product__34_carry_i_6_n_0;
  wire tmp_product__34_carry_i_7_n_0;
  wire tmp_product__34_carry_i_8__1_n_0;
  wire tmp_product__34_carry_i_9__1_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_15_reg_1001[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1_n_0,tmp_product__0_carry_i_2_n_0,tmp_product__0_carry_i_3_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4_n_0,tmp_product__0_carry_i_5_n_0,tmp_product__0_carry_i_6_n_0,tmp_product__0_carry_i_7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__1_1[0]),
        .I2(tmp_product__34_carry_i_4__1_1[2]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__1_1[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__1_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__1_1[2]),
        .O(tmp_product__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__1_1[0]),
        .O(tmp_product__0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4
       (.I0(tmp_product__0_carry_i_1_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__1_1[1]),
        .I3(tmp_product__34_carry_i_4__1_1[2]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5
       (.I0(tmp_product__34_carry_i_4__1_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__1_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__1_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6
       (.I0(tmp_product__34_carry_i_4__1_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__1_1[1]),
        .O(tmp_product__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7
       (.I0(tmp_product__34_carry_i_4__1_1[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1_n_0,tmp_product__22_carry_i_2_n_0,tmp_product__22_carry_i_3_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4_n_0,tmp_product__22_carry_i_5_n_0,tmp_product__22_carry_i_6_n_0,tmp_product__22_carry_i_7_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__1_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__1_1[3]),
        .I2(Q[2]),
        .I3(tmp_product__34_carry_i_4__1_1[4]),
        .I4(tmp_product__34_carry_i_4__1_1[5]),
        .I5(Q[1]),
        .O(tmp_product__22_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2
       (.I0(tmp_product__34_carry_i_4__1_1[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__1_1[5]),
        .O(tmp_product__22_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__1_1[3]),
        .O(tmp_product__22_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4
       (.I0(tmp_product__22_carry_i_1_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__1_1[5]),
        .I4(tmp_product__34_carry_i_4__1_1[4]),
        .O(tmp_product__22_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5
       (.I0(tmp_product__34_carry_i_4__1_1[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__1_1[4]),
        .I4(tmp_product__34_carry_i_4__1_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6
       (.I0(tmp_product__34_carry_i_4__1_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__1_1[4]),
        .O(tmp_product__22_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7
       (.I0(tmp_product__34_carry_i_4__1_1[3]),
        .I1(Q[0]),
        .O(tmp_product__22_carry_i_7_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1_n_0,tmp_product__34_carry_i_2_n_0,tmp_product__34_carry_i_3_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__1_n_0,tmp_product__34_carry_i_5_n_0,tmp_product__34_carry_i_6_n_0,tmp_product__34_carry_i_7_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__1
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__1_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__1_n_0),
        .O(tmp_product__34_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(tmp_product__34_carry_i_4__1_1[6]),
        .I3(Q[0]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__1
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__1_1[7]),
        .I3(Q[0]),
        .I4(tmp_product__34_carry_i_4__1_1[6]),
        .I5(Q[1]),
        .O(tmp_product__34_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__1
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__1_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(tmp_product__34_carry_i_4__1_1[6]),
        .O(tmp_product__34_carry_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_10
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__0_0,
    Q,
    tmp_product__34_carry_i_4__0_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__0_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__0_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__2_n_0;
  wire tmp_product__0_carry_i_2__2_n_0;
  wire tmp_product__0_carry_i_3__2_n_0;
  wire tmp_product__0_carry_i_4__2_n_0;
  wire tmp_product__0_carry_i_5__2_n_0;
  wire tmp_product__0_carry_i_6__2_n_0;
  wire tmp_product__0_carry_i_7__2_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__2_n_0;
  wire tmp_product__22_carry_i_2__2_n_0;
  wire tmp_product__22_carry_i_3__2_n_0;
  wire tmp_product__22_carry_i_4__2_n_0;
  wire tmp_product__22_carry_i_5__2_n_0;
  wire tmp_product__22_carry_i_6__2_n_0;
  wire tmp_product__22_carry_i_7__2_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__2_n_0;
  wire tmp_product__34_carry_i_2__2_n_0;
  wire tmp_product__34_carry_i_3__2_n_0;
  wire [0:0]tmp_product__34_carry_i_4__0_0;
  wire [7:0]tmp_product__34_carry_i_4__0_1;
  wire tmp_product__34_carry_i_4__0_n_0;
  wire tmp_product__34_carry_i_5__2_n_0;
  wire tmp_product__34_carry_i_6__2_n_0;
  wire tmp_product__34_carry_i_7__2_n_0;
  wire tmp_product__34_carry_i_8__0_n_0;
  wire tmp_product__34_carry_i_9__0_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_7_reg_1031[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__2_n_0,tmp_product__0_carry_i_2__2_n_0,tmp_product__0_carry_i_3__2_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__2_n_0,tmp_product__0_carry_i_5__2_n_0,tmp_product__0_carry_i_6__2_n_0,tmp_product__0_carry_i_7__2_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__2
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__0_1[0]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__0_1[2]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__0_1[1]),
        .O(tmp_product__0_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__2
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__0_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__0_1[2]),
        .O(tmp_product__0_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__2
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__0_1[0]),
        .O(tmp_product__0_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__2
       (.I0(tmp_product__0_carry_i_1__2_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__0_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__0_1[2]),
        .O(tmp_product__0_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__2
       (.I0(tmp_product__34_carry_i_4__0_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__0_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__0_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__2
       (.I0(tmp_product__34_carry_i_4__0_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__0_1[1]),
        .O(tmp_product__0_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__2
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__0_1[0]),
        .O(tmp_product__0_carry_i_7__2_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__2_n_0,tmp_product__22_carry_i_2__2_n_0,tmp_product__22_carry_i_3__2_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__2_n_0,tmp_product__22_carry_i_5__2_n_0,tmp_product__22_carry_i_6__2_n_0,tmp_product__22_carry_i_7__2_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__0_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__2
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__0_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__0_1[5]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__0_1[4]),
        .O(tmp_product__22_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__2
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__0_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__0_1[5]),
        .O(tmp_product__22_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__2
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__0_1[3]),
        .O(tmp_product__22_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__2
       (.I0(tmp_product__22_carry_i_1__2_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__0_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__0_1[5]),
        .O(tmp_product__22_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__2
       (.I0(tmp_product__34_carry_i_4__0_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__0_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__0_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__2
       (.I0(tmp_product__34_carry_i_4__0_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__0_1[4]),
        .O(tmp_product__22_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__2
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__0_1[3]),
        .O(tmp_product__22_carry_i_7__2_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__2_n_0,tmp_product__34_carry_i_2__2_n_0,tmp_product__34_carry_i_3__2_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__0_n_0,tmp_product__34_carry_i_5__2_n_0,tmp_product__34_carry_i_6__2_n_0,tmp_product__34_carry_i_7__2_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__2
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__2
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__2
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__0
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__0_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__0_n_0),
        .O(tmp_product__34_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__2
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__0_1[6]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__2
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__2
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__0
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__0_1[6]),
        .I4(Q[0]),
        .I5(tmp_product__34_carry_i_4__0_1[7]),
        .O(tmp_product__34_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__0
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__0_1[6]),
        .I4(tmp_product__34_carry_i_4__0_1[7]),
        .I5(Q[0]),
        .O(tmp_product__34_carry_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_11
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__6_0,
    Q,
    tmp_product__34_carry_i_4__6_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__6_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__6_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__5_n_0;
  wire tmp_product__0_carry_i_2__5_n_0;
  wire tmp_product__0_carry_i_3__5_n_0;
  wire tmp_product__0_carry_i_4__5_n_0;
  wire tmp_product__0_carry_i_5__5_n_0;
  wire tmp_product__0_carry_i_6__5_n_0;
  wire tmp_product__0_carry_i_7__5_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__5_n_0;
  wire tmp_product__22_carry_i_2__5_n_0;
  wire tmp_product__22_carry_i_3__5_n_0;
  wire tmp_product__22_carry_i_4__5_n_0;
  wire tmp_product__22_carry_i_5__5_n_0;
  wire tmp_product__22_carry_i_6__5_n_0;
  wire tmp_product__22_carry_i_7__5_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__5_n_0;
  wire tmp_product__34_carry_i_2__5_n_0;
  wire tmp_product__34_carry_i_3__5_n_0;
  wire [0:0]tmp_product__34_carry_i_4__6_0;
  wire [7:0]tmp_product__34_carry_i_4__6_1;
  wire tmp_product__34_carry_i_4__6_n_0;
  wire tmp_product__34_carry_i_5__5_n_0;
  wire tmp_product__34_carry_i_6__5_n_0;
  wire tmp_product__34_carry_i_7__5_n_0;
  wire tmp_product__34_carry_i_8__6_n_0;
  wire tmp_product__34_carry_i_9__6_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_5_reg_1041[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__5_n_0,tmp_product__0_carry_i_2__5_n_0,tmp_product__0_carry_i_3__5_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__5_n_0,tmp_product__0_carry_i_5__5_n_0,tmp_product__0_carry_i_6__5_n_0,tmp_product__0_carry_i_7__5_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__5
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__6_1[0]),
        .I2(tmp_product__34_carry_i_4__6_1[2]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__6_1[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__5
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__6_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__6_1[2]),
        .O(tmp_product__0_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__5
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__6_1[0]),
        .O(tmp_product__0_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__5
       (.I0(tmp_product__0_carry_i_1__5_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__6_1[2]),
        .I3(tmp_product__34_carry_i_4__6_1[1]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__5
       (.I0(tmp_product__34_carry_i_4__6_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__6_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__6_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__5
       (.I0(tmp_product__34_carry_i_4__6_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__6_1[1]),
        .O(tmp_product__0_carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__5
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__6_1[0]),
        .O(tmp_product__0_carry_i_7__5_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__5_n_0,tmp_product__22_carry_i_2__5_n_0,tmp_product__22_carry_i_3__5_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__5_n_0,tmp_product__22_carry_i_5__5_n_0,tmp_product__22_carry_i_6__5_n_0,tmp_product__22_carry_i_7__5_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__6_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__5
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__6_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__6_1[5]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__6_1[4]),
        .O(tmp_product__22_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__5
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__6_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__6_1[5]),
        .O(tmp_product__22_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__5
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__6_1[3]),
        .O(tmp_product__22_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__5
       (.I0(tmp_product__22_carry_i_1__5_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__6_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__6_1[5]),
        .O(tmp_product__22_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__5
       (.I0(tmp_product__34_carry_i_4__6_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__6_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__6_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__5
       (.I0(tmp_product__34_carry_i_4__6_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__6_1[4]),
        .O(tmp_product__22_carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__5
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__6_1[3]),
        .O(tmp_product__22_carry_i_7__5_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__5_n_0,tmp_product__34_carry_i_2__5_n_0,tmp_product__34_carry_i_3__5_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__6_n_0,tmp_product__34_carry_i_5__5_n_0,tmp_product__34_carry_i_6__5_n_0,tmp_product__34_carry_i_7__5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__5
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__5
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__5
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__6
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__6_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__6_n_0),
        .O(tmp_product__34_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__5
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(tmp_product__34_carry_i_4__6_1[6]),
        .I3(Q[0]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__5
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__5
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__5_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__6
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__6_1[7]),
        .I3(Q[0]),
        .I4(tmp_product__34_carry_i_4__6_1[6]),
        .I5(Q[1]),
        .O(tmp_product__34_carry_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__6
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__6_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(tmp_product__34_carry_i_4__6_1[6]),
        .O(tmp_product__34_carry_i_9__6_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_12
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4_0,
    Q,
    tmp_product__34_carry_i_4_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__3_n_0;
  wire tmp_product__0_carry_i_2__3_n_0;
  wire tmp_product__0_carry_i_3__3_n_0;
  wire tmp_product__0_carry_i_4__3_n_0;
  wire tmp_product__0_carry_i_5__3_n_0;
  wire tmp_product__0_carry_i_6__3_n_0;
  wire tmp_product__0_carry_i_7__3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__3_n_0;
  wire tmp_product__22_carry_i_2__3_n_0;
  wire tmp_product__22_carry_i_3__3_n_0;
  wire tmp_product__22_carry_i_4__3_n_0;
  wire tmp_product__22_carry_i_5__3_n_0;
  wire tmp_product__22_carry_i_6__3_n_0;
  wire tmp_product__22_carry_i_7__3_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__3_n_0;
  wire tmp_product__34_carry_i_2__3_n_0;
  wire tmp_product__34_carry_i_3__3_n_0;
  wire [0:0]tmp_product__34_carry_i_4_0;
  wire [7:0]tmp_product__34_carry_i_4_1;
  wire tmp_product__34_carry_i_4_n_0;
  wire tmp_product__34_carry_i_5__3_n_0;
  wire tmp_product__34_carry_i_6__3_n_0;
  wire tmp_product__34_carry_i_7__3_n_0;
  wire tmp_product__34_carry_i_8_n_0;
  wire tmp_product__34_carry_i_9_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_3_reg_1051[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__3_n_0,tmp_product__0_carry_i_2__3_n_0,tmp_product__0_carry_i_3__3_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__3_n_0,tmp_product__0_carry_i_5__3_n_0,tmp_product__0_carry_i_6__3_n_0,tmp_product__0_carry_i_7__3_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__3
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4_1[0]),
        .I2(tmp_product__34_carry_i_4_1[2]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4_1[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4_1[2]),
        .O(tmp_product__0_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4_1[0]),
        .O(tmp_product__0_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__3
       (.I0(tmp_product__0_carry_i_1__3_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4_1[2]),
        .I3(tmp_product__34_carry_i_4_1[1]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__3
       (.I0(tmp_product__34_carry_i_4_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__3
       (.I0(tmp_product__34_carry_i_4_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4_1[1]),
        .O(tmp_product__0_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__3
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4_1[0]),
        .O(tmp_product__0_carry_i_7__3_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__3_n_0,tmp_product__22_carry_i_2__3_n_0,tmp_product__22_carry_i_3__3_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__3_n_0,tmp_product__22_carry_i_5__3_n_0,tmp_product__22_carry_i_6__3_n_0,tmp_product__22_carry_i_7__3_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__3
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4_1[5]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4_1[4]),
        .O(tmp_product__22_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4_1[5]),
        .O(tmp_product__22_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__3
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4_1[3]),
        .O(tmp_product__22_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__3
       (.I0(tmp_product__22_carry_i_1__3_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4_1[5]),
        .O(tmp_product__22_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__3
       (.I0(tmp_product__34_carry_i_4_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__3
       (.I0(tmp_product__34_carry_i_4_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4_1[4]),
        .O(tmp_product__22_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__3
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4_1[3]),
        .O(tmp_product__22_carry_i_7__3_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__3_n_0,tmp_product__34_carry_i_2__3_n_0,tmp_product__34_carry_i_3__3_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4_n_0,tmp_product__34_carry_i_5__3_n_0,tmp_product__34_carry_i_6__3_n_0,tmp_product__34_carry_i_7__3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__3
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__3
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__3
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9_n_0),
        .O(tmp_product__34_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__3
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4_1[6]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__3
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__3
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__3_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4_1[6]),
        .I4(Q[0]),
        .I5(tmp_product__34_carry_i_4_1[7]),
        .O(tmp_product__34_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4_1[6]),
        .I4(tmp_product__34_carry_i_4_1[7]),
        .I5(Q[0]),
        .O(tmp_product__34_carry_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_13
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__4_0,
    Q,
    tmp_product__34_carry_i_4__4_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__4_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__4_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__6_n_0;
  wire tmp_product__0_carry_i_2__6_n_0;
  wire tmp_product__0_carry_i_3__6_n_0;
  wire tmp_product__0_carry_i_4__6_n_0;
  wire tmp_product__0_carry_i_5__6_n_0;
  wire tmp_product__0_carry_i_6__6_n_0;
  wire tmp_product__0_carry_i_7__6_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__6_n_0;
  wire tmp_product__22_carry_i_2__6_n_0;
  wire tmp_product__22_carry_i_3__6_n_0;
  wire tmp_product__22_carry_i_4__6_n_0;
  wire tmp_product__22_carry_i_5__6_n_0;
  wire tmp_product__22_carry_i_6__6_n_0;
  wire tmp_product__22_carry_i_7__6_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__6_n_0;
  wire tmp_product__34_carry_i_2__6_n_0;
  wire tmp_product__34_carry_i_3__6_n_0;
  wire [0:0]tmp_product__34_carry_i_4__4_0;
  wire [7:0]tmp_product__34_carry_i_4__4_1;
  wire tmp_product__34_carry_i_4__4_n_0;
  wire tmp_product__34_carry_i_5__6_n_0;
  wire tmp_product__34_carry_i_6__6_n_0;
  wire tmp_product__34_carry_i_7__6_n_0;
  wire tmp_product__34_carry_i_8__4_n_0;
  wire tmp_product__34_carry_i_9__4_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_1_reg_1066[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__6_n_0,tmp_product__0_carry_i_2__6_n_0,tmp_product__0_carry_i_3__6_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__6_n_0,tmp_product__0_carry_i_5__6_n_0,tmp_product__0_carry_i_6__6_n_0,tmp_product__0_carry_i_7__6_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__6
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__4_1[0]),
        .I2(tmp_product__34_carry_i_4__4_1[2]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__4_1[1]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__6
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__4_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__4_1[2]),
        .O(tmp_product__0_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__6
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__4_1[0]),
        .O(tmp_product__0_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__6
       (.I0(tmp_product__0_carry_i_1__6_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__4_1[2]),
        .I3(tmp_product__34_carry_i_4__4_1[1]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__6
       (.I0(tmp_product__34_carry_i_4__4_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__4_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__4_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__6
       (.I0(tmp_product__34_carry_i_4__4_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__4_1[1]),
        .O(tmp_product__0_carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__6
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__4_1[0]),
        .O(tmp_product__0_carry_i_7__6_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__6_n_0,tmp_product__22_carry_i_2__6_n_0,tmp_product__22_carry_i_3__6_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__6_n_0,tmp_product__22_carry_i_5__6_n_0,tmp_product__22_carry_i_6__6_n_0,tmp_product__22_carry_i_7__6_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__4_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__6
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__4_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__4_1[5]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__4_1[4]),
        .O(tmp_product__22_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__6
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__4_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__4_1[5]),
        .O(tmp_product__22_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__6
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__4_1[3]),
        .O(tmp_product__22_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__6
       (.I0(tmp_product__22_carry_i_1__6_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__4_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__4_1[5]),
        .O(tmp_product__22_carry_i_4__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__6
       (.I0(tmp_product__34_carry_i_4__4_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__4_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__4_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__6
       (.I0(tmp_product__34_carry_i_4__4_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__4_1[4]),
        .O(tmp_product__22_carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__6
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__4_1[3]),
        .O(tmp_product__22_carry_i_7__6_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__6_n_0,tmp_product__34_carry_i_2__6_n_0,tmp_product__34_carry_i_3__6_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__4_n_0,tmp_product__34_carry_i_5__6_n_0,tmp_product__34_carry_i_6__6_n_0,tmp_product__34_carry_i_7__6_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__6
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__6
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__6
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__4
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__4_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__4_n_0),
        .O(tmp_product__34_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__6
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__4_1[6]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__6
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__6
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__6_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__4
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__4_1[6]),
        .I4(Q[0]),
        .I5(tmp_product__34_carry_i_4__4_1[7]),
        .O(tmp_product__34_carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__4
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__4_1[6]),
        .I4(tmp_product__34_carry_i_4__4_1[7]),
        .I5(Q[0]),
        .O(tmp_product__34_carry_i_9__4_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_7
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__2_0,
    Q,
    tmp_product__34_carry_i_4__2_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__2_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__2_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__0_n_0;
  wire tmp_product__0_carry_i_2__0_n_0;
  wire tmp_product__0_carry_i_3__0_n_0;
  wire tmp_product__0_carry_i_4__0_n_0;
  wire tmp_product__0_carry_i_5__0_n_0;
  wire tmp_product__0_carry_i_6__0_n_0;
  wire tmp_product__0_carry_i_7__0_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__0_n_0;
  wire tmp_product__22_carry_i_2__0_n_0;
  wire tmp_product__22_carry_i_3__0_n_0;
  wire tmp_product__22_carry_i_4__0_n_0;
  wire tmp_product__22_carry_i_5__0_n_0;
  wire tmp_product__22_carry_i_6__0_n_0;
  wire tmp_product__22_carry_i_7__0_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__0_n_0;
  wire tmp_product__34_carry_i_2__0_n_0;
  wire tmp_product__34_carry_i_3__0_n_0;
  wire [0:0]tmp_product__34_carry_i_4__2_0;
  wire [7:0]tmp_product__34_carry_i_4__2_1;
  wire tmp_product__34_carry_i_4__2_n_0;
  wire tmp_product__34_carry_i_5__0_n_0;
  wire tmp_product__34_carry_i_6__0_n_0;
  wire tmp_product__34_carry_i_7__0_n_0;
  wire tmp_product__34_carry_i_8__2_n_0;
  wire tmp_product__34_carry_i_9__2_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_13_reg_1006[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__0_n_0,tmp_product__0_carry_i_2__0_n_0,tmp_product__0_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__0_n_0,tmp_product__0_carry_i_5__0_n_0,tmp_product__0_carry_i_6__0_n_0,tmp_product__0_carry_i_7__0_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__0
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__2_1[0]),
        .I2(tmp_product__34_carry_i_4__2_1[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__2_1[1]),
        .O(tmp_product__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__0
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__2_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__2_1[2]),
        .O(tmp_product__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__0
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__2_1[0]),
        .O(tmp_product__0_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__0
       (.I0(tmp_product__0_carry_i_1__0_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__2_1[2]),
        .I3(tmp_product__34_carry_i_4__2_1[1]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__0
       (.I0(tmp_product__34_carry_i_4__2_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__2_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__2_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__0
       (.I0(tmp_product__34_carry_i_4__2_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__2_1[1]),
        .O(tmp_product__0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__0
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__2_1[0]),
        .O(tmp_product__0_carry_i_7__0_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__0_n_0,tmp_product__22_carry_i_2__0_n_0,tmp_product__22_carry_i_3__0_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__0_n_0,tmp_product__22_carry_i_5__0_n_0,tmp_product__22_carry_i_6__0_n_0,tmp_product__22_carry_i_7__0_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__2_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__0
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__2_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__2_1[5]),
        .I4(tmp_product__34_carry_i_4__2_1[4]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__0
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__2_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__2_1[5]),
        .O(tmp_product__22_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__0
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__2_1[3]),
        .O(tmp_product__22_carry_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__0
       (.I0(tmp_product__22_carry_i_1__0_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__2_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__2_1[5]),
        .O(tmp_product__22_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__0
       (.I0(tmp_product__34_carry_i_4__2_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__2_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__2_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__0
       (.I0(tmp_product__34_carry_i_4__2_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__2_1[4]),
        .O(tmp_product__22_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__0
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__2_1[3]),
        .O(tmp_product__22_carry_i_7__0_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__0_n_0,tmp_product__34_carry_i_2__0_n_0,tmp_product__34_carry_i_3__0_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__2_n_0,tmp_product__34_carry_i_5__0_n_0,tmp_product__34_carry_i_6__0_n_0,tmp_product__34_carry_i_7__0_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__0
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__0
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__0
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__2
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__2_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__2_n_0),
        .O(tmp_product__34_carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__0
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(tmp_product__34_carry_i_4__2_1[6]),
        .I3(Q[0]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__0
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__0
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__0_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__2
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__2_1[7]),
        .I3(Q[0]),
        .I4(tmp_product__34_carry_i_4__2_1[6]),
        .I5(Q[1]),
        .O(tmp_product__34_carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__2
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__2_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(tmp_product__34_carry_i_4__2_1[6]),
        .O(tmp_product__34_carry_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_8
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__3_0,
    Q,
    tmp_product__34_carry_i_4__3_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__3_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__3_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__1_n_0;
  wire tmp_product__0_carry_i_2__1_n_0;
  wire tmp_product__0_carry_i_3__1_n_0;
  wire tmp_product__0_carry_i_4__1_n_0;
  wire tmp_product__0_carry_i_5__1_n_0;
  wire tmp_product__0_carry_i_6__1_n_0;
  wire tmp_product__0_carry_i_7__1_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__1_n_0;
  wire tmp_product__22_carry_i_2__1_n_0;
  wire tmp_product__22_carry_i_3__1_n_0;
  wire tmp_product__22_carry_i_4__1_n_0;
  wire tmp_product__22_carry_i_5__1_n_0;
  wire tmp_product__22_carry_i_6__1_n_0;
  wire tmp_product__22_carry_i_7__1_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__1_n_0;
  wire tmp_product__34_carry_i_2__1_n_0;
  wire tmp_product__34_carry_i_3__1_n_0;
  wire [0:0]tmp_product__34_carry_i_4__3_0;
  wire [7:0]tmp_product__34_carry_i_4__3_1;
  wire tmp_product__34_carry_i_4__3_n_0;
  wire tmp_product__34_carry_i_5__1_n_0;
  wire tmp_product__34_carry_i_6__1_n_0;
  wire tmp_product__34_carry_i_7__1_n_0;
  wire tmp_product__34_carry_i_8__3_n_0;
  wire tmp_product__34_carry_i_9__3_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_11_reg_1016[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__1_n_0,tmp_product__0_carry_i_2__1_n_0,tmp_product__0_carry_i_3__1_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__1_n_0,tmp_product__0_carry_i_5__1_n_0,tmp_product__0_carry_i_6__1_n_0,tmp_product__0_carry_i_7__1_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__1
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__3_1[0]),
        .I2(tmp_product__34_carry_i_4__3_1[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__3_1[1]),
        .O(tmp_product__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__1
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__3_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__3_1[2]),
        .O(tmp_product__0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__1
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__3_1[0]),
        .O(tmp_product__0_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__1
       (.I0(tmp_product__0_carry_i_1__1_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__3_1[2]),
        .I3(tmp_product__34_carry_i_4__3_1[1]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__1
       (.I0(tmp_product__34_carry_i_4__3_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__3_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__3_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__1
       (.I0(tmp_product__34_carry_i_4__3_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__3_1[1]),
        .O(tmp_product__0_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__1
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__3_1[0]),
        .O(tmp_product__0_carry_i_7__1_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__1_n_0,tmp_product__22_carry_i_2__1_n_0,tmp_product__22_carry_i_3__1_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__1_n_0,tmp_product__22_carry_i_5__1_n_0,tmp_product__22_carry_i_6__1_n_0,tmp_product__22_carry_i_7__1_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__3_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__1
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__3_1[3]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__3_1[5]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__3_1[4]),
        .O(tmp_product__22_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__1
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__3_1[4]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__3_1[5]),
        .O(tmp_product__22_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__1
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__3_1[3]),
        .O(tmp_product__22_carry_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__1
       (.I0(tmp_product__22_carry_i_1__1_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__3_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__3_1[5]),
        .O(tmp_product__22_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__1
       (.I0(tmp_product__34_carry_i_4__3_1[5]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__3_1[4]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__3_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__1
       (.I0(tmp_product__34_carry_i_4__3_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__3_1[4]),
        .O(tmp_product__22_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__1
       (.I0(Q[0]),
        .I1(tmp_product__34_carry_i_4__3_1[3]),
        .O(tmp_product__22_carry_i_7__1_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__1_n_0,tmp_product__34_carry_i_2__1_n_0,tmp_product__34_carry_i_3__1_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__3_n_0,tmp_product__34_carry_i_5__1_n_0,tmp_product__34_carry_i_6__1_n_0,tmp_product__34_carry_i_7__1_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__1
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__1
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__1
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__3
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__3_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__3_n_0),
        .O(tmp_product__34_carry_i_4__3_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__1
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(tmp_product__34_carry_i_4__3_1[6]),
        .I3(Q[0]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__1
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__1
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__1_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__3
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__3_1[7]),
        .I3(Q[0]),
        .I4(tmp_product__34_carry_i_4__3_1[6]),
        .I5(Q[1]),
        .O(tmp_product__34_carry_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__3
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__3_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(tmp_product__34_carry_i_4__3_1[6]),
        .O(tmp_product__34_carry_i_9__3_n_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv_mul_8s_8s_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_9
   (D,
    DI,
    S,
    tmp_product__34_carry_i_4__5_0,
    Q,
    tmp_product__34_carry_i_4__5_1);
  output [7:0]D;
  input [2:0]DI;
  input [3:0]S;
  input [0:0]tmp_product__34_carry_i_4__5_0;
  input [3:0]Q;
  input [7:0]tmp_product__34_carry_i_4__5_1;

  wire [7:0]D;
  wire [2:0]DI;
  wire [3:0]Q;
  wire [3:0]S;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry__0_n_4;
  wire tmp_product__0_carry__0_n_5;
  wire tmp_product__0_carry__0_n_6;
  wire tmp_product__0_carry__0_n_7;
  wire tmp_product__0_carry_i_1__4_n_0;
  wire tmp_product__0_carry_i_2__4_n_0;
  wire tmp_product__0_carry_i_3__4_n_0;
  wire tmp_product__0_carry_i_4__4_n_0;
  wire tmp_product__0_carry_i_5__4_n_0;
  wire tmp_product__0_carry_i_6__4_n_0;
  wire tmp_product__0_carry_i_7__4_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire tmp_product__0_carry_n_4;
  wire tmp_product__22_carry__0_n_7;
  wire tmp_product__22_carry_i_1__4_n_0;
  wire tmp_product__22_carry_i_2__4_n_0;
  wire tmp_product__22_carry_i_3__4_n_0;
  wire tmp_product__22_carry_i_4__4_n_0;
  wire tmp_product__22_carry_i_5__4_n_0;
  wire tmp_product__22_carry_i_6__4_n_0;
  wire tmp_product__22_carry_i_7__4_n_0;
  wire tmp_product__22_carry_n_0;
  wire tmp_product__22_carry_n_1;
  wire tmp_product__22_carry_n_2;
  wire tmp_product__22_carry_n_3;
  wire tmp_product__22_carry_n_4;
  wire tmp_product__22_carry_n_5;
  wire tmp_product__22_carry_n_6;
  wire tmp_product__22_carry_n_7;
  wire tmp_product__34_carry_i_1__4_n_0;
  wire tmp_product__34_carry_i_2__4_n_0;
  wire tmp_product__34_carry_i_3__4_n_0;
  wire [0:0]tmp_product__34_carry_i_4__5_0;
  wire [7:0]tmp_product__34_carry_i_4__5_1;
  wire tmp_product__34_carry_i_4__5_n_0;
  wire tmp_product__34_carry_i_5__4_n_0;
  wire tmp_product__34_carry_i_6__4_n_0;
  wire tmp_product__34_carry_i_7__4_n_0;
  wire tmp_product__34_carry_i_8__5_n_0;
  wire tmp_product__34_carry_i_9__5_n_0;
  wire tmp_product__34_carry_n_1;
  wire tmp_product__34_carry_n_2;
  wire tmp_product__34_carry_n_3;
  wire [3:3]NLW_tmp_product__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_product__22_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product__22_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_tmp_product__34_carry_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln34_9_reg_1021[3]_i_1 
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .O(D[3]));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__4_n_0,tmp_product__0_carry_i_2__4_n_0,tmp_product__0_carry_i_3__4_n_0,1'b0}),
        .O({tmp_product__0_carry_n_4,D[2:0]}),
        .S({tmp_product__0_carry_i_4__4_n_0,tmp_product__0_carry_i_5__4_n_0,tmp_product__0_carry_i_6__4_n_0,tmp_product__0_carry_i_7__4_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({NLW_tmp_product__0_carry__0_CO_UNCONNECTED[3],tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,DI}),
        .O({tmp_product__0_carry__0_n_4,tmp_product__0_carry__0_n_5,tmp_product__0_carry__0_n_6,tmp_product__0_carry__0_n_7}),
        .S(S));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_1__4
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__5_1[0]),
        .I2(tmp_product__34_carry_i_4__5_1[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(tmp_product__34_carry_i_4__5_1[1]),
        .O(tmp_product__0_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_2__4
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__5_1[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__5_1[2]),
        .O(tmp_product__0_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_3__4
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__5_1[0]),
        .O(tmp_product__0_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__0_carry_i_4__4
       (.I0(tmp_product__0_carry_i_1__4_n_0),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__5_1[1]),
        .I3(tmp_product__34_carry_i_4__5_1[2]),
        .I4(Q[1]),
        .O(tmp_product__0_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry_i_5__4
       (.I0(tmp_product__34_carry_i_4__5_1[2]),
        .I1(Q[0]),
        .I2(tmp_product__34_carry_i_4__5_1[1]),
        .I3(Q[1]),
        .I4(tmp_product__34_carry_i_4__5_1[0]),
        .I5(Q[2]),
        .O(tmp_product__0_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_6__4
       (.I0(tmp_product__34_carry_i_4__5_1[0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__5_1[1]),
        .O(tmp_product__0_carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry_i_7__4
       (.I0(tmp_product__34_carry_i_4__5_1[0]),
        .I1(Q[0]),
        .O(tmp_product__0_carry_i_7__4_n_0));
  CARRY4 tmp_product__22_carry
       (.CI(1'b0),
        .CO({tmp_product__22_carry_n_0,tmp_product__22_carry_n_1,tmp_product__22_carry_n_2,tmp_product__22_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__22_carry_i_1__4_n_0,tmp_product__22_carry_i_2__4_n_0,tmp_product__22_carry_i_3__4_n_0,1'b0}),
        .O({tmp_product__22_carry_n_4,tmp_product__22_carry_n_5,tmp_product__22_carry_n_6,tmp_product__22_carry_n_7}),
        .S({tmp_product__22_carry_i_4__4_n_0,tmp_product__22_carry_i_5__4_n_0,tmp_product__22_carry_i_6__4_n_0,tmp_product__22_carry_i_7__4_n_0}));
  CARRY4 tmp_product__22_carry__0
       (.CI(tmp_product__22_carry_n_0),
        .CO(NLW_tmp_product__22_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_product__22_carry__0_O_UNCONNECTED[3:1],tmp_product__22_carry__0_n_7}),
        .S({1'b0,1'b0,1'b0,tmp_product__34_carry_i_4__5_0}));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_1__4
       (.I0(Q[3]),
        .I1(tmp_product__34_carry_i_4__5_1[3]),
        .I2(Q[2]),
        .I3(tmp_product__34_carry_i_4__5_1[4]),
        .I4(tmp_product__34_carry_i_4__5_1[5]),
        .I5(Q[1]),
        .O(tmp_product__22_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_2__4
       (.I0(tmp_product__34_carry_i_4__5_1[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__5_1[5]),
        .O(tmp_product__22_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_3__4
       (.I0(Q[1]),
        .I1(tmp_product__34_carry_i_4__5_1[3]),
        .O(tmp_product__22_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    tmp_product__22_carry_i_4__4
       (.I0(tmp_product__22_carry_i_1__4_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__5_1[5]),
        .I4(tmp_product__34_carry_i_4__5_1[4]),
        .O(tmp_product__22_carry_i_4__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__22_carry_i_5__4
       (.I0(tmp_product__34_carry_i_4__5_1[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(tmp_product__34_carry_i_4__5_1[4]),
        .I4(tmp_product__34_carry_i_4__5_1[3]),
        .I5(Q[2]),
        .O(tmp_product__22_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__22_carry_i_6__4
       (.I0(tmp_product__34_carry_i_4__5_1[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tmp_product__34_carry_i_4__5_1[4]),
        .O(tmp_product__22_carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry_i_7__4
       (.I0(tmp_product__34_carry_i_4__5_1[3]),
        .I1(Q[0]),
        .O(tmp_product__22_carry_i_7__4_n_0));
  CARRY4 tmp_product__34_carry
       (.CI(1'b0),
        .CO({NLW_tmp_product__34_carry_CO_UNCONNECTED[3],tmp_product__34_carry_n_1,tmp_product__34_carry_n_2,tmp_product__34_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_product__34_carry_i_1__4_n_0,tmp_product__34_carry_i_2__4_n_0,tmp_product__34_carry_i_3__4_n_0}),
        .O(D[7:4]),
        .S({tmp_product__34_carry_i_4__5_n_0,tmp_product__34_carry_i_5__4_n_0,tmp_product__34_carry_i_6__4_n_0,tmp_product__34_carry_i_7__4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_1__4
       (.I0(tmp_product__22_carry_n_5),
        .I1(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_2__4
       (.I0(tmp_product__22_carry_n_6),
        .I1(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__34_carry_i_3__4
       (.I0(tmp_product__22_carry_n_7),
        .I1(tmp_product__0_carry_n_4),
        .O(tmp_product__34_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hED48)) 
    tmp_product__34_carry_i_4__5
       (.I0(tmp_product__0_carry__0_n_4),
        .I1(tmp_product__34_carry_i_8__5_n_0),
        .I2(tmp_product__22_carry__0_n_7),
        .I3(tmp_product__34_carry_i_9__5_n_0),
        .O(tmp_product__34_carry_i_4__5_n_0));
  LUT6 #(
    .INIT(64'h7888877787777888)) 
    tmp_product__34_carry_i_5__4
       (.I0(tmp_product__0_carry__0_n_6),
        .I1(tmp_product__22_carry_n_5),
        .I2(tmp_product__34_carry_i_4__5_1[6]),
        .I3(Q[0]),
        .I4(tmp_product__22_carry_n_4),
        .I5(tmp_product__0_carry__0_n_5),
        .O(tmp_product__34_carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_6__4
       (.I0(tmp_product__0_carry__0_n_7),
        .I1(tmp_product__22_carry_n_6),
        .I2(tmp_product__22_carry_n_5),
        .I3(tmp_product__0_carry__0_n_6),
        .O(tmp_product__34_carry_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp_product__34_carry_i_7__4
       (.I0(tmp_product__0_carry_n_4),
        .I1(tmp_product__22_carry_n_7),
        .I2(tmp_product__22_carry_n_6),
        .I3(tmp_product__0_carry__0_n_7),
        .O(tmp_product__34_carry_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hE17778881E887888)) 
    tmp_product__34_carry_i_8__5
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__5_1[7]),
        .I3(Q[0]),
        .I4(tmp_product__34_carry_i_4__5_1[6]),
        .I5(Q[1]),
        .O(tmp_product__34_carry_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h1E88E17787778777)) 
    tmp_product__34_carry_i_9__5
       (.I0(tmp_product__0_carry__0_n_5),
        .I1(tmp_product__22_carry_n_4),
        .I2(tmp_product__34_carry_i_4__5_1[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(tmp_product__34_carry_i_4__5_1[6]),
        .O(tmp_product__34_carry_i_9__5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_pointwise_conv_Pipeline_VITIS_LOOP_26_3
   (push,
    \gmem_addr_16_reg_848_reg[63] ,
    \ap_CS_fsm_reg[11]_0 ,
    \gmem_addr_16_reg_848_reg[62] ,
    \gmem_addr_16_reg_848_reg[61] ,
    \gmem_addr_16_reg_848_reg[60] ,
    \gmem_addr_16_reg_848_reg[59] ,
    \gmem_addr_16_reg_848_reg[58] ,
    \gmem_addr_16_reg_848_reg[57] ,
    \gmem_addr_16_reg_848_reg[56] ,
    \gmem_addr_16_reg_848_reg[55] ,
    \gmem_addr_16_reg_848_reg[54] ,
    \gmem_addr_16_reg_848_reg[53] ,
    \gmem_addr_16_reg_848_reg[52] ,
    \gmem_addr_16_reg_848_reg[51] ,
    \gmem_addr_16_reg_848_reg[50] ,
    \gmem_addr_16_reg_848_reg[49] ,
    \gmem_addr_16_reg_848_reg[48] ,
    \gmem_addr_16_reg_848_reg[47] ,
    \gmem_addr_16_reg_848_reg[46] ,
    \gmem_addr_16_reg_848_reg[45] ,
    \gmem_addr_16_reg_848_reg[44] ,
    \gmem_addr_16_reg_848_reg[43] ,
    \gmem_addr_16_reg_848_reg[42] ,
    \gmem_addr_16_reg_848_reg[41] ,
    \gmem_addr_16_reg_848_reg[40] ,
    \gmem_addr_16_reg_848_reg[39] ,
    \gmem_addr_16_reg_848_reg[38] ,
    \gmem_addr_16_reg_848_reg[37] ,
    \gmem_addr_16_reg_848_reg[36] ,
    \gmem_addr_16_reg_848_reg[35] ,
    \gmem_addr_16_reg_848_reg[34] ,
    \gmem_addr_16_reg_848_reg[33] ,
    \gmem_addr_16_reg_848_reg[32] ,
    \gmem_addr_16_reg_848_reg[31] ,
    \gmem_addr_16_reg_848_reg[30] ,
    \gmem_addr_16_reg_848_reg[29] ,
    \gmem_addr_16_reg_848_reg[28] ,
    \gmem_addr_16_reg_848_reg[27] ,
    \gmem_addr_16_reg_848_reg[26] ,
    \gmem_addr_16_reg_848_reg[25] ,
    \gmem_addr_16_reg_848_reg[24] ,
    \gmem_addr_16_reg_848_reg[23] ,
    \gmem_addr_16_reg_848_reg[22] ,
    \gmem_addr_16_reg_848_reg[21] ,
    \gmem_addr_16_reg_848_reg[20] ,
    \gmem_addr_16_reg_848_reg[19] ,
    \gmem_addr_16_reg_848_reg[18] ,
    \gmem_addr_16_reg_848_reg[17] ,
    \gmem_addr_16_reg_848_reg[16] ,
    \gmem_addr_16_reg_848_reg[15] ,
    \gmem_addr_16_reg_848_reg[14] ,
    \gmem_addr_16_reg_848_reg[13] ,
    \gmem_addr_16_reg_848_reg[12] ,
    \gmem_addr_16_reg_848_reg[11] ,
    \gmem_addr_16_reg_848_reg[10] ,
    \gmem_addr_16_reg_848_reg[9] ,
    \gmem_addr_16_reg_848_reg[8] ,
    \gmem_addr_16_reg_848_reg[7] ,
    \gmem_addr_16_reg_848_reg[6] ,
    \gmem_addr_16_reg_848_reg[5] ,
    \gmem_addr_16_reg_848_reg[4] ,
    \gmem_addr_16_reg_848_reg[3] ,
    \ap_CS_fsm_reg[25] ,
    \bus_wide_gen.data_valid_reg ,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg,
    \h_fu_118_reg[4] ,
    SR,
    E,
    \gmem_addr_8_reg_947_reg[1]_0 ,
    \gmem_addr_8_reg_947_reg[0]_0 ,
    \icmp_ln26_reg_877_reg[0]_0 ,
    \icmp_ln26_reg_877_reg[0]_1 ,
    m_axi_gmem_0_WDATA,
    \gmem_addr_16_reg_995_reg[2]_0 ,
    \gmem_addr_16_reg_995_reg[1]_0 ,
    \gmem_addr_16_reg_995_reg[0]_0 ,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID,
    \gmem_addr_5_reg_929_reg[2]_0 ,
    gmem_0_WREADY,
    Q,
    \mem_reg[5][3]_srl6_i_1 ,
    \mem_reg[5][63]_srl6_i_1 ,
    \mem_reg[5][3]_srl6_i_1_0 ,
    \mOutPtr[4]_i_4 ,
    \bus_wide_gen.data_buf_reg[31] ,
    D,
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg,
    \w_reg_164_reg[0] ,
    gmem_0_RVALID,
    gmem_0_ARREADY,
    \gmem_addr_1_reg_905_reg[63]_0 ,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0,
    \reg_254_reg[7]_0 ,
    \b_reg_reg[7] ,
    \b_reg_reg[7]_0 ,
    \b_reg_reg[7]_1 ,
    \b_reg_reg[7]_2 ,
    \b_reg_reg[7]_3 ,
    \b_reg_reg[7]_4 ,
    \b_reg_reg[7]_5 ,
    \b_reg_reg[7]_6 ,
    ap_loop_init_int_reg,
    tmp_product__34_carry_i_4__1,
    tmp_product__34_carry_i_4,
    tmp_product__34_carry_i_4__0,
    tmp_product__34_carry_i_4__3,
    tmp_product__34_carry_i_4__2,
    tmp_product__34_carry_i_4__5,
    tmp_product__34_carry_i_4__4,
    tmp_product__34_carry_i_4__6);
  output push;
  output \gmem_addr_16_reg_848_reg[63] ;
  output \ap_CS_fsm_reg[11]_0 ;
  output \gmem_addr_16_reg_848_reg[62] ;
  output \gmem_addr_16_reg_848_reg[61] ;
  output \gmem_addr_16_reg_848_reg[60] ;
  output \gmem_addr_16_reg_848_reg[59] ;
  output \gmem_addr_16_reg_848_reg[58] ;
  output \gmem_addr_16_reg_848_reg[57] ;
  output \gmem_addr_16_reg_848_reg[56] ;
  output \gmem_addr_16_reg_848_reg[55] ;
  output \gmem_addr_16_reg_848_reg[54] ;
  output \gmem_addr_16_reg_848_reg[53] ;
  output \gmem_addr_16_reg_848_reg[52] ;
  output \gmem_addr_16_reg_848_reg[51] ;
  output \gmem_addr_16_reg_848_reg[50] ;
  output \gmem_addr_16_reg_848_reg[49] ;
  output \gmem_addr_16_reg_848_reg[48] ;
  output \gmem_addr_16_reg_848_reg[47] ;
  output \gmem_addr_16_reg_848_reg[46] ;
  output \gmem_addr_16_reg_848_reg[45] ;
  output \gmem_addr_16_reg_848_reg[44] ;
  output \gmem_addr_16_reg_848_reg[43] ;
  output \gmem_addr_16_reg_848_reg[42] ;
  output \gmem_addr_16_reg_848_reg[41] ;
  output \gmem_addr_16_reg_848_reg[40] ;
  output \gmem_addr_16_reg_848_reg[39] ;
  output \gmem_addr_16_reg_848_reg[38] ;
  output \gmem_addr_16_reg_848_reg[37] ;
  output \gmem_addr_16_reg_848_reg[36] ;
  output \gmem_addr_16_reg_848_reg[35] ;
  output \gmem_addr_16_reg_848_reg[34] ;
  output \gmem_addr_16_reg_848_reg[33] ;
  output \gmem_addr_16_reg_848_reg[32] ;
  output \gmem_addr_16_reg_848_reg[31] ;
  output \gmem_addr_16_reg_848_reg[30] ;
  output \gmem_addr_16_reg_848_reg[29] ;
  output \gmem_addr_16_reg_848_reg[28] ;
  output \gmem_addr_16_reg_848_reg[27] ;
  output \gmem_addr_16_reg_848_reg[26] ;
  output \gmem_addr_16_reg_848_reg[25] ;
  output \gmem_addr_16_reg_848_reg[24] ;
  output \gmem_addr_16_reg_848_reg[23] ;
  output \gmem_addr_16_reg_848_reg[22] ;
  output \gmem_addr_16_reg_848_reg[21] ;
  output \gmem_addr_16_reg_848_reg[20] ;
  output \gmem_addr_16_reg_848_reg[19] ;
  output \gmem_addr_16_reg_848_reg[18] ;
  output \gmem_addr_16_reg_848_reg[17] ;
  output \gmem_addr_16_reg_848_reg[16] ;
  output \gmem_addr_16_reg_848_reg[15] ;
  output \gmem_addr_16_reg_848_reg[14] ;
  output \gmem_addr_16_reg_848_reg[13] ;
  output \gmem_addr_16_reg_848_reg[12] ;
  output \gmem_addr_16_reg_848_reg[11] ;
  output \gmem_addr_16_reg_848_reg[10] ;
  output \gmem_addr_16_reg_848_reg[9] ;
  output \gmem_addr_16_reg_848_reg[8] ;
  output \gmem_addr_16_reg_848_reg[7] ;
  output \gmem_addr_16_reg_848_reg[6] ;
  output \gmem_addr_16_reg_848_reg[5] ;
  output \gmem_addr_16_reg_848_reg[4] ;
  output \gmem_addr_16_reg_848_reg[3] ;
  output \ap_CS_fsm_reg[25] ;
  output \bus_wide_gen.data_valid_reg ;
  output [1:0]grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg;
  output \h_fu_118_reg[4] ;
  output [0:0]SR;
  output [0:0]E;
  output \gmem_addr_8_reg_947_reg[1]_0 ;
  output \gmem_addr_8_reg_947_reg[0]_0 ;
  output \icmp_ln26_reg_877_reg[0]_0 ;
  output \icmp_ln26_reg_877_reg[0]_1 ;
  output [7:0]m_axi_gmem_0_WDATA;
  output \gmem_addr_16_reg_995_reg[2]_0 ;
  output \gmem_addr_16_reg_995_reg[1]_0 ;
  output \gmem_addr_16_reg_995_reg[0]_0 ;
  output grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  output \gmem_addr_5_reg_929_reg[2]_0 ;
  input gmem_0_WREADY;
  input [2:0]Q;
  input \mem_reg[5][3]_srl6_i_1 ;
  input [60:0]\mem_reg[5][63]_srl6_i_1 ;
  input \mem_reg[5][3]_srl6_i_1_0 ;
  input \mOutPtr[4]_i_4 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input [0:0]D;
  input grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg;
  input [5:0]\w_reg_164_reg[0] ;
  input gmem_0_RVALID;
  input gmem_0_ARREADY;
  input [63:0]\gmem_addr_1_reg_905_reg[63]_0 ;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0;
  input [7:0]\reg_254_reg[7]_0 ;
  input [7:0]\b_reg_reg[7] ;
  input [7:0]\b_reg_reg[7]_0 ;
  input [7:0]\b_reg_reg[7]_1 ;
  input [7:0]\b_reg_reg[7]_2 ;
  input [7:0]\b_reg_reg[7]_3 ;
  input [7:0]\b_reg_reg[7]_4 ;
  input [7:0]\b_reg_reg[7]_5 ;
  input [7:0]\b_reg_reg[7]_6 ;
  input ap_loop_init_int_reg;
  input [7:0]tmp_product__34_carry_i_4__1;
  input [7:0]tmp_product__34_carry_i_4;
  input [7:0]tmp_product__34_carry_i_4__0;
  input [7:0]tmp_product__34_carry_i_4__3;
  input [7:0]tmp_product__34_carry_i_4__2;
  input [7:0]tmp_product__34_carry_i_4__5;
  input [7:0]tmp_product__34_carry_i_4__4;
  input [7:0]tmp_product__34_carry_i_4__6;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]P;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [5:0]add_ln26_fu_276_p2;
  wire [63:1]add_ln34_10_fu_530_p2;
  wire [63:2]add_ln34_11_fu_596_p2;
  wire [63:2]add_ln34_12_fu_607_p2;
  wire [63:2]add_ln34_13_fu_618_p2;
  wire [63:1]add_ln34_14_fu_629_p2;
  wire [63:0]add_ln34_15_fu_640_p2;
  wire [7:0]add_ln34_16_reg_1011;
  wire \add_ln34_16_reg_1011[7]_i_1_n_0 ;
  wire [7:0]add_ln34_18_fu_671_p2;
  wire [7:0]add_ln34_18_reg_1026;
  wire \add_ln34_18_reg_1026[3]_i_2_n_0 ;
  wire \add_ln34_18_reg_1026[3]_i_3_n_0 ;
  wire \add_ln34_18_reg_1026[3]_i_4_n_0 ;
  wire \add_ln34_18_reg_1026[3]_i_5_n_0 ;
  wire \add_ln34_18_reg_1026[7]_i_3_n_0 ;
  wire \add_ln34_18_reg_1026[7]_i_4_n_0 ;
  wire \add_ln34_18_reg_1026[7]_i_5_n_0 ;
  wire \add_ln34_18_reg_1026[7]_i_6_n_0 ;
  wire \add_ln34_18_reg_1026_reg[3]_i_1_n_0 ;
  wire \add_ln34_18_reg_1026_reg[3]_i_1_n_1 ;
  wire \add_ln34_18_reg_1026_reg[3]_i_1_n_2 ;
  wire \add_ln34_18_reg_1026_reg[3]_i_1_n_3 ;
  wire \add_ln34_18_reg_1026_reg[7]_i_2_n_1 ;
  wire \add_ln34_18_reg_1026_reg[7]_i_2_n_2 ;
  wire \add_ln34_18_reg_1026_reg[7]_i_2_n_3 ;
  wire [7:0]add_ln34_19_reg_1036;
  wire \add_ln34_19_reg_1036[7]_i_1_n_0 ;
  wire [63:1]add_ln34_1_fu_332_p2;
  wire [7:0]add_ln34_21_fu_685_p2;
  wire [7:0]add_ln34_21_reg_1046;
  wire \add_ln34_21_reg_1046[3]_i_2_n_0 ;
  wire \add_ln34_21_reg_1046[3]_i_3_n_0 ;
  wire \add_ln34_21_reg_1046[3]_i_4_n_0 ;
  wire \add_ln34_21_reg_1046[3]_i_5_n_0 ;
  wire \add_ln34_21_reg_1046[7]_i_3_n_0 ;
  wire \add_ln34_21_reg_1046[7]_i_4_n_0 ;
  wire \add_ln34_21_reg_1046[7]_i_5_n_0 ;
  wire \add_ln34_21_reg_1046[7]_i_6_n_0 ;
  wire \add_ln34_21_reg_1046_reg[3]_i_1_n_0 ;
  wire \add_ln34_21_reg_1046_reg[3]_i_1_n_1 ;
  wire \add_ln34_21_reg_1046_reg[3]_i_1_n_2 ;
  wire \add_ln34_21_reg_1046_reg[3]_i_1_n_3 ;
  wire \add_ln34_21_reg_1046_reg[7]_i_2_n_1 ;
  wire \add_ln34_21_reg_1046_reg[7]_i_2_n_2 ;
  wire \add_ln34_21_reg_1046_reg[7]_i_2_n_3 ;
  wire [7:0]add_ln34_23_reg_1056;
  wire \add_ln34_23_reg_1056[7]_i_1_n_0 ;
  wire [7:0]add_ln34_24_reg_1071;
  wire \add_ln34_24_reg_1071[7]_i_1_n_0 ;
  wire [7:0]add_ln34_26_reg_1076;
  wire add_ln34_26_reg_10760;
  wire [7:0]add_ln34_28_fu_699_p2;
  wire [7:0]add_ln34_28_reg_1081;
  wire \add_ln34_28_reg_1081[3]_i_2_n_0 ;
  wire \add_ln34_28_reg_1081[3]_i_3_n_0 ;
  wire \add_ln34_28_reg_1081[3]_i_4_n_0 ;
  wire \add_ln34_28_reg_1081[3]_i_5_n_0 ;
  wire \add_ln34_28_reg_1081[7]_i_2_n_0 ;
  wire \add_ln34_28_reg_1081[7]_i_3_n_0 ;
  wire \add_ln34_28_reg_1081[7]_i_4_n_0 ;
  wire \add_ln34_28_reg_1081[7]_i_5_n_0 ;
  wire \add_ln34_28_reg_1081_reg[3]_i_1_n_0 ;
  wire \add_ln34_28_reg_1081_reg[3]_i_1_n_1 ;
  wire \add_ln34_28_reg_1081_reg[3]_i_1_n_2 ;
  wire \add_ln34_28_reg_1081_reg[3]_i_1_n_3 ;
  wire \add_ln34_28_reg_1081_reg[7]_i_1_n_1 ;
  wire \add_ln34_28_reg_1081_reg[7]_i_1_n_2 ;
  wire \add_ln34_28_reg_1081_reg[7]_i_1_n_3 ;
  wire [7:0]add_ln34_29_fu_707_p2;
  wire [7:0]add_ln34_29_reg_1086;
  wire \add_ln34_29_reg_1086[3]_i_2_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_3_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_4_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_5_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_6_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_7_n_0 ;
  wire \add_ln34_29_reg_1086[3]_i_8_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_1_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_3_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_4_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_5_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_6_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_7_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_8_n_0 ;
  wire \add_ln34_29_reg_1086[7]_i_9_n_0 ;
  wire \add_ln34_29_reg_1086_reg[3]_i_1_n_0 ;
  wire \add_ln34_29_reg_1086_reg[3]_i_1_n_1 ;
  wire \add_ln34_29_reg_1086_reg[3]_i_1_n_2 ;
  wire \add_ln34_29_reg_1086_reg[3]_i_1_n_3 ;
  wire \add_ln34_29_reg_1086_reg[7]_i_2_n_1 ;
  wire \add_ln34_29_reg_1086_reg[7]_i_2_n_2 ;
  wire \add_ln34_29_reg_1086_reg[7]_i_2_n_3 ;
  wire [63:0]add_ln34_2_fu_354_p2;
  wire [7:0]add_ln34_30_fu_716_p2;
  wire \add_ln34_30_reg_1091[3]_i_2_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_3_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_4_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_5_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_6_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_7_n_0 ;
  wire \add_ln34_30_reg_1091[3]_i_8_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_2_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_3_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_4_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_5_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_6_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_7_n_0 ;
  wire \add_ln34_30_reg_1091[7]_i_8_n_0 ;
  wire \add_ln34_30_reg_1091_reg[3]_i_1_n_0 ;
  wire \add_ln34_30_reg_1091_reg[3]_i_1_n_1 ;
  wire \add_ln34_30_reg_1091_reg[3]_i_1_n_2 ;
  wire \add_ln34_30_reg_1091_reg[3]_i_1_n_3 ;
  wire \add_ln34_30_reg_1091_reg[7]_i_1_n_1 ;
  wire \add_ln34_30_reg_1091_reg[7]_i_1_n_2 ;
  wire \add_ln34_30_reg_1091_reg[7]_i_1_n_3 ;
  wire [63:1]add_ln34_3_fu_376_p2;
  wire [63:1]add_ln34_4_fu_398_p2;
  wire [63:2]add_ln34_5_fu_420_p2;
  wire [63:1]add_ln34_6_fu_442_p2;
  wire [63:2]add_ln34_7_fu_464_p2;
  wire [63:2]add_ln34_8_fu_486_p2;
  wire [63:1]add_ln34_9_fu_508_p2;
  wire [63:3]add_ln34_fu_304_p2;
  wire \ap_CS_fsm[4]_i_2__0_n_0 ;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm[6]_i_2_n_0 ;
  wire \ap_CS_fsm[8]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [15:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg;
  wire ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage0_subdone_grp23_done_reg;
  wire ap_block_pp0_stage0_subdone_grp23_done_reg_i_1_n_0;
  wire ap_block_pp0_stage0_subdone_grp24_done_reg_i_1_n_0;
  wire ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0;
  wire ap_block_pp0_stage10_subdone;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage10_subdone_grp11_done_reg;
  wire ap_block_pp0_stage10_subdone_grp11_done_reg_i_1_n_0;
  wire ap_block_pp0_stage10_subdone_grp12_done_reg_i_1_n_0;
  wire ap_block_pp0_stage10_subdone_grp12_done_reg_reg_n_0;
  wire ap_block_pp0_stage11_subdone;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg;
  wire ap_block_pp0_stage11_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage11_subdone_grp13_done_reg;
  wire ap_block_pp0_stage11_subdone_grp13_done_reg_i_1_n_0;
  wire ap_block_pp0_stage11_subdone_grp14_done_reg_i_1_n_0;
  wire ap_block_pp0_stage11_subdone_grp14_done_reg_reg_n_0;
  wire ap_block_pp0_stage12_subdone;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg;
  wire ap_block_pp0_stage12_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage12_subdone_grp15_done_reg;
  wire ap_block_pp0_stage12_subdone_grp15_done_reg_i_1_n_0;
  wire ap_block_pp0_stage12_subdone_grp16_done_reg_i_1_n_0;
  wire ap_block_pp0_stage12_subdone_grp16_done_reg_reg_n_0;
  wire ap_block_pp0_stage13_subdone;
  wire ap_block_pp0_stage13_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage13_subdone_grp17_done_reg;
  wire ap_block_pp0_stage13_subdone_grp17_done_reg_i_1_n_0;
  wire ap_block_pp0_stage13_subdone_grp18_done_reg_i_1_n_0;
  wire ap_block_pp0_stage13_subdone_grp18_done_reg_reg_n_0;
  wire ap_block_pp0_stage14_subdone;
  wire ap_block_pp0_stage14_subdone_grp0_done_reg;
  wire ap_block_pp0_stage14_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage14_subdone_grp19_done_reg;
  wire ap_block_pp0_stage14_subdone_grp19_done_reg_i_1_n_0;
  wire ap_block_pp0_stage14_subdone_grp20_done_reg_i_1_n_0;
  wire ap_block_pp0_stage14_subdone_grp20_done_reg_reg_n_0;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg;
  wire ap_block_pp0_stage15_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage15_subdone_grp21_done_reg;
  wire ap_block_pp0_stage15_subdone_grp21_done_reg_i_1_n_0;
  wire ap_block_pp0_stage15_subdone_grp21_done_reg_i_2_n_0;
  wire ap_block_pp0_stage15_subdone_grp22_done_reg;
  wire ap_block_pp0_stage15_subdone_grp22_done_reg_i_1_n_0;
  wire ap_block_pp0_stage15_subdone_grp33_done_reg_i_1_n_0;
  wire ap_block_pp0_stage15_subdone_grp33_done_reg_reg_n_0;
  wire ap_block_pp0_stage1_subdone;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg;
  wire ap_block_pp0_stage1_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage1_subdone_grp1_done_reg;
  wire ap_block_pp0_stage1_subdone_grp1_done_reg11_out;
  wire ap_block_pp0_stage1_subdone_grp1_done_reg_i_1_n_0;
  wire ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0;
  wire ap_block_pp0_stage1_subdone_grp25_done_reg_i_1_n_0;
  wire ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0;
  wire ap_block_pp0_stage2_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage2_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage2_subdone_grp26_done_reg;
  wire ap_block_pp0_stage2_subdone_grp26_done_reg14_out;
  wire ap_block_pp0_stage2_subdone_grp26_done_reg_i_1_n_0;
  wire ap_block_pp0_stage2_subdone_grp2_done_reg_i_1_n_0;
  wire ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg;
  wire ap_block_pp0_stage3_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage3_subdone_grp27_done_reg;
  wire ap_block_pp0_stage3_subdone_grp27_done_reg_i_1_n_0;
  wire ap_block_pp0_stage3_subdone_grp3_done_reg_i_1_n_0;
  wire ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0;
  wire ap_block_pp0_stage4_subdone_grp0_done_reg;
  wire ap_block_pp0_stage4_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage4_subdone_grp28_done_reg;
  wire ap_block_pp0_stage4_subdone_grp28_done_reg_i_1_n_0;
  wire ap_block_pp0_stage4_subdone_grp4_done_reg_i_1_n_0;
  wire ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg;
  wire ap_block_pp0_stage5_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage5_subdone_grp29_done_reg;
  wire ap_block_pp0_stage5_subdone_grp29_done_reg_i_1_n_0;
  wire ap_block_pp0_stage5_subdone_grp5_done_reg_i_1_n_0;
  wire ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0;
  wire ap_block_pp0_stage6_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage6_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage6_subdone_grp30_done_reg;
  wire ap_block_pp0_stage6_subdone_grp30_done_reg30_out;
  wire ap_block_pp0_stage6_subdone_grp30_done_reg_i_1_n_0;
  wire ap_block_pp0_stage6_subdone_grp6_done_reg_i_1_n_0;
  wire ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg;
  wire ap_block_pp0_stage7_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage7_subdone_grp31_done_reg;
  wire ap_block_pp0_stage7_subdone_grp31_done_reg_i_1_n_0;
  wire ap_block_pp0_stage7_subdone_grp7_done_reg_i_1_n_0;
  wire ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0;
  wire ap_block_pp0_stage8_subdone;
  wire ap_block_pp0_stage8_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage8_subdone_grp0_done_reg_reg_n_0;
  wire ap_block_pp0_stage8_subdone_grp32_done_reg;
  wire ap_block_pp0_stage8_subdone_grp32_done_reg_i_1_n_0;
  wire ap_block_pp0_stage8_subdone_grp8_done_reg_i_1_n_0;
  wire ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0;
  wire ap_block_pp0_stage9_subdone;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg;
  wire ap_block_pp0_stage9_subdone_grp0_done_reg_i_1_n_0;
  wire ap_block_pp0_stage9_subdone_grp10_done_reg;
  wire ap_block_pp0_stage9_subdone_grp10_done_reg_i_1_n_0;
  wire ap_block_pp0_stage9_subdone_grp9_done_reg_i_1_n_0;
  wire ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0;
  wire ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]\b_reg_reg[7] ;
  wire [7:0]\b_reg_reg[7]_0 ;
  wire [7:0]\b_reg_reg[7]_1 ;
  wire [7:0]\b_reg_reg[7]_2 ;
  wire [7:0]\b_reg_reg[7]_3 ;
  wire [7:0]\b_reg_reg[7]_4 ;
  wire [7:0]\b_reg_reg[7]_5 ;
  wire [7:0]\b_reg_reg[7]_6 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_9_n_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire ce1;
  wire ce177_out;
  wire ce180_out;
  wire ce288_out;
  wire ce3;
  wire ce369_out;
  wire ce372_out;
  wire ce374_out;
  wire ce382_out;
  wire ce390_out;
  wire [7:0]dout;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire gmem_0_ARREADY;
  wire gmem_0_RVALID;
  wire gmem_0_WREADY;
  wire [63:0]gmem_addr_10_reg_959;
  wire \gmem_addr_10_reg_959[4]_i_2_n_0 ;
  wire \gmem_addr_10_reg_959[4]_i_3_n_0 ;
  wire \gmem_addr_10_reg_959[8]_i_2_n_0 ;
  wire \gmem_addr_10_reg_959[8]_i_3_n_0 ;
  wire \gmem_addr_10_reg_959[8]_i_4_n_0 ;
  wire \gmem_addr_10_reg_959[8]_i_5_n_0 ;
  wire \gmem_addr_10_reg_959_reg[12]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[12]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[12]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[12]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[16]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[16]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[16]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[16]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[20]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[20]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[20]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[20]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[24]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[24]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[24]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[24]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[28]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[28]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[28]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[28]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[32]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[32]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[32]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[32]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[36]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[36]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[36]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[36]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[40]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[40]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[40]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[40]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[44]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[44]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[44]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[44]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[48]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[48]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[48]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[48]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[4]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[4]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[4]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[4]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[52]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[52]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[52]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[52]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[56]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[56]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[56]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[56]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[60]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[60]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[60]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[60]_i_1_n_3 ;
  wire \gmem_addr_10_reg_959_reg[63]_i_2_n_2 ;
  wire \gmem_addr_10_reg_959_reg[63]_i_2_n_3 ;
  wire \gmem_addr_10_reg_959_reg[8]_i_1_n_0 ;
  wire \gmem_addr_10_reg_959_reg[8]_i_1_n_1 ;
  wire \gmem_addr_10_reg_959_reg[8]_i_1_n_2 ;
  wire \gmem_addr_10_reg_959_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_11_reg_965;
  wire \gmem_addr_11_reg_965[11]_i_2_n_0 ;
  wire \gmem_addr_11_reg_965[3]_i_2_n_0 ;
  wire \gmem_addr_11_reg_965[3]_i_3_n_0 ;
  wire \gmem_addr_11_reg_965[7]_i_2_n_0 ;
  wire \gmem_addr_11_reg_965[7]_i_3_n_0 ;
  wire \gmem_addr_11_reg_965[7]_i_4_n_0 ;
  wire \gmem_addr_11_reg_965[7]_i_5_n_0 ;
  wire \gmem_addr_11_reg_965_reg[11]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[11]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[11]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[11]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[15]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[15]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[15]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[15]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[19]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[19]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[19]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[19]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[23]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[23]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[23]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[23]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[27]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[27]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[27]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[27]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[31]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[31]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[31]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[31]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[35]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[35]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[35]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[35]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[39]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[39]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[39]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[39]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[3]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[3]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[3]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[3]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[43]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[43]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[43]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[43]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[47]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[47]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[47]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[47]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[51]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[51]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[51]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[51]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[55]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[55]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[55]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[55]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[59]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[59]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[59]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[59]_i_1_n_3 ;
  wire \gmem_addr_11_reg_965_reg[63]_i_2_n_1 ;
  wire \gmem_addr_11_reg_965_reg[63]_i_2_n_2 ;
  wire \gmem_addr_11_reg_965_reg[63]_i_2_n_3 ;
  wire \gmem_addr_11_reg_965_reg[7]_i_1_n_0 ;
  wire \gmem_addr_11_reg_965_reg[7]_i_1_n_1 ;
  wire \gmem_addr_11_reg_965_reg[7]_i_1_n_2 ;
  wire \gmem_addr_11_reg_965_reg[7]_i_1_n_3 ;
  wire [63:2]gmem_addr_12_reg_971;
  wire \gmem_addr_12_reg_971[4]_i_2_n_0 ;
  wire \gmem_addr_12_reg_971[4]_i_3_n_0 ;
  wire \gmem_addr_12_reg_971[4]_i_4_n_0 ;
  wire \gmem_addr_12_reg_971[8]_i_2_n_0 ;
  wire \gmem_addr_12_reg_971[8]_i_3_n_0 ;
  wire \gmem_addr_12_reg_971[8]_i_4_n_0 ;
  wire \gmem_addr_12_reg_971[8]_i_5_n_0 ;
  wire \gmem_addr_12_reg_971_reg[12]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[12]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[12]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[12]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[16]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[16]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[16]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[16]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[20]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[20]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[20]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[20]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[24]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[24]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[24]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[24]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[28]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[28]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[28]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[28]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[32]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[32]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[32]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[32]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[36]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[36]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[36]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[36]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[40]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[40]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[40]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[40]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[44]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[44]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[44]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[44]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[48]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[48]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[48]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[48]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[4]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[4]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[4]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[4]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[52]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[52]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[52]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[52]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[56]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[56]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[56]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[56]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[60]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[60]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[60]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[60]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[63]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[63]_i_1_n_3 ;
  wire \gmem_addr_12_reg_971_reg[8]_i_1_n_0 ;
  wire \gmem_addr_12_reg_971_reg[8]_i_1_n_1 ;
  wire \gmem_addr_12_reg_971_reg[8]_i_1_n_2 ;
  wire \gmem_addr_12_reg_971_reg[8]_i_1_n_3 ;
  wire [63:1]gmem_addr_13_reg_977;
  wire \gmem_addr_13_reg_977[4]_i_2_n_0 ;
  wire \gmem_addr_13_reg_977[4]_i_3_n_0 ;
  wire \gmem_addr_13_reg_977[4]_i_4_n_0 ;
  wire \gmem_addr_13_reg_977[8]_i_2_n_0 ;
  wire \gmem_addr_13_reg_977[8]_i_3_n_0 ;
  wire \gmem_addr_13_reg_977[8]_i_4_n_0 ;
  wire \gmem_addr_13_reg_977[8]_i_5_n_0 ;
  wire \gmem_addr_13_reg_977_reg[12]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[12]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[12]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[12]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[16]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[16]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[16]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[16]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[20]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[20]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[20]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[20]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[24]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[24]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[24]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[24]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[28]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[28]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[28]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[28]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[32]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[32]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[32]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[32]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[36]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[36]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[36]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[36]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[40]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[40]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[40]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[40]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[44]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[44]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[44]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[44]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[48]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[48]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[48]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[48]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[4]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[4]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[4]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[4]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[52]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[52]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[52]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[52]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[56]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[56]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[56]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[56]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[60]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[60]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[60]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[60]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[63]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[63]_i_1_n_3 ;
  wire \gmem_addr_13_reg_977_reg[8]_i_1_n_0 ;
  wire \gmem_addr_13_reg_977_reg[8]_i_1_n_1 ;
  wire \gmem_addr_13_reg_977_reg[8]_i_1_n_2 ;
  wire \gmem_addr_13_reg_977_reg[8]_i_1_n_3 ;
  wire [63:1]gmem_addr_14_reg_983;
  wire \gmem_addr_14_reg_983[4]_i_2_n_0 ;
  wire \gmem_addr_14_reg_983[4]_i_3_n_0 ;
  wire \gmem_addr_14_reg_983[4]_i_4_n_0 ;
  wire \gmem_addr_14_reg_983[8]_i_2_n_0 ;
  wire \gmem_addr_14_reg_983[8]_i_3_n_0 ;
  wire \gmem_addr_14_reg_983[8]_i_4_n_0 ;
  wire \gmem_addr_14_reg_983[8]_i_5_n_0 ;
  wire \gmem_addr_14_reg_983_reg[12]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[12]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[12]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[12]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[16]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[16]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[16]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[16]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[20]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[20]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[20]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[20]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[24]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[24]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[24]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[24]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[28]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[28]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[28]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[28]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[32]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[32]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[32]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[32]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[36]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[36]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[36]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[36]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[40]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[40]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[40]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[40]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[44]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[44]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[44]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[44]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[48]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[48]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[48]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[48]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[4]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[4]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[4]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[4]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[52]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[52]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[52]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[52]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[56]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[56]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[56]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[56]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[60]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[60]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[60]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[60]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[63]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[63]_i_1_n_3 ;
  wire \gmem_addr_14_reg_983_reg[8]_i_1_n_0 ;
  wire \gmem_addr_14_reg_983_reg[8]_i_1_n_1 ;
  wire \gmem_addr_14_reg_983_reg[8]_i_1_n_2 ;
  wire \gmem_addr_14_reg_983_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_15_reg_989;
  wire \gmem_addr_15_reg_989[11]_i_2_n_0 ;
  wire \gmem_addr_15_reg_989[3]_i_2_n_0 ;
  wire \gmem_addr_15_reg_989[3]_i_3_n_0 ;
  wire \gmem_addr_15_reg_989[3]_i_4_n_0 ;
  wire \gmem_addr_15_reg_989[7]_i_2_n_0 ;
  wire \gmem_addr_15_reg_989[7]_i_3_n_0 ;
  wire \gmem_addr_15_reg_989[7]_i_4_n_0 ;
  wire \gmem_addr_15_reg_989[7]_i_5_n_0 ;
  wire \gmem_addr_15_reg_989_reg[11]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[11]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[11]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[11]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[15]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[15]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[15]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[15]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[19]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[19]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[19]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[19]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[23]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[23]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[23]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[23]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[27]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[27]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[27]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[27]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[31]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[31]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[31]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[31]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[35]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[35]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[35]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[35]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[39]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[39]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[39]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[39]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[3]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[3]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[3]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[3]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[43]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[43]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[43]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[43]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[47]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[47]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[47]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[47]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[51]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[51]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[51]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[51]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[55]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[55]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[55]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[55]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[59]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[59]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[59]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[59]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[63]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[63]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[63]_i_1_n_3 ;
  wire \gmem_addr_15_reg_989_reg[7]_i_1_n_0 ;
  wire \gmem_addr_15_reg_989_reg[7]_i_1_n_1 ;
  wire \gmem_addr_15_reg_989_reg[7]_i_1_n_2 ;
  wire \gmem_addr_15_reg_989_reg[7]_i_1_n_3 ;
  wire [7:0]gmem_addr_16_read_reg_1061;
  wire gmem_addr_16_read_reg_10610;
  wire \gmem_addr_16_reg_848_reg[10] ;
  wire \gmem_addr_16_reg_848_reg[11] ;
  wire \gmem_addr_16_reg_848_reg[12] ;
  wire \gmem_addr_16_reg_848_reg[13] ;
  wire \gmem_addr_16_reg_848_reg[14] ;
  wire \gmem_addr_16_reg_848_reg[15] ;
  wire \gmem_addr_16_reg_848_reg[16] ;
  wire \gmem_addr_16_reg_848_reg[17] ;
  wire \gmem_addr_16_reg_848_reg[18] ;
  wire \gmem_addr_16_reg_848_reg[19] ;
  wire \gmem_addr_16_reg_848_reg[20] ;
  wire \gmem_addr_16_reg_848_reg[21] ;
  wire \gmem_addr_16_reg_848_reg[22] ;
  wire \gmem_addr_16_reg_848_reg[23] ;
  wire \gmem_addr_16_reg_848_reg[24] ;
  wire \gmem_addr_16_reg_848_reg[25] ;
  wire \gmem_addr_16_reg_848_reg[26] ;
  wire \gmem_addr_16_reg_848_reg[27] ;
  wire \gmem_addr_16_reg_848_reg[28] ;
  wire \gmem_addr_16_reg_848_reg[29] ;
  wire \gmem_addr_16_reg_848_reg[30] ;
  wire \gmem_addr_16_reg_848_reg[31] ;
  wire \gmem_addr_16_reg_848_reg[32] ;
  wire \gmem_addr_16_reg_848_reg[33] ;
  wire \gmem_addr_16_reg_848_reg[34] ;
  wire \gmem_addr_16_reg_848_reg[35] ;
  wire \gmem_addr_16_reg_848_reg[36] ;
  wire \gmem_addr_16_reg_848_reg[37] ;
  wire \gmem_addr_16_reg_848_reg[38] ;
  wire \gmem_addr_16_reg_848_reg[39] ;
  wire \gmem_addr_16_reg_848_reg[3] ;
  wire \gmem_addr_16_reg_848_reg[40] ;
  wire \gmem_addr_16_reg_848_reg[41] ;
  wire \gmem_addr_16_reg_848_reg[42] ;
  wire \gmem_addr_16_reg_848_reg[43] ;
  wire \gmem_addr_16_reg_848_reg[44] ;
  wire \gmem_addr_16_reg_848_reg[45] ;
  wire \gmem_addr_16_reg_848_reg[46] ;
  wire \gmem_addr_16_reg_848_reg[47] ;
  wire \gmem_addr_16_reg_848_reg[48] ;
  wire \gmem_addr_16_reg_848_reg[49] ;
  wire \gmem_addr_16_reg_848_reg[4] ;
  wire \gmem_addr_16_reg_848_reg[50] ;
  wire \gmem_addr_16_reg_848_reg[51] ;
  wire \gmem_addr_16_reg_848_reg[52] ;
  wire \gmem_addr_16_reg_848_reg[53] ;
  wire \gmem_addr_16_reg_848_reg[54] ;
  wire \gmem_addr_16_reg_848_reg[55] ;
  wire \gmem_addr_16_reg_848_reg[56] ;
  wire \gmem_addr_16_reg_848_reg[57] ;
  wire \gmem_addr_16_reg_848_reg[58] ;
  wire \gmem_addr_16_reg_848_reg[59] ;
  wire \gmem_addr_16_reg_848_reg[5] ;
  wire \gmem_addr_16_reg_848_reg[60] ;
  wire \gmem_addr_16_reg_848_reg[61] ;
  wire \gmem_addr_16_reg_848_reg[62] ;
  wire \gmem_addr_16_reg_848_reg[63] ;
  wire \gmem_addr_16_reg_848_reg[6] ;
  wire \gmem_addr_16_reg_848_reg[7] ;
  wire \gmem_addr_16_reg_848_reg[8] ;
  wire \gmem_addr_16_reg_848_reg[9] ;
  wire [63:0]gmem_addr_16_reg_995;
  wire \gmem_addr_16_reg_995[4]_i_2_n_0 ;
  wire \gmem_addr_16_reg_995[4]_i_3_n_0 ;
  wire \gmem_addr_16_reg_995[4]_i_4_n_0 ;
  wire \gmem_addr_16_reg_995[4]_i_5_n_0 ;
  wire \gmem_addr_16_reg_995[8]_i_2_n_0 ;
  wire \gmem_addr_16_reg_995[8]_i_3_n_0 ;
  wire \gmem_addr_16_reg_995[8]_i_4_n_0 ;
  wire \gmem_addr_16_reg_995[8]_i_5_n_0 ;
  wire \gmem_addr_16_reg_995_reg[0]_0 ;
  wire \gmem_addr_16_reg_995_reg[12]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[12]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[12]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[12]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[16]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[16]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[16]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[16]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[1]_0 ;
  wire \gmem_addr_16_reg_995_reg[20]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[20]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[20]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[20]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[24]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[24]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[24]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[24]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[28]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[28]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[28]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[28]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[2]_0 ;
  wire \gmem_addr_16_reg_995_reg[32]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[32]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[32]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[32]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[36]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[36]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[36]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[36]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[40]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[40]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[40]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[40]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[44]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[44]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[44]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[44]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[48]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[48]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[48]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[48]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[4]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[4]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[4]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[4]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[52]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[52]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[52]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[52]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[56]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[56]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[56]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[56]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[60]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[60]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[60]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[60]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[63]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[63]_i_1_n_3 ;
  wire \gmem_addr_16_reg_995_reg[8]_i_1_n_0 ;
  wire \gmem_addr_16_reg_995_reg[8]_i_1_n_1 ;
  wire \gmem_addr_16_reg_995_reg[8]_i_1_n_2 ;
  wire \gmem_addr_16_reg_995_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_1_reg_905;
  wire [63:0]\gmem_addr_1_reg_905_reg[63]_0 ;
  wire [63:0]gmem_addr_2_reg_911;
  wire \gmem_addr_2_reg_911[4]_i_2_n_0 ;
  wire \gmem_addr_2_reg_911[8]_i_2_n_0 ;
  wire \gmem_addr_2_reg_911[8]_i_3_n_0 ;
  wire \gmem_addr_2_reg_911[8]_i_4_n_0 ;
  wire \gmem_addr_2_reg_911[8]_i_5_n_0 ;
  wire \gmem_addr_2_reg_911_reg[12]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[12]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[12]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[12]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[16]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[16]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[16]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[16]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[20]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[20]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[20]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[20]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[24]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[24]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[24]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[24]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[28]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[28]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[28]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[28]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[32]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[32]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[32]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[32]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[36]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[36]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[36]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[36]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[40]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[40]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[40]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[40]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[44]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[44]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[44]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[44]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[48]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[48]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[48]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[48]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[4]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[4]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[4]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[4]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[52]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[52]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[52]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[52]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[56]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[56]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[56]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[56]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[60]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[60]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[60]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[60]_i_1_n_3 ;
  wire \gmem_addr_2_reg_911_reg[63]_i_2_n_2 ;
  wire \gmem_addr_2_reg_911_reg[63]_i_2_n_3 ;
  wire \gmem_addr_2_reg_911_reg[8]_i_1_n_0 ;
  wire \gmem_addr_2_reg_911_reg[8]_i_1_n_1 ;
  wire \gmem_addr_2_reg_911_reg[8]_i_1_n_2 ;
  wire \gmem_addr_2_reg_911_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_3_reg_917;
  wire \gmem_addr_3_reg_917[11]_i_2_n_0 ;
  wire \gmem_addr_3_reg_917[3]_i_2_n_0 ;
  wire \gmem_addr_3_reg_917[7]_i_2_n_0 ;
  wire \gmem_addr_3_reg_917[7]_i_3_n_0 ;
  wire \gmem_addr_3_reg_917[7]_i_4_n_0 ;
  wire \gmem_addr_3_reg_917[7]_i_5_n_0 ;
  wire \gmem_addr_3_reg_917_reg[11]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[11]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[11]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[11]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[15]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[15]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[15]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[15]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[19]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[19]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[19]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[19]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[23]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[23]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[23]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[23]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[27]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[27]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[27]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[27]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[31]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[31]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[31]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[31]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[35]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[35]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[35]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[35]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[39]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[39]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[39]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[39]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[3]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[3]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[3]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[3]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[43]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[43]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[43]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[43]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[47]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[47]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[47]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[47]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[51]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[51]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[51]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[51]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[55]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[55]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[55]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[55]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[59]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[59]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[59]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[59]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[63]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[63]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[63]_i_1_n_3 ;
  wire \gmem_addr_3_reg_917_reg[7]_i_1_n_0 ;
  wire \gmem_addr_3_reg_917_reg[7]_i_1_n_1 ;
  wire \gmem_addr_3_reg_917_reg[7]_i_1_n_2 ;
  wire \gmem_addr_3_reg_917_reg[7]_i_1_n_3 ;
  wire [63:0]gmem_addr_4_reg_923;
  wire \gmem_addr_4_reg_923[4]_i_2_n_0 ;
  wire \gmem_addr_4_reg_923[4]_i_3_n_0 ;
  wire \gmem_addr_4_reg_923[8]_i_2_n_0 ;
  wire \gmem_addr_4_reg_923[8]_i_3_n_0 ;
  wire \gmem_addr_4_reg_923[8]_i_4_n_0 ;
  wire \gmem_addr_4_reg_923[8]_i_5_n_0 ;
  wire \gmem_addr_4_reg_923_reg[12]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[12]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[12]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[12]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[16]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[16]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[16]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[16]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[20]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[20]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[20]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[20]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[24]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[24]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[24]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[24]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[28]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[28]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[28]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[28]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[32]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[32]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[32]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[32]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[36]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[36]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[36]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[36]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[40]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[40]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[40]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[40]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[44]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[44]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[44]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[44]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[48]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[48]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[48]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[48]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[4]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[4]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[4]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[4]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[52]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[52]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[52]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[52]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[56]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[56]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[56]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[56]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[60]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[60]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[60]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[60]_i_1_n_3 ;
  wire \gmem_addr_4_reg_923_reg[63]_i_2_n_2 ;
  wire \gmem_addr_4_reg_923_reg[63]_i_2_n_3 ;
  wire \gmem_addr_4_reg_923_reg[8]_i_1_n_0 ;
  wire \gmem_addr_4_reg_923_reg[8]_i_1_n_1 ;
  wire \gmem_addr_4_reg_923_reg[8]_i_1_n_2 ;
  wire \gmem_addr_4_reg_923_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_5_reg_929;
  wire \gmem_addr_5_reg_929[4]_i_2_n_0 ;
  wire \gmem_addr_5_reg_929[4]_i_3_n_0 ;
  wire \gmem_addr_5_reg_929[8]_i_2_n_0 ;
  wire \gmem_addr_5_reg_929[8]_i_3_n_0 ;
  wire \gmem_addr_5_reg_929[8]_i_4_n_0 ;
  wire \gmem_addr_5_reg_929[8]_i_5_n_0 ;
  wire \gmem_addr_5_reg_929_reg[12]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[12]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[12]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[12]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[16]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[16]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[16]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[16]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[20]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[20]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[20]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[20]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[24]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[24]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[24]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[24]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[28]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[28]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[28]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[28]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[2]_0 ;
  wire \gmem_addr_5_reg_929_reg[32]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[32]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[32]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[32]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[36]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[36]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[36]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[36]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[40]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[40]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[40]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[40]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[44]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[44]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[44]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[44]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[48]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[48]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[48]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[48]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[4]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[4]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[4]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[4]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[52]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[52]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[52]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[52]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[56]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[56]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[56]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[56]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[60]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[60]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[60]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[60]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[63]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[63]_i_1_n_3 ;
  wire \gmem_addr_5_reg_929_reg[8]_i_1_n_0 ;
  wire \gmem_addr_5_reg_929_reg[8]_i_1_n_1 ;
  wire \gmem_addr_5_reg_929_reg[8]_i_1_n_2 ;
  wire \gmem_addr_5_reg_929_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_6_reg_935;
  wire \gmem_addr_6_reg_935[4]_i_2_n_0 ;
  wire \gmem_addr_6_reg_935[4]_i_3_n_0 ;
  wire \gmem_addr_6_reg_935[8]_i_2_n_0 ;
  wire \gmem_addr_6_reg_935[8]_i_3_n_0 ;
  wire \gmem_addr_6_reg_935[8]_i_4_n_0 ;
  wire \gmem_addr_6_reg_935[8]_i_5_n_0 ;
  wire \gmem_addr_6_reg_935_reg[12]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[12]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[12]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[12]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[16]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[16]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[16]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[16]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[20]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[20]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[20]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[20]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[24]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[24]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[24]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[24]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[28]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[28]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[28]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[28]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[32]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[32]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[32]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[32]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[36]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[36]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[36]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[36]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[40]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[40]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[40]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[40]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[44]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[44]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[44]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[44]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[48]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[48]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[48]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[48]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[4]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[4]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[4]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[4]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[52]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[52]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[52]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[52]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[56]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[56]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[56]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[56]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[60]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[60]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[60]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[60]_i_1_n_3 ;
  wire \gmem_addr_6_reg_935_reg[63]_i_2_n_2 ;
  wire \gmem_addr_6_reg_935_reg[63]_i_2_n_3 ;
  wire \gmem_addr_6_reg_935_reg[8]_i_1_n_0 ;
  wire \gmem_addr_6_reg_935_reg[8]_i_1_n_1 ;
  wire \gmem_addr_6_reg_935_reg[8]_i_1_n_2 ;
  wire \gmem_addr_6_reg_935_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_7_reg_941;
  wire \gmem_addr_7_reg_941[11]_i_2_n_0 ;
  wire \gmem_addr_7_reg_941[3]_i_2_n_0 ;
  wire \gmem_addr_7_reg_941[3]_i_3_n_0 ;
  wire \gmem_addr_7_reg_941[7]_i_2_n_0 ;
  wire \gmem_addr_7_reg_941[7]_i_3_n_0 ;
  wire \gmem_addr_7_reg_941[7]_i_4_n_0 ;
  wire \gmem_addr_7_reg_941[7]_i_5_n_0 ;
  wire \gmem_addr_7_reg_941_reg[11]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[11]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[11]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[11]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[15]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[15]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[15]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[15]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[19]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[19]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[19]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[19]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[23]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[23]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[23]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[23]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[27]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[27]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[27]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[27]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[31]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[31]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[31]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[31]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[35]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[35]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[35]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[35]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[39]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[39]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[39]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[39]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[3]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[3]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[3]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[3]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[43]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[43]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[43]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[43]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[47]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[47]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[47]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[47]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[51]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[51]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[51]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[51]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[55]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[55]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[55]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[55]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[59]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[59]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[59]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[59]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[63]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[63]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[63]_i_1_n_3 ;
  wire \gmem_addr_7_reg_941_reg[7]_i_1_n_0 ;
  wire \gmem_addr_7_reg_941_reg[7]_i_1_n_1 ;
  wire \gmem_addr_7_reg_941_reg[7]_i_1_n_2 ;
  wire \gmem_addr_7_reg_941_reg[7]_i_1_n_3 ;
  wire [63:0]gmem_addr_8_reg_947;
  wire \gmem_addr_8_reg_947[1]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947[4]_i_2_n_0 ;
  wire \gmem_addr_8_reg_947[4]_i_3_n_0 ;
  wire \gmem_addr_8_reg_947[4]_i_4_n_0 ;
  wire \gmem_addr_8_reg_947[8]_i_2_n_0 ;
  wire \gmem_addr_8_reg_947[8]_i_3_n_0 ;
  wire \gmem_addr_8_reg_947[8]_i_4_n_0 ;
  wire \gmem_addr_8_reg_947[8]_i_5_n_0 ;
  wire \gmem_addr_8_reg_947_reg[0]_0 ;
  wire \gmem_addr_8_reg_947_reg[12]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[12]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[12]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[12]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[16]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[16]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[16]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[16]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[1]_0 ;
  wire \gmem_addr_8_reg_947_reg[20]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[20]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[20]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[20]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[24]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[24]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[24]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[24]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[28]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[28]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[28]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[28]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[32]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[32]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[32]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[32]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[36]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[36]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[36]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[36]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[40]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[40]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[40]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[40]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[44]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[44]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[44]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[44]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[48]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[48]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[48]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[48]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[4]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[4]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[4]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[4]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[52]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[52]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[52]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[52]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[56]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[56]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[56]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[56]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[60]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[60]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[60]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[60]_i_1_n_3 ;
  wire \gmem_addr_8_reg_947_reg[63]_i_2_n_2 ;
  wire \gmem_addr_8_reg_947_reg[63]_i_2_n_3 ;
  wire \gmem_addr_8_reg_947_reg[8]_i_1_n_0 ;
  wire \gmem_addr_8_reg_947_reg[8]_i_1_n_1 ;
  wire \gmem_addr_8_reg_947_reg[8]_i_1_n_2 ;
  wire \gmem_addr_8_reg_947_reg[8]_i_1_n_3 ;
  wire [63:0]gmem_addr_9_reg_953;
  wire \gmem_addr_9_reg_953[5]_i_2_n_0 ;
  wire \gmem_addr_9_reg_953[5]_i_3_n_0 ;
  wire \gmem_addr_9_reg_953[5]_i_4_n_0 ;
  wire \gmem_addr_9_reg_953[9]_i_2_n_0 ;
  wire \gmem_addr_9_reg_953[9]_i_3_n_0 ;
  wire \gmem_addr_9_reg_953[9]_i_4_n_0 ;
  wire \gmem_addr_9_reg_953_reg[13]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[13]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[13]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[13]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[17]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[17]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[17]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[17]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[21]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[21]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[21]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[21]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[25]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[25]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[25]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[25]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[29]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[29]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[29]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[29]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[33]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[33]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[33]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[33]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[37]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[37]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[37]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[37]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[41]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[41]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[41]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[41]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[45]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[45]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[45]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[45]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[49]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[49]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[49]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[49]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[53]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[53]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[53]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[53]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[57]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[57]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[57]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[57]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[5]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[5]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[5]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[5]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[61]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[61]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[61]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[61]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[63]_i_1_n_3 ;
  wire \gmem_addr_9_reg_953_reg[9]_i_1_n_0 ;
  wire \gmem_addr_9_reg_953_reg[9]_i_1_n_1 ;
  wire \gmem_addr_9_reg_953_reg[9]_i_1_n_2 ;
  wire \gmem_addr_9_reg_953_reg[9]_i_1_n_3 ;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_ready;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg;
  wire [1:0]grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg;
  wire grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID;
  wire \h_fu_118_reg[4] ;
  wire icmp_ln26_fu_270_p2;
  wire \icmp_ln26_reg_877[0]_i_1_n_0 ;
  wire \icmp_ln26_reg_877_reg[0]_0 ;
  wire \icmp_ln26_reg_877_reg[0]_1 ;
  wire \mOutPtr[4]_i_4 ;
  wire \mOutPtr[4]_i_6_n_0 ;
  wire m_axi_gmem_0_ARVALID1;
  wire m_axi_gmem_0_ARVALID10228_out;
  wire m_axi_gmem_0_ARVALID11231_out;
  wire m_axi_gmem_0_ARVALID12234_out;
  wire m_axi_gmem_0_ARVALID13238_out;
  wire m_axi_gmem_0_ARVALID14241_out;
  wire m_axi_gmem_0_ARVALID15244_out;
  wire m_axi_gmem_0_ARVALID15250_out;
  wire m_axi_gmem_0_ARVALID3;
  wire m_axi_gmem_0_ARVALID4;
  wire m_axi_gmem_0_ARVALID5211_out;
  wire m_axi_gmem_0_ARVALID6214_out;
  wire m_axi_gmem_0_ARVALID7218_out;
  wire m_axi_gmem_0_ARVALID8221_out;
  wire m_axi_gmem_0_ARVALID9225_out;
  wire [7:0]m_axi_gmem_0_WDATA;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U10_n_9;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_1;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U11_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_0;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_1;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U12_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_1;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U13_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_0;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_1;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U14_n_9;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_0;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_1;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U15_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_2;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_3;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_4;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_5;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_6;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_7;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_8;
  wire mac_muladd_8s_8s_8ns_8_4_1_U16_n_9;
  wire \mem_reg[5][0]_srl6_i_12_n_0 ;
  wire \mem_reg[5][0]_srl6_i_13_n_0 ;
  wire \mem_reg[5][0]_srl6_i_14_n_0 ;
  wire \mem_reg[5][0]_srl6_i_15_n_0 ;
  wire \mem_reg[5][0]_srl6_i_41_n_0 ;
  wire \mem_reg[5][0]_srl6_i_42_n_0 ;
  wire \mem_reg[5][0]_srl6_i_43_n_0 ;
  wire \mem_reg[5][0]_srl6_i_44_n_0 ;
  wire \mem_reg[5][0]_srl6_i_45_n_0 ;
  wire \mem_reg[5][10]_srl6_i_10_n_0 ;
  wire \mem_reg[5][10]_srl6_i_11_n_0 ;
  wire \mem_reg[5][10]_srl6_i_12_n_0 ;
  wire \mem_reg[5][10]_srl6_i_13_n_0 ;
  wire \mem_reg[5][10]_srl6_i_14_n_0 ;
  wire \mem_reg[5][10]_srl6_i_8_n_0 ;
  wire \mem_reg[5][10]_srl6_i_9_n_0 ;
  wire \mem_reg[5][11]_srl6_i_10_n_0 ;
  wire \mem_reg[5][11]_srl6_i_11_n_0 ;
  wire \mem_reg[5][11]_srl6_i_12_n_0 ;
  wire \mem_reg[5][11]_srl6_i_13_n_0 ;
  wire \mem_reg[5][11]_srl6_i_14_n_0 ;
  wire \mem_reg[5][11]_srl6_i_8_n_0 ;
  wire \mem_reg[5][11]_srl6_i_9_n_0 ;
  wire \mem_reg[5][12]_srl6_i_10_n_0 ;
  wire \mem_reg[5][12]_srl6_i_11_n_0 ;
  wire \mem_reg[5][12]_srl6_i_12_n_0 ;
  wire \mem_reg[5][12]_srl6_i_13_n_0 ;
  wire \mem_reg[5][12]_srl6_i_14_n_0 ;
  wire \mem_reg[5][12]_srl6_i_8_n_0 ;
  wire \mem_reg[5][12]_srl6_i_9_n_0 ;
  wire \mem_reg[5][13]_srl6_i_10_n_0 ;
  wire \mem_reg[5][13]_srl6_i_11_n_0 ;
  wire \mem_reg[5][13]_srl6_i_12_n_0 ;
  wire \mem_reg[5][13]_srl6_i_13_n_0 ;
  wire \mem_reg[5][13]_srl6_i_14_n_0 ;
  wire \mem_reg[5][13]_srl6_i_8_n_0 ;
  wire \mem_reg[5][13]_srl6_i_9_n_0 ;
  wire \mem_reg[5][14]_srl6_i_10_n_0 ;
  wire \mem_reg[5][14]_srl6_i_11_n_0 ;
  wire \mem_reg[5][14]_srl6_i_12_n_0 ;
  wire \mem_reg[5][14]_srl6_i_13_n_0 ;
  wire \mem_reg[5][14]_srl6_i_14_n_0 ;
  wire \mem_reg[5][14]_srl6_i_8_n_0 ;
  wire \mem_reg[5][14]_srl6_i_9_n_0 ;
  wire \mem_reg[5][15]_srl6_i_10_n_0 ;
  wire \mem_reg[5][15]_srl6_i_11_n_0 ;
  wire \mem_reg[5][15]_srl6_i_12_n_0 ;
  wire \mem_reg[5][15]_srl6_i_13_n_0 ;
  wire \mem_reg[5][15]_srl6_i_14_n_0 ;
  wire \mem_reg[5][15]_srl6_i_8_n_0 ;
  wire \mem_reg[5][15]_srl6_i_9_n_0 ;
  wire \mem_reg[5][16]_srl6_i_10_n_0 ;
  wire \mem_reg[5][16]_srl6_i_11_n_0 ;
  wire \mem_reg[5][16]_srl6_i_12_n_0 ;
  wire \mem_reg[5][16]_srl6_i_13_n_0 ;
  wire \mem_reg[5][16]_srl6_i_14_n_0 ;
  wire \mem_reg[5][16]_srl6_i_8_n_0 ;
  wire \mem_reg[5][16]_srl6_i_9_n_0 ;
  wire \mem_reg[5][17]_srl6_i_10_n_0 ;
  wire \mem_reg[5][17]_srl6_i_11_n_0 ;
  wire \mem_reg[5][17]_srl6_i_12_n_0 ;
  wire \mem_reg[5][17]_srl6_i_13_n_0 ;
  wire \mem_reg[5][17]_srl6_i_14_n_0 ;
  wire \mem_reg[5][17]_srl6_i_8_n_0 ;
  wire \mem_reg[5][17]_srl6_i_9_n_0 ;
  wire \mem_reg[5][18]_srl6_i_10_n_0 ;
  wire \mem_reg[5][18]_srl6_i_11_n_0 ;
  wire \mem_reg[5][18]_srl6_i_12_n_0 ;
  wire \mem_reg[5][18]_srl6_i_13_n_0 ;
  wire \mem_reg[5][18]_srl6_i_14_n_0 ;
  wire \mem_reg[5][18]_srl6_i_8_n_0 ;
  wire \mem_reg[5][18]_srl6_i_9_n_0 ;
  wire \mem_reg[5][19]_srl6_i_10_n_0 ;
  wire \mem_reg[5][19]_srl6_i_11_n_0 ;
  wire \mem_reg[5][19]_srl6_i_12_n_0 ;
  wire \mem_reg[5][19]_srl6_i_13_n_0 ;
  wire \mem_reg[5][19]_srl6_i_14_n_0 ;
  wire \mem_reg[5][19]_srl6_i_8_n_0 ;
  wire \mem_reg[5][19]_srl6_i_9_n_0 ;
  wire \mem_reg[5][1]_srl6_i_10_n_0 ;
  wire \mem_reg[5][1]_srl6_i_11_n_0 ;
  wire \mem_reg[5][1]_srl6_i_12_n_0 ;
  wire \mem_reg[5][1]_srl6_i_13_n_0 ;
  wire \mem_reg[5][1]_srl6_i_14_n_0 ;
  wire \mem_reg[5][1]_srl6_i_15_n_0 ;
  wire \mem_reg[5][1]_srl6_i_16_n_0 ;
  wire \mem_reg[5][1]_srl6_i_9_n_0 ;
  wire \mem_reg[5][20]_srl6_i_10_n_0 ;
  wire \mem_reg[5][20]_srl6_i_11_n_0 ;
  wire \mem_reg[5][20]_srl6_i_12_n_0 ;
  wire \mem_reg[5][20]_srl6_i_13_n_0 ;
  wire \mem_reg[5][20]_srl6_i_14_n_0 ;
  wire \mem_reg[5][20]_srl6_i_8_n_0 ;
  wire \mem_reg[5][20]_srl6_i_9_n_0 ;
  wire \mem_reg[5][21]_srl6_i_10_n_0 ;
  wire \mem_reg[5][21]_srl6_i_11_n_0 ;
  wire \mem_reg[5][21]_srl6_i_12_n_0 ;
  wire \mem_reg[5][21]_srl6_i_13_n_0 ;
  wire \mem_reg[5][21]_srl6_i_14_n_0 ;
  wire \mem_reg[5][21]_srl6_i_8_n_0 ;
  wire \mem_reg[5][21]_srl6_i_9_n_0 ;
  wire \mem_reg[5][22]_srl6_i_10_n_0 ;
  wire \mem_reg[5][22]_srl6_i_11_n_0 ;
  wire \mem_reg[5][22]_srl6_i_12_n_0 ;
  wire \mem_reg[5][22]_srl6_i_13_n_0 ;
  wire \mem_reg[5][22]_srl6_i_14_n_0 ;
  wire \mem_reg[5][22]_srl6_i_8_n_0 ;
  wire \mem_reg[5][22]_srl6_i_9_n_0 ;
  wire \mem_reg[5][23]_srl6_i_10_n_0 ;
  wire \mem_reg[5][23]_srl6_i_11_n_0 ;
  wire \mem_reg[5][23]_srl6_i_12_n_0 ;
  wire \mem_reg[5][23]_srl6_i_13_n_0 ;
  wire \mem_reg[5][23]_srl6_i_14_n_0 ;
  wire \mem_reg[5][23]_srl6_i_8_n_0 ;
  wire \mem_reg[5][23]_srl6_i_9_n_0 ;
  wire \mem_reg[5][24]_srl6_i_10_n_0 ;
  wire \mem_reg[5][24]_srl6_i_11_n_0 ;
  wire \mem_reg[5][24]_srl6_i_12_n_0 ;
  wire \mem_reg[5][24]_srl6_i_13_n_0 ;
  wire \mem_reg[5][24]_srl6_i_14_n_0 ;
  wire \mem_reg[5][24]_srl6_i_8_n_0 ;
  wire \mem_reg[5][24]_srl6_i_9_n_0 ;
  wire \mem_reg[5][25]_srl6_i_10_n_0 ;
  wire \mem_reg[5][25]_srl6_i_11_n_0 ;
  wire \mem_reg[5][25]_srl6_i_12_n_0 ;
  wire \mem_reg[5][25]_srl6_i_13_n_0 ;
  wire \mem_reg[5][25]_srl6_i_14_n_0 ;
  wire \mem_reg[5][25]_srl6_i_8_n_0 ;
  wire \mem_reg[5][25]_srl6_i_9_n_0 ;
  wire \mem_reg[5][26]_srl6_i_10_n_0 ;
  wire \mem_reg[5][26]_srl6_i_11_n_0 ;
  wire \mem_reg[5][26]_srl6_i_12_n_0 ;
  wire \mem_reg[5][26]_srl6_i_13_n_0 ;
  wire \mem_reg[5][26]_srl6_i_14_n_0 ;
  wire \mem_reg[5][26]_srl6_i_8_n_0 ;
  wire \mem_reg[5][26]_srl6_i_9_n_0 ;
  wire \mem_reg[5][27]_srl6_i_10_n_0 ;
  wire \mem_reg[5][27]_srl6_i_11_n_0 ;
  wire \mem_reg[5][27]_srl6_i_12_n_0 ;
  wire \mem_reg[5][27]_srl6_i_13_n_0 ;
  wire \mem_reg[5][27]_srl6_i_14_n_0 ;
  wire \mem_reg[5][27]_srl6_i_8_n_0 ;
  wire \mem_reg[5][27]_srl6_i_9_n_0 ;
  wire \mem_reg[5][28]_srl6_i_10_n_0 ;
  wire \mem_reg[5][28]_srl6_i_11_n_0 ;
  wire \mem_reg[5][28]_srl6_i_12_n_0 ;
  wire \mem_reg[5][28]_srl6_i_13_n_0 ;
  wire \mem_reg[5][28]_srl6_i_14_n_0 ;
  wire \mem_reg[5][28]_srl6_i_8_n_0 ;
  wire \mem_reg[5][28]_srl6_i_9_n_0 ;
  wire \mem_reg[5][29]_srl6_i_10_n_0 ;
  wire \mem_reg[5][29]_srl6_i_11_n_0 ;
  wire \mem_reg[5][29]_srl6_i_12_n_0 ;
  wire \mem_reg[5][29]_srl6_i_13_n_0 ;
  wire \mem_reg[5][29]_srl6_i_14_n_0 ;
  wire \mem_reg[5][29]_srl6_i_8_n_0 ;
  wire \mem_reg[5][29]_srl6_i_9_n_0 ;
  wire \mem_reg[5][2]_srl6_i_13_n_0 ;
  wire \mem_reg[5][2]_srl6_i_14_n_0 ;
  wire \mem_reg[5][2]_srl6_i_18_n_0 ;
  wire \mem_reg[5][2]_srl6_i_19_n_0 ;
  wire \mem_reg[5][2]_srl6_i_20_n_0 ;
  wire \mem_reg[5][30]_srl6_i_10_n_0 ;
  wire \mem_reg[5][30]_srl6_i_11_n_0 ;
  wire \mem_reg[5][30]_srl6_i_12_n_0 ;
  wire \mem_reg[5][30]_srl6_i_13_n_0 ;
  wire \mem_reg[5][30]_srl6_i_14_n_0 ;
  wire \mem_reg[5][30]_srl6_i_8_n_0 ;
  wire \mem_reg[5][30]_srl6_i_9_n_0 ;
  wire \mem_reg[5][31]_srl6_i_10_n_0 ;
  wire \mem_reg[5][31]_srl6_i_11_n_0 ;
  wire \mem_reg[5][31]_srl6_i_12_n_0 ;
  wire \mem_reg[5][31]_srl6_i_13_n_0 ;
  wire \mem_reg[5][31]_srl6_i_14_n_0 ;
  wire \mem_reg[5][31]_srl6_i_8_n_0 ;
  wire \mem_reg[5][31]_srl6_i_9_n_0 ;
  wire \mem_reg[5][32]_srl6_i_10_n_0 ;
  wire \mem_reg[5][32]_srl6_i_11_n_0 ;
  wire \mem_reg[5][32]_srl6_i_12_n_0 ;
  wire \mem_reg[5][32]_srl6_i_13_n_0 ;
  wire \mem_reg[5][32]_srl6_i_14_n_0 ;
  wire \mem_reg[5][32]_srl6_i_8_n_0 ;
  wire \mem_reg[5][32]_srl6_i_9_n_0 ;
  wire \mem_reg[5][33]_srl6_i_10_n_0 ;
  wire \mem_reg[5][33]_srl6_i_11_n_0 ;
  wire \mem_reg[5][33]_srl6_i_12_n_0 ;
  wire \mem_reg[5][33]_srl6_i_13_n_0 ;
  wire \mem_reg[5][33]_srl6_i_14_n_0 ;
  wire \mem_reg[5][33]_srl6_i_8_n_0 ;
  wire \mem_reg[5][33]_srl6_i_9_n_0 ;
  wire \mem_reg[5][34]_srl6_i_10_n_0 ;
  wire \mem_reg[5][34]_srl6_i_11_n_0 ;
  wire \mem_reg[5][34]_srl6_i_12_n_0 ;
  wire \mem_reg[5][34]_srl6_i_13_n_0 ;
  wire \mem_reg[5][34]_srl6_i_14_n_0 ;
  wire \mem_reg[5][34]_srl6_i_8_n_0 ;
  wire \mem_reg[5][34]_srl6_i_9_n_0 ;
  wire \mem_reg[5][35]_srl6_i_10_n_0 ;
  wire \mem_reg[5][35]_srl6_i_11_n_0 ;
  wire \mem_reg[5][35]_srl6_i_12_n_0 ;
  wire \mem_reg[5][35]_srl6_i_13_n_0 ;
  wire \mem_reg[5][35]_srl6_i_14_n_0 ;
  wire \mem_reg[5][35]_srl6_i_8_n_0 ;
  wire \mem_reg[5][35]_srl6_i_9_n_0 ;
  wire \mem_reg[5][36]_srl6_i_10_n_0 ;
  wire \mem_reg[5][36]_srl6_i_11_n_0 ;
  wire \mem_reg[5][36]_srl6_i_12_n_0 ;
  wire \mem_reg[5][36]_srl6_i_13_n_0 ;
  wire \mem_reg[5][36]_srl6_i_14_n_0 ;
  wire \mem_reg[5][36]_srl6_i_8_n_0 ;
  wire \mem_reg[5][36]_srl6_i_9_n_0 ;
  wire \mem_reg[5][37]_srl6_i_10_n_0 ;
  wire \mem_reg[5][37]_srl6_i_11_n_0 ;
  wire \mem_reg[5][37]_srl6_i_12_n_0 ;
  wire \mem_reg[5][37]_srl6_i_13_n_0 ;
  wire \mem_reg[5][37]_srl6_i_14_n_0 ;
  wire \mem_reg[5][37]_srl6_i_8_n_0 ;
  wire \mem_reg[5][37]_srl6_i_9_n_0 ;
  wire \mem_reg[5][38]_srl6_i_10_n_0 ;
  wire \mem_reg[5][38]_srl6_i_11_n_0 ;
  wire \mem_reg[5][38]_srl6_i_12_n_0 ;
  wire \mem_reg[5][38]_srl6_i_13_n_0 ;
  wire \mem_reg[5][38]_srl6_i_14_n_0 ;
  wire \mem_reg[5][38]_srl6_i_8_n_0 ;
  wire \mem_reg[5][38]_srl6_i_9_n_0 ;
  wire \mem_reg[5][39]_srl6_i_10_n_0 ;
  wire \mem_reg[5][39]_srl6_i_11_n_0 ;
  wire \mem_reg[5][39]_srl6_i_12_n_0 ;
  wire \mem_reg[5][39]_srl6_i_13_n_0 ;
  wire \mem_reg[5][39]_srl6_i_14_n_0 ;
  wire \mem_reg[5][39]_srl6_i_8_n_0 ;
  wire \mem_reg[5][39]_srl6_i_9_n_0 ;
  wire \mem_reg[5][3]_srl6_i_1 ;
  wire \mem_reg[5][3]_srl6_i_19_n_0 ;
  wire \mem_reg[5][3]_srl6_i_1_0 ;
  wire \mem_reg[5][3]_srl6_i_20_n_0 ;
  wire \mem_reg[5][3]_srl6_i_22_n_0 ;
  wire \mem_reg[5][3]_srl6_i_23_n_0 ;
  wire \mem_reg[5][3]_srl6_i_24_n_0 ;
  wire \mem_reg[5][3]_srl6_i_25_n_0 ;
  wire \mem_reg[5][3]_srl6_i_26_n_0 ;
  wire \mem_reg[5][40]_srl6_i_10_n_0 ;
  wire \mem_reg[5][40]_srl6_i_11_n_0 ;
  wire \mem_reg[5][40]_srl6_i_12_n_0 ;
  wire \mem_reg[5][40]_srl6_i_13_n_0 ;
  wire \mem_reg[5][40]_srl6_i_14_n_0 ;
  wire \mem_reg[5][40]_srl6_i_8_n_0 ;
  wire \mem_reg[5][40]_srl6_i_9_n_0 ;
  wire \mem_reg[5][41]_srl6_i_10_n_0 ;
  wire \mem_reg[5][41]_srl6_i_11_n_0 ;
  wire \mem_reg[5][41]_srl6_i_12_n_0 ;
  wire \mem_reg[5][41]_srl6_i_13_n_0 ;
  wire \mem_reg[5][41]_srl6_i_14_n_0 ;
  wire \mem_reg[5][41]_srl6_i_8_n_0 ;
  wire \mem_reg[5][41]_srl6_i_9_n_0 ;
  wire \mem_reg[5][42]_srl6_i_10_n_0 ;
  wire \mem_reg[5][42]_srl6_i_11_n_0 ;
  wire \mem_reg[5][42]_srl6_i_12_n_0 ;
  wire \mem_reg[5][42]_srl6_i_13_n_0 ;
  wire \mem_reg[5][42]_srl6_i_14_n_0 ;
  wire \mem_reg[5][42]_srl6_i_8_n_0 ;
  wire \mem_reg[5][42]_srl6_i_9_n_0 ;
  wire \mem_reg[5][43]_srl6_i_10_n_0 ;
  wire \mem_reg[5][43]_srl6_i_11_n_0 ;
  wire \mem_reg[5][43]_srl6_i_12_n_0 ;
  wire \mem_reg[5][43]_srl6_i_13_n_0 ;
  wire \mem_reg[5][43]_srl6_i_14_n_0 ;
  wire \mem_reg[5][43]_srl6_i_8_n_0 ;
  wire \mem_reg[5][43]_srl6_i_9_n_0 ;
  wire \mem_reg[5][44]_srl6_i_10_n_0 ;
  wire \mem_reg[5][44]_srl6_i_11_n_0 ;
  wire \mem_reg[5][44]_srl6_i_12_n_0 ;
  wire \mem_reg[5][44]_srl6_i_13_n_0 ;
  wire \mem_reg[5][44]_srl6_i_14_n_0 ;
  wire \mem_reg[5][44]_srl6_i_8_n_0 ;
  wire \mem_reg[5][44]_srl6_i_9_n_0 ;
  wire \mem_reg[5][45]_srl6_i_10_n_0 ;
  wire \mem_reg[5][45]_srl6_i_11_n_0 ;
  wire \mem_reg[5][45]_srl6_i_12_n_0 ;
  wire \mem_reg[5][45]_srl6_i_13_n_0 ;
  wire \mem_reg[5][45]_srl6_i_14_n_0 ;
  wire \mem_reg[5][45]_srl6_i_8_n_0 ;
  wire \mem_reg[5][45]_srl6_i_9_n_0 ;
  wire \mem_reg[5][46]_srl6_i_10_n_0 ;
  wire \mem_reg[5][46]_srl6_i_11_n_0 ;
  wire \mem_reg[5][46]_srl6_i_12_n_0 ;
  wire \mem_reg[5][46]_srl6_i_13_n_0 ;
  wire \mem_reg[5][46]_srl6_i_14_n_0 ;
  wire \mem_reg[5][46]_srl6_i_8_n_0 ;
  wire \mem_reg[5][46]_srl6_i_9_n_0 ;
  wire \mem_reg[5][47]_srl6_i_10_n_0 ;
  wire \mem_reg[5][47]_srl6_i_11_n_0 ;
  wire \mem_reg[5][47]_srl6_i_12_n_0 ;
  wire \mem_reg[5][47]_srl6_i_13_n_0 ;
  wire \mem_reg[5][47]_srl6_i_14_n_0 ;
  wire \mem_reg[5][47]_srl6_i_8_n_0 ;
  wire \mem_reg[5][47]_srl6_i_9_n_0 ;
  wire \mem_reg[5][48]_srl6_i_10_n_0 ;
  wire \mem_reg[5][48]_srl6_i_11_n_0 ;
  wire \mem_reg[5][48]_srl6_i_12_n_0 ;
  wire \mem_reg[5][48]_srl6_i_13_n_0 ;
  wire \mem_reg[5][48]_srl6_i_14_n_0 ;
  wire \mem_reg[5][48]_srl6_i_8_n_0 ;
  wire \mem_reg[5][48]_srl6_i_9_n_0 ;
  wire \mem_reg[5][49]_srl6_i_10_n_0 ;
  wire \mem_reg[5][49]_srl6_i_11_n_0 ;
  wire \mem_reg[5][49]_srl6_i_12_n_0 ;
  wire \mem_reg[5][49]_srl6_i_13_n_0 ;
  wire \mem_reg[5][49]_srl6_i_14_n_0 ;
  wire \mem_reg[5][49]_srl6_i_8_n_0 ;
  wire \mem_reg[5][49]_srl6_i_9_n_0 ;
  wire \mem_reg[5][4]_srl6_i_10_n_0 ;
  wire \mem_reg[5][4]_srl6_i_11_n_0 ;
  wire \mem_reg[5][4]_srl6_i_12_n_0 ;
  wire \mem_reg[5][4]_srl6_i_13_n_0 ;
  wire \mem_reg[5][4]_srl6_i_14_n_0 ;
  wire \mem_reg[5][4]_srl6_i_8_n_0 ;
  wire \mem_reg[5][4]_srl6_i_9_n_0 ;
  wire \mem_reg[5][50]_srl6_i_10_n_0 ;
  wire \mem_reg[5][50]_srl6_i_11_n_0 ;
  wire \mem_reg[5][50]_srl6_i_12_n_0 ;
  wire \mem_reg[5][50]_srl6_i_13_n_0 ;
  wire \mem_reg[5][50]_srl6_i_14_n_0 ;
  wire \mem_reg[5][50]_srl6_i_8_n_0 ;
  wire \mem_reg[5][50]_srl6_i_9_n_0 ;
  wire \mem_reg[5][51]_srl6_i_10_n_0 ;
  wire \mem_reg[5][51]_srl6_i_11_n_0 ;
  wire \mem_reg[5][51]_srl6_i_12_n_0 ;
  wire \mem_reg[5][51]_srl6_i_13_n_0 ;
  wire \mem_reg[5][51]_srl6_i_14_n_0 ;
  wire \mem_reg[5][51]_srl6_i_8_n_0 ;
  wire \mem_reg[5][51]_srl6_i_9_n_0 ;
  wire \mem_reg[5][52]_srl6_i_10_n_0 ;
  wire \mem_reg[5][52]_srl6_i_11_n_0 ;
  wire \mem_reg[5][52]_srl6_i_12_n_0 ;
  wire \mem_reg[5][52]_srl6_i_13_n_0 ;
  wire \mem_reg[5][52]_srl6_i_14_n_0 ;
  wire \mem_reg[5][52]_srl6_i_8_n_0 ;
  wire \mem_reg[5][52]_srl6_i_9_n_0 ;
  wire \mem_reg[5][53]_srl6_i_10_n_0 ;
  wire \mem_reg[5][53]_srl6_i_11_n_0 ;
  wire \mem_reg[5][53]_srl6_i_12_n_0 ;
  wire \mem_reg[5][53]_srl6_i_13_n_0 ;
  wire \mem_reg[5][53]_srl6_i_14_n_0 ;
  wire \mem_reg[5][53]_srl6_i_8_n_0 ;
  wire \mem_reg[5][53]_srl6_i_9_n_0 ;
  wire \mem_reg[5][54]_srl6_i_10_n_0 ;
  wire \mem_reg[5][54]_srl6_i_11_n_0 ;
  wire \mem_reg[5][54]_srl6_i_12_n_0 ;
  wire \mem_reg[5][54]_srl6_i_13_n_0 ;
  wire \mem_reg[5][54]_srl6_i_14_n_0 ;
  wire \mem_reg[5][54]_srl6_i_8_n_0 ;
  wire \mem_reg[5][54]_srl6_i_9_n_0 ;
  wire \mem_reg[5][55]_srl6_i_10_n_0 ;
  wire \mem_reg[5][55]_srl6_i_11_n_0 ;
  wire \mem_reg[5][55]_srl6_i_12_n_0 ;
  wire \mem_reg[5][55]_srl6_i_13_n_0 ;
  wire \mem_reg[5][55]_srl6_i_14_n_0 ;
  wire \mem_reg[5][55]_srl6_i_8_n_0 ;
  wire \mem_reg[5][55]_srl6_i_9_n_0 ;
  wire \mem_reg[5][56]_srl6_i_10_n_0 ;
  wire \mem_reg[5][56]_srl6_i_11_n_0 ;
  wire \mem_reg[5][56]_srl6_i_12_n_0 ;
  wire \mem_reg[5][56]_srl6_i_13_n_0 ;
  wire \mem_reg[5][56]_srl6_i_14_n_0 ;
  wire \mem_reg[5][56]_srl6_i_8_n_0 ;
  wire \mem_reg[5][56]_srl6_i_9_n_0 ;
  wire \mem_reg[5][57]_srl6_i_10_n_0 ;
  wire \mem_reg[5][57]_srl6_i_11_n_0 ;
  wire \mem_reg[5][57]_srl6_i_12_n_0 ;
  wire \mem_reg[5][57]_srl6_i_13_n_0 ;
  wire \mem_reg[5][57]_srl6_i_14_n_0 ;
  wire \mem_reg[5][57]_srl6_i_8_n_0 ;
  wire \mem_reg[5][57]_srl6_i_9_n_0 ;
  wire \mem_reg[5][58]_srl6_i_10_n_0 ;
  wire \mem_reg[5][58]_srl6_i_11_n_0 ;
  wire \mem_reg[5][58]_srl6_i_12_n_0 ;
  wire \mem_reg[5][58]_srl6_i_13_n_0 ;
  wire \mem_reg[5][58]_srl6_i_14_n_0 ;
  wire \mem_reg[5][58]_srl6_i_8_n_0 ;
  wire \mem_reg[5][58]_srl6_i_9_n_0 ;
  wire \mem_reg[5][59]_srl6_i_10_n_0 ;
  wire \mem_reg[5][59]_srl6_i_11_n_0 ;
  wire \mem_reg[5][59]_srl6_i_12_n_0 ;
  wire \mem_reg[5][59]_srl6_i_13_n_0 ;
  wire \mem_reg[5][59]_srl6_i_14_n_0 ;
  wire \mem_reg[5][59]_srl6_i_8_n_0 ;
  wire \mem_reg[5][59]_srl6_i_9_n_0 ;
  wire \mem_reg[5][5]_srl6_i_10_n_0 ;
  wire \mem_reg[5][5]_srl6_i_11_n_0 ;
  wire \mem_reg[5][5]_srl6_i_12_n_0 ;
  wire \mem_reg[5][5]_srl6_i_13_n_0 ;
  wire \mem_reg[5][5]_srl6_i_14_n_0 ;
  wire \mem_reg[5][5]_srl6_i_8_n_0 ;
  wire \mem_reg[5][5]_srl6_i_9_n_0 ;
  wire \mem_reg[5][60]_srl6_i_10_n_0 ;
  wire \mem_reg[5][60]_srl6_i_11_n_0 ;
  wire \mem_reg[5][60]_srl6_i_12_n_0 ;
  wire \mem_reg[5][60]_srl6_i_13_n_0 ;
  wire \mem_reg[5][60]_srl6_i_14_n_0 ;
  wire \mem_reg[5][60]_srl6_i_8_n_0 ;
  wire \mem_reg[5][60]_srl6_i_9_n_0 ;
  wire \mem_reg[5][61]_srl6_i_10_n_0 ;
  wire \mem_reg[5][61]_srl6_i_11_n_0 ;
  wire \mem_reg[5][61]_srl6_i_12_n_0 ;
  wire \mem_reg[5][61]_srl6_i_13_n_0 ;
  wire \mem_reg[5][61]_srl6_i_14_n_0 ;
  wire \mem_reg[5][61]_srl6_i_8_n_0 ;
  wire \mem_reg[5][61]_srl6_i_9_n_0 ;
  wire \mem_reg[5][62]_srl6_i_10_n_0 ;
  wire \mem_reg[5][62]_srl6_i_11_n_0 ;
  wire \mem_reg[5][62]_srl6_i_12_n_0 ;
  wire \mem_reg[5][62]_srl6_i_13_n_0 ;
  wire \mem_reg[5][62]_srl6_i_14_n_0 ;
  wire \mem_reg[5][62]_srl6_i_8_n_0 ;
  wire \mem_reg[5][62]_srl6_i_9_n_0 ;
  wire [60:0]\mem_reg[5][63]_srl6_i_1 ;
  wire \mem_reg[5][63]_srl6_i_10_n_0 ;
  wire \mem_reg[5][63]_srl6_i_11_n_0 ;
  wire \mem_reg[5][63]_srl6_i_12_n_0 ;
  wire \mem_reg[5][63]_srl6_i_13_n_0 ;
  wire \mem_reg[5][63]_srl6_i_14_n_0 ;
  wire \mem_reg[5][63]_srl6_i_8_n_0 ;
  wire \mem_reg[5][63]_srl6_i_9_n_0 ;
  wire \mem_reg[5][6]_srl6_i_10_n_0 ;
  wire \mem_reg[5][6]_srl6_i_11_n_0 ;
  wire \mem_reg[5][6]_srl6_i_12_n_0 ;
  wire \mem_reg[5][6]_srl6_i_13_n_0 ;
  wire \mem_reg[5][6]_srl6_i_14_n_0 ;
  wire \mem_reg[5][6]_srl6_i_8_n_0 ;
  wire \mem_reg[5][6]_srl6_i_9_n_0 ;
  wire \mem_reg[5][7]_srl6_i_10_n_0 ;
  wire \mem_reg[5][7]_srl6_i_11_n_0 ;
  wire \mem_reg[5][7]_srl6_i_12_n_0 ;
  wire \mem_reg[5][7]_srl6_i_13_n_0 ;
  wire \mem_reg[5][7]_srl6_i_14_n_0 ;
  wire \mem_reg[5][7]_srl6_i_8_n_0 ;
  wire \mem_reg[5][7]_srl6_i_9_n_0 ;
  wire \mem_reg[5][8]_srl6_i_10_n_0 ;
  wire \mem_reg[5][8]_srl6_i_11_n_0 ;
  wire \mem_reg[5][8]_srl6_i_12_n_0 ;
  wire \mem_reg[5][8]_srl6_i_13_n_0 ;
  wire \mem_reg[5][8]_srl6_i_14_n_0 ;
  wire \mem_reg[5][8]_srl6_i_8_n_0 ;
  wire \mem_reg[5][8]_srl6_i_9_n_0 ;
  wire \mem_reg[5][9]_srl6_i_10_n_0 ;
  wire \mem_reg[5][9]_srl6_i_11_n_0 ;
  wire \mem_reg[5][9]_srl6_i_12_n_0 ;
  wire \mem_reg[5][9]_srl6_i_13_n_0 ;
  wire \mem_reg[5][9]_srl6_i_14_n_0 ;
  wire \mem_reg[5][9]_srl6_i_8_n_0 ;
  wire \mem_reg[5][9]_srl6_i_9_n_0 ;
  wire mul_8s_8s_8_1_1_U2_n_0;
  wire mul_8s_8s_8_1_1_U2_n_1;
  wire mul_8s_8s_8_1_1_U2_n_2;
  wire mul_8s_8s_8_1_1_U2_n_3;
  wire mul_8s_8s_8_1_1_U2_n_4;
  wire mul_8s_8s_8_1_1_U2_n_5;
  wire mul_8s_8s_8_1_1_U2_n_6;
  wire mul_8s_8s_8_1_1_U2_n_7;
  wire mul_8s_8s_8_1_1_U3_n_0;
  wire mul_8s_8s_8_1_1_U3_n_1;
  wire mul_8s_8s_8_1_1_U3_n_2;
  wire mul_8s_8s_8_1_1_U3_n_3;
  wire mul_8s_8s_8_1_1_U3_n_4;
  wire mul_8s_8s_8_1_1_U3_n_5;
  wire mul_8s_8s_8_1_1_U3_n_6;
  wire mul_8s_8s_8_1_1_U3_n_7;
  wire mul_8s_8s_8_1_1_U4_n_0;
  wire mul_8s_8s_8_1_1_U4_n_1;
  wire mul_8s_8s_8_1_1_U4_n_2;
  wire mul_8s_8s_8_1_1_U4_n_3;
  wire mul_8s_8s_8_1_1_U4_n_4;
  wire mul_8s_8s_8_1_1_U4_n_5;
  wire mul_8s_8s_8_1_1_U4_n_6;
  wire mul_8s_8s_8_1_1_U4_n_7;
  wire mul_8s_8s_8_1_1_U5_n_0;
  wire mul_8s_8s_8_1_1_U5_n_1;
  wire mul_8s_8s_8_1_1_U5_n_2;
  wire mul_8s_8s_8_1_1_U5_n_3;
  wire mul_8s_8s_8_1_1_U5_n_4;
  wire mul_8s_8s_8_1_1_U5_n_5;
  wire mul_8s_8s_8_1_1_U5_n_6;
  wire mul_8s_8s_8_1_1_U5_n_7;
  wire mul_8s_8s_8_1_1_U6_n_0;
  wire mul_8s_8s_8_1_1_U6_n_1;
  wire mul_8s_8s_8_1_1_U6_n_2;
  wire mul_8s_8s_8_1_1_U6_n_3;
  wire mul_8s_8s_8_1_1_U6_n_4;
  wire mul_8s_8s_8_1_1_U6_n_5;
  wire mul_8s_8s_8_1_1_U6_n_6;
  wire mul_8s_8s_8_1_1_U6_n_7;
  wire mul_8s_8s_8_1_1_U7_n_0;
  wire mul_8s_8s_8_1_1_U7_n_1;
  wire mul_8s_8s_8_1_1_U7_n_2;
  wire mul_8s_8s_8_1_1_U7_n_3;
  wire mul_8s_8s_8_1_1_U7_n_4;
  wire mul_8s_8s_8_1_1_U7_n_5;
  wire mul_8s_8s_8_1_1_U7_n_6;
  wire mul_8s_8s_8_1_1_U7_n_7;
  wire mul_8s_8s_8_1_1_U8_n_0;
  wire mul_8s_8s_8_1_1_U8_n_1;
  wire mul_8s_8s_8_1_1_U8_n_2;
  wire mul_8s_8s_8_1_1_U8_n_3;
  wire mul_8s_8s_8_1_1_U8_n_4;
  wire mul_8s_8s_8_1_1_U8_n_5;
  wire mul_8s_8s_8_1_1_U8_n_6;
  wire mul_8s_8s_8_1_1_U8_n_7;
  wire [7:0]mul_ln34_11_reg_1016;
  wire [7:0]mul_ln34_13_reg_1006;
  wire [7:0]mul_ln34_15_reg_1001;
  wire [7:0]mul_ln34_1_reg_1066;
  wire [7:0]mul_ln34_3_reg_1051;
  wire [7:0]mul_ln34_5_reg_1041;
  wire [7:0]mul_ln34_7_reg_1031;
  wire [7:0]mul_ln34_9_reg_1021;
  wire oc_fu_122;
  wire \oc_fu_122_reg_n_0_[0] ;
  wire \oc_fu_122_reg_n_0_[1] ;
  wire \oc_fu_122_reg_n_0_[2] ;
  wire \oc_fu_122_reg_n_0_[3] ;
  wire \oc_fu_122_reg_n_0_[4] ;
  wire \oc_fu_122_reg_n_0_[5] ;
  wire p_248_in;
  wire push;
  wire [7:0]reg_254;
  wire reg_2540;
  wire reg_2545168_out;
  wire reg_2546177_out;
  wire reg_2546190_out;
  wire \reg_254[7]_i_2_n_0 ;
  wire \reg_254[7]_i_3_n_0 ;
  wire \reg_254[7]_i_4_n_0 ;
  wire \reg_254[7]_i_5_n_0 ;
  wire [7:0]\reg_254_reg[7]_0 ;
  wire [7:0]reg_258;
  wire reg_2580;
  wire reg_2585171_out;
  wire reg_2586174_out;
  wire reg_2587180_out;
  wire reg_2587184_out;
  wire \reg_258[7]_i_2_n_0 ;
  wire \reg_258[7]_i_7_n_0 ;
  wire \reg_258[7]_i_8_n_0 ;
  wire tmp_product__0_carry__0_i_10__0_n_0;
  wire tmp_product__0_carry__0_i_10__1_n_0;
  wire tmp_product__0_carry__0_i_10__2_n_0;
  wire tmp_product__0_carry__0_i_10__3_n_0;
  wire tmp_product__0_carry__0_i_10__4_n_0;
  wire tmp_product__0_carry__0_i_10__5_n_0;
  wire tmp_product__0_carry__0_i_10__6_n_0;
  wire tmp_product__0_carry__0_i_10_n_0;
  wire tmp_product__0_carry__0_i_11__0_n_0;
  wire tmp_product__0_carry__0_i_11__1_n_0;
  wire tmp_product__0_carry__0_i_11__2_n_0;
  wire tmp_product__0_carry__0_i_11__3_n_0;
  wire tmp_product__0_carry__0_i_11__4_n_0;
  wire tmp_product__0_carry__0_i_11__5_n_0;
  wire tmp_product__0_carry__0_i_11__6_n_0;
  wire tmp_product__0_carry__0_i_11_n_0;
  wire tmp_product__0_carry__0_i_12__0_n_0;
  wire tmp_product__0_carry__0_i_12__1_n_0;
  wire tmp_product__0_carry__0_i_12__2_n_0;
  wire tmp_product__0_carry__0_i_12__3_n_0;
  wire tmp_product__0_carry__0_i_12__4_n_0;
  wire tmp_product__0_carry__0_i_12__5_n_0;
  wire tmp_product__0_carry__0_i_12__6_n_0;
  wire tmp_product__0_carry__0_i_12_n_0;
  wire tmp_product__0_carry__0_i_13__0_n_0;
  wire tmp_product__0_carry__0_i_13__1_n_0;
  wire tmp_product__0_carry__0_i_13_n_0;
  wire tmp_product__0_carry__0_i_1__0_n_0;
  wire tmp_product__0_carry__0_i_1__1_n_0;
  wire tmp_product__0_carry__0_i_1__2_n_0;
  wire tmp_product__0_carry__0_i_1__3_n_0;
  wire tmp_product__0_carry__0_i_1__4_n_0;
  wire tmp_product__0_carry__0_i_1__5_n_0;
  wire tmp_product__0_carry__0_i_1__6_n_0;
  wire tmp_product__0_carry__0_i_1_n_0;
  wire tmp_product__0_carry__0_i_2__0_n_0;
  wire tmp_product__0_carry__0_i_2__1_n_0;
  wire tmp_product__0_carry__0_i_2__2_n_0;
  wire tmp_product__0_carry__0_i_2__3_n_0;
  wire tmp_product__0_carry__0_i_2__4_n_0;
  wire tmp_product__0_carry__0_i_2__5_n_0;
  wire tmp_product__0_carry__0_i_2__6_n_0;
  wire tmp_product__0_carry__0_i_2_n_0;
  wire tmp_product__0_carry__0_i_3__0_n_0;
  wire tmp_product__0_carry__0_i_3__1_n_0;
  wire tmp_product__0_carry__0_i_3__2_n_0;
  wire tmp_product__0_carry__0_i_3__3_n_0;
  wire tmp_product__0_carry__0_i_3__4_n_0;
  wire tmp_product__0_carry__0_i_3__5_n_0;
  wire tmp_product__0_carry__0_i_3__6_n_0;
  wire tmp_product__0_carry__0_i_3_n_0;
  wire tmp_product__0_carry__0_i_4__0_n_0;
  wire tmp_product__0_carry__0_i_4__1_n_0;
  wire tmp_product__0_carry__0_i_4__2_n_0;
  wire tmp_product__0_carry__0_i_4__3_n_0;
  wire tmp_product__0_carry__0_i_4__4_n_0;
  wire tmp_product__0_carry__0_i_4__5_n_0;
  wire tmp_product__0_carry__0_i_4__6_n_0;
  wire tmp_product__0_carry__0_i_4_n_0;
  wire tmp_product__0_carry__0_i_5__0_n_0;
  wire tmp_product__0_carry__0_i_5__1_n_0;
  wire tmp_product__0_carry__0_i_5__2_n_0;
  wire tmp_product__0_carry__0_i_5__3_n_0;
  wire tmp_product__0_carry__0_i_5__4_n_0;
  wire tmp_product__0_carry__0_i_5__5_n_0;
  wire tmp_product__0_carry__0_i_5__6_n_0;
  wire tmp_product__0_carry__0_i_5_n_0;
  wire tmp_product__0_carry__0_i_6__0_n_0;
  wire tmp_product__0_carry__0_i_6__1_n_0;
  wire tmp_product__0_carry__0_i_6__2_n_0;
  wire tmp_product__0_carry__0_i_6__3_n_0;
  wire tmp_product__0_carry__0_i_6__4_n_0;
  wire tmp_product__0_carry__0_i_6__5_n_0;
  wire tmp_product__0_carry__0_i_6__6_n_0;
  wire tmp_product__0_carry__0_i_6_n_0;
  wire tmp_product__0_carry__0_i_7__0_n_0;
  wire tmp_product__0_carry__0_i_7__1_n_0;
  wire tmp_product__0_carry__0_i_7__2_n_0;
  wire tmp_product__0_carry__0_i_7__3_n_0;
  wire tmp_product__0_carry__0_i_7__4_n_0;
  wire tmp_product__0_carry__0_i_7__5_n_0;
  wire tmp_product__0_carry__0_i_7__6_n_0;
  wire tmp_product__0_carry__0_i_7_n_0;
  wire tmp_product__0_carry__0_i_8__0_n_0;
  wire tmp_product__0_carry__0_i_8__1_n_0;
  wire tmp_product__0_carry__0_i_8__2_n_0;
  wire tmp_product__0_carry__0_i_8__3_n_0;
  wire tmp_product__0_carry__0_i_8__4_n_0;
  wire tmp_product__0_carry__0_i_8__5_n_0;
  wire tmp_product__0_carry__0_i_8__6_n_0;
  wire tmp_product__0_carry__0_i_8_n_0;
  wire tmp_product__0_carry__0_i_9__0_n_0;
  wire tmp_product__0_carry__0_i_9__1_n_0;
  wire tmp_product__0_carry__0_i_9__2_n_0;
  wire tmp_product__0_carry__0_i_9__3_n_0;
  wire tmp_product__0_carry__0_i_9__4_n_0;
  wire tmp_product__0_carry__0_i_9__5_n_0;
  wire tmp_product__0_carry__0_i_9__6_n_0;
  wire tmp_product__0_carry__0_i_9_n_0;
  wire tmp_product__22_carry__0_i_1__0_n_0;
  wire tmp_product__22_carry__0_i_1__1_n_0;
  wire tmp_product__22_carry__0_i_1__2_n_0;
  wire tmp_product__22_carry__0_i_1__3_n_0;
  wire tmp_product__22_carry__0_i_1__4_n_0;
  wire tmp_product__22_carry__0_i_1__5_n_0;
  wire tmp_product__22_carry__0_i_1__6_n_0;
  wire tmp_product__22_carry__0_i_1_n_0;
  wire tmp_product__22_carry__0_i_2__0_n_0;
  wire tmp_product__22_carry__0_i_2__1_n_0;
  wire tmp_product__22_carry__0_i_2__2_n_0;
  wire tmp_product__22_carry__0_i_2__3_n_0;
  wire tmp_product__22_carry__0_i_2__4_n_0;
  wire tmp_product__22_carry__0_i_2__5_n_0;
  wire tmp_product__22_carry__0_i_2__6_n_0;
  wire tmp_product__22_carry__0_i_2_n_0;
  wire tmp_product__22_carry__0_i_3__0_n_0;
  wire tmp_product__22_carry__0_i_3__1_n_0;
  wire tmp_product__22_carry__0_i_3__2_n_0;
  wire tmp_product__22_carry__0_i_3__3_n_0;
  wire tmp_product__22_carry__0_i_3__4_n_0;
  wire tmp_product__22_carry__0_i_3__5_n_0;
  wire tmp_product__22_carry__0_i_3__6_n_0;
  wire tmp_product__22_carry__0_i_3_n_0;
  wire [7:0]tmp_product__34_carry_i_4;
  wire [7:0]tmp_product__34_carry_i_4__0;
  wire [7:0]tmp_product__34_carry_i_4__1;
  wire [7:0]tmp_product__34_carry_i_4__2;
  wire [7:0]tmp_product__34_carry_i_4__3;
  wire [7:0]tmp_product__34_carry_i_4__4;
  wire [7:0]tmp_product__34_carry_i_4__5;
  wire [7:0]tmp_product__34_carry_i_4__6;
  wire [5:0]\w_reg_164_reg[0] ;
  wire [8:4]zext_ln34_fu_592_p1;
  wire [3:3]\NLW_add_ln34_18_reg_1026_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_21_reg_1046_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_28_reg_1081_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_29_reg_1086_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln34_30_reg_1091_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_10_reg_959_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_10_reg_959_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_10_reg_959_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_11_reg_965_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_11_reg_965_reg[63]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_12_reg_971_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_12_reg_971_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_12_reg_971_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_13_reg_977_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_13_reg_977_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_14_reg_983_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_14_reg_983_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_15_reg_989_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_16_reg_995_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_16_reg_995_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_911_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_2_reg_911_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_911_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_3_reg_917_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_917_reg[63]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_4_reg_923_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_4_reg_923_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_923_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_5_reg_929_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_5_reg_929_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_5_reg_929_reg[63]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_6_reg_935_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_6_reg_935_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_6_reg_935_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_7_reg_941_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_7_reg_941_reg[63]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_8_reg_947_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_8_reg_947_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_8_reg_947_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_9_reg_953_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_9_reg_953_reg[63]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h08)) 
    \add_ln34_16_reg_1011[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln34_16_reg_1011[7]_i_1_n_0 ));
  FDRE \add_ln34_16_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[0]),
        .Q(add_ln34_16_reg_1011[0]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[1]),
        .Q(add_ln34_16_reg_1011[1]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[2]),
        .Q(add_ln34_16_reg_1011[2]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[3]),
        .Q(add_ln34_16_reg_1011[3]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[4]),
        .Q(add_ln34_16_reg_1011[4]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[5]),
        .Q(add_ln34_16_reg_1011[5]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[6]),
        .Q(add_ln34_16_reg_1011[6]),
        .R(1'b0));
  FDRE \add_ln34_16_reg_1011_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_16_reg_1011[7]_i_1_n_0 ),
        .D(P[7]),
        .Q(add_ln34_16_reg_1011[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[3]_i_2 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_6),
        .I1(add_ln34_16_reg_1011[3]),
        .O(\add_ln34_18_reg_1026[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[3]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_7),
        .I1(add_ln34_16_reg_1011[2]),
        .O(\add_ln34_18_reg_1026[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[3]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_8),
        .I1(add_ln34_16_reg_1011[1]),
        .O(\add_ln34_18_reg_1026[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[3]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_9),
        .I1(add_ln34_16_reg_1011[0]),
        .O(\add_ln34_18_reg_1026[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[7]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_2),
        .I1(add_ln34_16_reg_1011[7]),
        .O(\add_ln34_18_reg_1026[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[7]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_3),
        .I1(add_ln34_16_reg_1011[6]),
        .O(\add_ln34_18_reg_1026[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[7]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_4),
        .I1(add_ln34_16_reg_1011[5]),
        .O(\add_ln34_18_reg_1026[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_18_reg_1026[7]_i_6 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U10_n_5),
        .I1(add_ln34_16_reg_1011[4]),
        .O(\add_ln34_18_reg_1026[7]_i_6_n_0 ));
  FDRE \add_ln34_18_reg_1026_reg[0] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[0]),
        .Q(add_ln34_18_reg_1026[0]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[1] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[1]),
        .Q(add_ln34_18_reg_1026[1]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[2] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[2]),
        .Q(add_ln34_18_reg_1026[2]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[3] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[3]),
        .Q(add_ln34_18_reg_1026[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_18_reg_1026_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_18_reg_1026_reg[3]_i_1_n_0 ,\add_ln34_18_reg_1026_reg[3]_i_1_n_1 ,\add_ln34_18_reg_1026_reg[3]_i_1_n_2 ,\add_ln34_18_reg_1026_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_8ns_8_4_1_U10_n_6,mac_muladd_8s_8s_8ns_8_4_1_U10_n_7,mac_muladd_8s_8s_8ns_8_4_1_U10_n_8,mac_muladd_8s_8s_8ns_8_4_1_U10_n_9}),
        .O(add_ln34_18_fu_671_p2[3:0]),
        .S({\add_ln34_18_reg_1026[3]_i_2_n_0 ,\add_ln34_18_reg_1026[3]_i_3_n_0 ,\add_ln34_18_reg_1026[3]_i_4_n_0 ,\add_ln34_18_reg_1026[3]_i_5_n_0 }));
  FDRE \add_ln34_18_reg_1026_reg[4] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[4]),
        .Q(add_ln34_18_reg_1026[4]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[5] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[5]),
        .Q(add_ln34_18_reg_1026[5]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[6] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[6]),
        .Q(add_ln34_18_reg_1026[6]),
        .R(1'b0));
  FDRE \add_ln34_18_reg_1026_reg[7] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(add_ln34_18_fu_671_p2[7]),
        .Q(add_ln34_18_reg_1026[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_18_reg_1026_reg[7]_i_2 
       (.CI(\add_ln34_18_reg_1026_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln34_18_reg_1026_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln34_18_reg_1026_reg[7]_i_2_n_1 ,\add_ln34_18_reg_1026_reg[7]_i_2_n_2 ,\add_ln34_18_reg_1026_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_8s_8s_8ns_8_4_1_U10_n_3,mac_muladd_8s_8s_8ns_8_4_1_U10_n_4,mac_muladd_8s_8s_8ns_8_4_1_U10_n_5}),
        .O(add_ln34_18_fu_671_p2[7:4]),
        .S({\add_ln34_18_reg_1026[7]_i_3_n_0 ,\add_ln34_18_reg_1026[7]_i_4_n_0 ,\add_ln34_18_reg_1026[7]_i_5_n_0 ,\add_ln34_18_reg_1026[7]_i_6_n_0 }));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln34_19_reg_1036[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_block_pp0_stage2_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln34_19_reg_1036[7]_i_1_n_0 ));
  FDRE \add_ln34_19_reg_1036_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_8),
        .Q(add_ln34_19_reg_1036[0]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_7),
        .Q(add_ln34_19_reg_1036[1]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_6),
        .Q(add_ln34_19_reg_1036[2]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_5),
        .Q(add_ln34_19_reg_1036[3]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_4),
        .Q(add_ln34_19_reg_1036[4]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_3),
        .Q(add_ln34_19_reg_1036[5]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_2),
        .Q(add_ln34_19_reg_1036[6]),
        .R(1'b0));
  FDRE \add_ln34_19_reg_1036_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_19_reg_1036[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U11_n_1),
        .Q(add_ln34_19_reg_1036[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[3]_i_2 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_5),
        .I1(add_ln34_19_reg_1036[3]),
        .O(\add_ln34_21_reg_1046[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[3]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_6),
        .I1(add_ln34_19_reg_1036[2]),
        .O(\add_ln34_21_reg_1046[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[3]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_7),
        .I1(add_ln34_19_reg_1036[1]),
        .O(\add_ln34_21_reg_1046[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[3]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_8),
        .I1(add_ln34_19_reg_1036[0]),
        .O(\add_ln34_21_reg_1046[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[7]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_1),
        .I1(add_ln34_19_reg_1036[7]),
        .O(\add_ln34_21_reg_1046[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[7]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_2),
        .I1(add_ln34_19_reg_1036[6]),
        .O(\add_ln34_21_reg_1046[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[7]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_3),
        .I1(add_ln34_19_reg_1036[5]),
        .O(\add_ln34_21_reg_1046[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_21_reg_1046[7]_i_6 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U12_n_4),
        .I1(add_ln34_19_reg_1036[4]),
        .O(\add_ln34_21_reg_1046[7]_i_6_n_0 ));
  FDRE \add_ln34_21_reg_1046_reg[0] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[0]),
        .Q(add_ln34_21_reg_1046[0]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[1] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[1]),
        .Q(add_ln34_21_reg_1046[1]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[2] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[2]),
        .Q(add_ln34_21_reg_1046[2]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[3] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[3]),
        .Q(add_ln34_21_reg_1046[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_21_reg_1046_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_21_reg_1046_reg[3]_i_1_n_0 ,\add_ln34_21_reg_1046_reg[3]_i_1_n_1 ,\add_ln34_21_reg_1046_reg[3]_i_1_n_2 ,\add_ln34_21_reg_1046_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_8ns_8_4_1_U12_n_5,mac_muladd_8s_8s_8ns_8_4_1_U12_n_6,mac_muladd_8s_8s_8ns_8_4_1_U12_n_7,mac_muladd_8s_8s_8ns_8_4_1_U12_n_8}),
        .O(add_ln34_21_fu_685_p2[3:0]),
        .S({\add_ln34_21_reg_1046[3]_i_2_n_0 ,\add_ln34_21_reg_1046[3]_i_3_n_0 ,\add_ln34_21_reg_1046[3]_i_4_n_0 ,\add_ln34_21_reg_1046[3]_i_5_n_0 }));
  FDRE \add_ln34_21_reg_1046_reg[4] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[4]),
        .Q(add_ln34_21_reg_1046[4]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[5] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[5]),
        .Q(add_ln34_21_reg_1046[5]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[6] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[6]),
        .Q(add_ln34_21_reg_1046[6]),
        .R(1'b0));
  FDRE \add_ln34_21_reg_1046_reg[7] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_21_fu_685_p2[7]),
        .Q(add_ln34_21_reg_1046[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_21_reg_1046_reg[7]_i_2 
       (.CI(\add_ln34_21_reg_1046_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln34_21_reg_1046_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln34_21_reg_1046_reg[7]_i_2_n_1 ,\add_ln34_21_reg_1046_reg[7]_i_2_n_2 ,\add_ln34_21_reg_1046_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_8s_8s_8ns_8_4_1_U12_n_2,mac_muladd_8s_8s_8ns_8_4_1_U12_n_3,mac_muladd_8s_8s_8ns_8_4_1_U12_n_4}),
        .O(add_ln34_21_fu_685_p2[7:4]),
        .S({\add_ln34_21_reg_1046[7]_i_3_n_0 ,\add_ln34_21_reg_1046[7]_i_4_n_0 ,\add_ln34_21_reg_1046[7]_i_5_n_0 ,\add_ln34_21_reg_1046[7]_i_6_n_0 }));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln34_23_reg_1056[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_block_pp0_stage6_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln34_23_reg_1056[7]_i_1_n_0 ));
  FDRE \add_ln34_23_reg_1056_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_8),
        .Q(add_ln34_23_reg_1056[0]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_7),
        .Q(add_ln34_23_reg_1056[1]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_6),
        .Q(add_ln34_23_reg_1056[2]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_5),
        .Q(add_ln34_23_reg_1056[3]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_4),
        .Q(add_ln34_23_reg_1056[4]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_3),
        .Q(add_ln34_23_reg_1056[5]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_2),
        .Q(add_ln34_23_reg_1056[6]),
        .R(1'b0));
  FDRE \add_ln34_23_reg_1056_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_23_reg_1056[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U13_n_1),
        .Q(add_ln34_23_reg_1056[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln34_24_reg_1071[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_block_pp0_stage8_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln34_24_reg_1071[7]_i_1_n_0 ));
  FDRE \add_ln34_24_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_9),
        .Q(add_ln34_24_reg_1071[0]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_8),
        .Q(add_ln34_24_reg_1071[1]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_7),
        .Q(add_ln34_24_reg_1071[2]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_6),
        .Q(add_ln34_24_reg_1071[3]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_5),
        .Q(add_ln34_24_reg_1071[4]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_4),
        .Q(add_ln34_24_reg_1071[5]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_3),
        .Q(add_ln34_24_reg_1071[6]),
        .R(1'b0));
  FDRE \add_ln34_24_reg_1071_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_24_reg_1071[7]_i_1_n_0 ),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U14_n_2),
        .Q(add_ln34_24_reg_1071[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln34_26_reg_1076[7]_i_1 
       (.I0(ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter1),
        .O(add_ln34_26_reg_10760));
  FDRE \add_ln34_26_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_8),
        .Q(add_ln34_26_reg_1076[0]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[1] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_7),
        .Q(add_ln34_26_reg_1076[1]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[2] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_6),
        .Q(add_ln34_26_reg_1076[2]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[3] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_5),
        .Q(add_ln34_26_reg_1076[3]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[4] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_4),
        .Q(add_ln34_26_reg_1076[4]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[5] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_3),
        .Q(add_ln34_26_reg_1076[5]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[6] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_2),
        .Q(add_ln34_26_reg_1076[6]),
        .R(1'b0));
  FDRE \add_ln34_26_reg_1076_reg[7] 
       (.C(ap_clk),
        .CE(add_ln34_26_reg_10760),
        .D(mac_muladd_8s_8s_8ns_8_4_1_U15_n_1),
        .Q(add_ln34_26_reg_1076[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[3]_i_2 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_6),
        .I1(add_ln34_26_reg_1076[3]),
        .O(\add_ln34_28_reg_1081[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[3]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_7),
        .I1(add_ln34_26_reg_1076[2]),
        .O(\add_ln34_28_reg_1081[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[3]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_8),
        .I1(add_ln34_26_reg_1076[1]),
        .O(\add_ln34_28_reg_1081[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[3]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_9),
        .I1(add_ln34_26_reg_1076[0]),
        .O(\add_ln34_28_reg_1081[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[7]_i_2 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_2),
        .I1(add_ln34_26_reg_1076[7]),
        .O(\add_ln34_28_reg_1081[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[7]_i_3 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_3),
        .I1(add_ln34_26_reg_1076[6]),
        .O(\add_ln34_28_reg_1081[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[7]_i_4 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_4),
        .I1(add_ln34_26_reg_1076[5]),
        .O(\add_ln34_28_reg_1081[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln34_28_reg_1081[7]_i_5 
       (.I0(mac_muladd_8s_8s_8ns_8_4_1_U16_n_5),
        .I1(add_ln34_26_reg_1076[4]),
        .O(\add_ln34_28_reg_1081[7]_i_5_n_0 ));
  FDRE \add_ln34_28_reg_1081_reg[0] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[0]),
        .Q(add_ln34_28_reg_1081[0]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[1]),
        .Q(add_ln34_28_reg_1081[1]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[2] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[2]),
        .Q(add_ln34_28_reg_1081[2]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[3] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[3]),
        .Q(add_ln34_28_reg_1081[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_28_reg_1081_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_28_reg_1081_reg[3]_i_1_n_0 ,\add_ln34_28_reg_1081_reg[3]_i_1_n_1 ,\add_ln34_28_reg_1081_reg[3]_i_1_n_2 ,\add_ln34_28_reg_1081_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_8s_8ns_8_4_1_U16_n_6,mac_muladd_8s_8s_8ns_8_4_1_U16_n_7,mac_muladd_8s_8s_8ns_8_4_1_U16_n_8,mac_muladd_8s_8s_8ns_8_4_1_U16_n_9}),
        .O(add_ln34_28_fu_699_p2[3:0]),
        .S({\add_ln34_28_reg_1081[3]_i_2_n_0 ,\add_ln34_28_reg_1081[3]_i_3_n_0 ,\add_ln34_28_reg_1081[3]_i_4_n_0 ,\add_ln34_28_reg_1081[3]_i_5_n_0 }));
  FDRE \add_ln34_28_reg_1081_reg[4] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[4]),
        .Q(add_ln34_28_reg_1081[4]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[5] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[5]),
        .Q(add_ln34_28_reg_1081[5]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[6] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[6]),
        .Q(add_ln34_28_reg_1081[6]),
        .R(1'b0));
  FDRE \add_ln34_28_reg_1081_reg[7] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(add_ln34_28_fu_699_p2[7]),
        .Q(add_ln34_28_reg_1081[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_28_reg_1081_reg[7]_i_1 
       (.CI(\add_ln34_28_reg_1081_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln34_28_reg_1081_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln34_28_reg_1081_reg[7]_i_1_n_1 ,\add_ln34_28_reg_1081_reg[7]_i_1_n_2 ,\add_ln34_28_reg_1081_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mac_muladd_8s_8s_8ns_8_4_1_U16_n_3,mac_muladd_8s_8s_8ns_8_4_1_U16_n_4,mac_muladd_8s_8s_8ns_8_4_1_U16_n_5}),
        .O(add_ln34_28_fu_699_p2[7:4]),
        .S({\add_ln34_28_reg_1081[7]_i_2_n_0 ,\add_ln34_28_reg_1081[7]_i_3_n_0 ,\add_ln34_28_reg_1081[7]_i_4_n_0 ,\add_ln34_28_reg_1081[7]_i_5_n_0 }));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[3]_i_2 
       (.I0(add_ln34_23_reg_1056[2]),
        .I1(add_ln34_24_reg_1071[2]),
        .I2(add_ln34_28_reg_1081[2]),
        .O(\add_ln34_29_reg_1086[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[3]_i_3 
       (.I0(add_ln34_23_reg_1056[1]),
        .I1(add_ln34_24_reg_1071[1]),
        .I2(add_ln34_28_reg_1081[1]),
        .O(\add_ln34_29_reg_1086[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[3]_i_4 
       (.I0(add_ln34_23_reg_1056[0]),
        .I1(add_ln34_24_reg_1071[0]),
        .I2(add_ln34_28_reg_1081[0]),
        .O(\add_ln34_29_reg_1086[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[3]_i_5 
       (.I0(add_ln34_23_reg_1056[3]),
        .I1(add_ln34_24_reg_1071[3]),
        .I2(add_ln34_28_reg_1081[3]),
        .I3(\add_ln34_29_reg_1086[3]_i_2_n_0 ),
        .O(\add_ln34_29_reg_1086[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[3]_i_6 
       (.I0(add_ln34_23_reg_1056[2]),
        .I1(add_ln34_24_reg_1071[2]),
        .I2(add_ln34_28_reg_1081[2]),
        .I3(\add_ln34_29_reg_1086[3]_i_3_n_0 ),
        .O(\add_ln34_29_reg_1086[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[3]_i_7 
       (.I0(add_ln34_23_reg_1056[1]),
        .I1(add_ln34_24_reg_1071[1]),
        .I2(add_ln34_28_reg_1081[1]),
        .I3(\add_ln34_29_reg_1086[3]_i_4_n_0 ),
        .O(\add_ln34_29_reg_1086[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln34_29_reg_1086[3]_i_8 
       (.I0(add_ln34_23_reg_1056[0]),
        .I1(add_ln34_24_reg_1071[0]),
        .I2(add_ln34_28_reg_1081[0]),
        .O(\add_ln34_29_reg_1086[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln34_29_reg_1086[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .O(\add_ln34_29_reg_1086[7]_i_1_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[7]_i_3 
       (.I0(add_ln34_23_reg_1056[5]),
        .I1(add_ln34_24_reg_1071[5]),
        .I2(add_ln34_28_reg_1081[5]),
        .O(\add_ln34_29_reg_1086[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[7]_i_4 
       (.I0(add_ln34_23_reg_1056[4]),
        .I1(add_ln34_24_reg_1071[4]),
        .I2(add_ln34_28_reg_1081[4]),
        .O(\add_ln34_29_reg_1086[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_29_reg_1086[7]_i_5 
       (.I0(add_ln34_23_reg_1056[3]),
        .I1(add_ln34_24_reg_1071[3]),
        .I2(add_ln34_28_reg_1081[3]),
        .O(\add_ln34_29_reg_1086[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln34_29_reg_1086[7]_i_6 
       (.I0(add_ln34_28_reg_1081[6]),
        .I1(add_ln34_24_reg_1071[6]),
        .I2(add_ln34_23_reg_1056[6]),
        .I3(add_ln34_24_reg_1071[7]),
        .I4(add_ln34_23_reg_1056[7]),
        .I5(add_ln34_28_reg_1081[7]),
        .O(\add_ln34_29_reg_1086[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[7]_i_7 
       (.I0(\add_ln34_29_reg_1086[7]_i_3_n_0 ),
        .I1(add_ln34_24_reg_1071[6]),
        .I2(add_ln34_23_reg_1056[6]),
        .I3(add_ln34_28_reg_1081[6]),
        .O(\add_ln34_29_reg_1086[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[7]_i_8 
       (.I0(add_ln34_23_reg_1056[5]),
        .I1(add_ln34_24_reg_1071[5]),
        .I2(add_ln34_28_reg_1081[5]),
        .I3(\add_ln34_29_reg_1086[7]_i_4_n_0 ),
        .O(\add_ln34_29_reg_1086[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_29_reg_1086[7]_i_9 
       (.I0(add_ln34_23_reg_1056[4]),
        .I1(add_ln34_24_reg_1071[4]),
        .I2(add_ln34_28_reg_1081[4]),
        .I3(\add_ln34_29_reg_1086[7]_i_5_n_0 ),
        .O(\add_ln34_29_reg_1086[7]_i_9_n_0 ));
  FDRE \add_ln34_29_reg_1086_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[0]),
        .Q(add_ln34_29_reg_1086[0]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[1]),
        .Q(add_ln34_29_reg_1086[1]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[2]),
        .Q(add_ln34_29_reg_1086[2]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[3]),
        .Q(add_ln34_29_reg_1086[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_29_reg_1086_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_29_reg_1086_reg[3]_i_1_n_0 ,\add_ln34_29_reg_1086_reg[3]_i_1_n_1 ,\add_ln34_29_reg_1086_reg[3]_i_1_n_2 ,\add_ln34_29_reg_1086_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln34_29_reg_1086[3]_i_2_n_0 ,\add_ln34_29_reg_1086[3]_i_3_n_0 ,\add_ln34_29_reg_1086[3]_i_4_n_0 ,1'b0}),
        .O(add_ln34_29_fu_707_p2[3:0]),
        .S({\add_ln34_29_reg_1086[3]_i_5_n_0 ,\add_ln34_29_reg_1086[3]_i_6_n_0 ,\add_ln34_29_reg_1086[3]_i_7_n_0 ,\add_ln34_29_reg_1086[3]_i_8_n_0 }));
  FDRE \add_ln34_29_reg_1086_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[4]),
        .Q(add_ln34_29_reg_1086[4]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[5]),
        .Q(add_ln34_29_reg_1086[5]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[6]),
        .Q(add_ln34_29_reg_1086[6]),
        .R(1'b0));
  FDRE \add_ln34_29_reg_1086_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln34_29_reg_1086[7]_i_1_n_0 ),
        .D(add_ln34_29_fu_707_p2[7]),
        .Q(add_ln34_29_reg_1086[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_29_reg_1086_reg[7]_i_2 
       (.CI(\add_ln34_29_reg_1086_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln34_29_reg_1086_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln34_29_reg_1086_reg[7]_i_2_n_1 ,\add_ln34_29_reg_1086_reg[7]_i_2_n_2 ,\add_ln34_29_reg_1086_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln34_29_reg_1086[7]_i_3_n_0 ,\add_ln34_29_reg_1086[7]_i_4_n_0 ,\add_ln34_29_reg_1086[7]_i_5_n_0 }),
        .O(add_ln34_29_fu_707_p2[7:4]),
        .S({\add_ln34_29_reg_1086[7]_i_6_n_0 ,\add_ln34_29_reg_1086[7]_i_7_n_0 ,\add_ln34_29_reg_1086[7]_i_8_n_0 ,\add_ln34_29_reg_1086[7]_i_9_n_0 }));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[3]_i_2 
       (.I0(add_ln34_18_reg_1026[2]),
        .I1(add_ln34_21_reg_1046[2]),
        .I2(add_ln34_29_reg_1086[2]),
        .O(\add_ln34_30_reg_1091[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[3]_i_3 
       (.I0(add_ln34_18_reg_1026[1]),
        .I1(add_ln34_21_reg_1046[1]),
        .I2(add_ln34_29_reg_1086[1]),
        .O(\add_ln34_30_reg_1091[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[3]_i_4 
       (.I0(add_ln34_18_reg_1026[0]),
        .I1(add_ln34_21_reg_1046[0]),
        .I2(add_ln34_29_reg_1086[0]),
        .O(\add_ln34_30_reg_1091[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[3]_i_5 
       (.I0(add_ln34_18_reg_1026[3]),
        .I1(add_ln34_21_reg_1046[3]),
        .I2(add_ln34_29_reg_1086[3]),
        .I3(\add_ln34_30_reg_1091[3]_i_2_n_0 ),
        .O(\add_ln34_30_reg_1091[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[3]_i_6 
       (.I0(add_ln34_18_reg_1026[2]),
        .I1(add_ln34_21_reg_1046[2]),
        .I2(add_ln34_29_reg_1086[2]),
        .I3(\add_ln34_30_reg_1091[3]_i_3_n_0 ),
        .O(\add_ln34_30_reg_1091[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[3]_i_7 
       (.I0(add_ln34_18_reg_1026[1]),
        .I1(add_ln34_21_reg_1046[1]),
        .I2(add_ln34_29_reg_1086[1]),
        .I3(\add_ln34_30_reg_1091[3]_i_4_n_0 ),
        .O(\add_ln34_30_reg_1091[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln34_30_reg_1091[3]_i_8 
       (.I0(add_ln34_18_reg_1026[0]),
        .I1(add_ln34_21_reg_1046[0]),
        .I2(add_ln34_29_reg_1086[0]),
        .O(\add_ln34_30_reg_1091[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[7]_i_2 
       (.I0(add_ln34_18_reg_1026[5]),
        .I1(add_ln34_21_reg_1046[5]),
        .I2(add_ln34_29_reg_1086[5]),
        .O(\add_ln34_30_reg_1091[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[7]_i_3 
       (.I0(add_ln34_18_reg_1026[4]),
        .I1(add_ln34_21_reg_1046[4]),
        .I2(add_ln34_29_reg_1086[4]),
        .O(\add_ln34_30_reg_1091[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln34_30_reg_1091[7]_i_4 
       (.I0(add_ln34_18_reg_1026[3]),
        .I1(add_ln34_21_reg_1046[3]),
        .I2(add_ln34_29_reg_1086[3]),
        .O(\add_ln34_30_reg_1091[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln34_30_reg_1091[7]_i_5 
       (.I0(add_ln34_29_reg_1086[6]),
        .I1(add_ln34_21_reg_1046[6]),
        .I2(add_ln34_18_reg_1026[6]),
        .I3(add_ln34_21_reg_1046[7]),
        .I4(add_ln34_18_reg_1026[7]),
        .I5(add_ln34_29_reg_1086[7]),
        .O(\add_ln34_30_reg_1091[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[7]_i_6 
       (.I0(\add_ln34_30_reg_1091[7]_i_2_n_0 ),
        .I1(add_ln34_21_reg_1046[6]),
        .I2(add_ln34_18_reg_1026[6]),
        .I3(add_ln34_29_reg_1086[6]),
        .O(\add_ln34_30_reg_1091[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[7]_i_7 
       (.I0(add_ln34_18_reg_1026[5]),
        .I1(add_ln34_21_reg_1046[5]),
        .I2(add_ln34_29_reg_1086[5]),
        .I3(\add_ln34_30_reg_1091[7]_i_3_n_0 ),
        .O(\add_ln34_30_reg_1091[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln34_30_reg_1091[7]_i_8 
       (.I0(add_ln34_18_reg_1026[4]),
        .I1(add_ln34_21_reg_1046[4]),
        .I2(add_ln34_29_reg_1086[4]),
        .I3(\add_ln34_30_reg_1091[7]_i_4_n_0 ),
        .O(\add_ln34_30_reg_1091[7]_i_8_n_0 ));
  FDRE \add_ln34_30_reg_1091_reg[0] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[0]),
        .Q(m_axi_gmem_0_WDATA[0]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[1] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[1]),
        .Q(m_axi_gmem_0_WDATA[1]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[2] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[2]),
        .Q(m_axi_gmem_0_WDATA[2]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[3] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[3]),
        .Q(m_axi_gmem_0_WDATA[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_30_reg_1091_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln34_30_reg_1091_reg[3]_i_1_n_0 ,\add_ln34_30_reg_1091_reg[3]_i_1_n_1 ,\add_ln34_30_reg_1091_reg[3]_i_1_n_2 ,\add_ln34_30_reg_1091_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln34_30_reg_1091[3]_i_2_n_0 ,\add_ln34_30_reg_1091[3]_i_3_n_0 ,\add_ln34_30_reg_1091[3]_i_4_n_0 ,1'b0}),
        .O(add_ln34_30_fu_716_p2[3:0]),
        .S({\add_ln34_30_reg_1091[3]_i_5_n_0 ,\add_ln34_30_reg_1091[3]_i_6_n_0 ,\add_ln34_30_reg_1091[3]_i_7_n_0 ,\add_ln34_30_reg_1091[3]_i_8_n_0 }));
  FDRE \add_ln34_30_reg_1091_reg[4] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[4]),
        .Q(m_axi_gmem_0_WDATA[4]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[5] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[5]),
        .Q(m_axi_gmem_0_WDATA[5]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[6] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[6]),
        .Q(m_axi_gmem_0_WDATA[6]),
        .R(1'b0));
  FDRE \add_ln34_30_reg_1091_reg[7] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(add_ln34_30_fu_716_p2[7]),
        .Q(m_axi_gmem_0_WDATA[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln34_30_reg_1091_reg[7]_i_1 
       (.CI(\add_ln34_30_reg_1091_reg[3]_i_1_n_0 ),
        .CO({\NLW_add_ln34_30_reg_1091_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln34_30_reg_1091_reg[7]_i_1_n_1 ,\add_ln34_30_reg_1091_reg[7]_i_1_n_2 ,\add_ln34_30_reg_1091_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln34_30_reg_1091[7]_i_2_n_0 ,\add_ln34_30_reg_1091[7]_i_3_n_0 ,\add_ln34_30_reg_1091[7]_i_4_n_0 }),
        .O(add_ln34_30_fu_716_p2[7:4]),
        .S({\add_ln34_30_reg_1091[7]_i_5_n_0 ,\add_ln34_30_reg_1091[7]_i_6_n_0 ,\add_ln34_30_reg_1091[7]_i_7_n_0 ,\add_ln34_30_reg_1091[7]_i_8_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF222F22222222)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_block_pp0_stage9_subdone),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_block_pp0_stage10_subdone),
        .I3(ap_CS_fsm_pp0_stage10),
        .O(ap_NS_fsm[10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_block_pp0_stage10_subdone),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_block_pp0_stage11_subdone),
        .I3(ap_CS_fsm_pp0_stage11),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_block_pp0_stage11_subdone),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_block_pp0_stage12_subdone),
        .I3(ap_CS_fsm_pp0_stage12),
        .O(ap_NS_fsm[12]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_block_pp0_stage12_subdone),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_block_pp0_stage13_subdone),
        .I3(ap_CS_fsm_pp0_stage13),
        .O(ap_NS_fsm[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_block_pp0_stage13_subdone),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_block_pp0_stage14_subdone),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(ap_block_pp0_stage14_subdone),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(flow_control_loop_pipe_sequential_init_U_n_76),
        .I3(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[15]));
  LUT6 #(
    .INIT(64'hFFFF0E000E000E00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_block_pp0_stage1_subdone),
        .I5(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h111F0000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0),
        .I1(gmem_0_ARREADY),
        .I2(gmem_0_RVALID),
        .I3(ap_block_pp0_stage0_subdone_grp23_done_reg),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_11001));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_RVALID),
        .I3(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I4(p_248_in),
        .O(ap_block_pp0_stage1_subdone));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_block_pp0_stage1_subdone_grp1_done_reg11_out),
        .I1(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .O(ap_block_pp0_stage1_subdone_grp1_done_reg11_out));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_block_pp0_stage2_subdone_grp26_done_reg14_out),
        .I1(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .O(ap_block_pp0_stage2_subdone_grp26_done_reg14_out));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_0 ),
        .I1(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .O(\ap_CS_fsm[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm[6]_i_2_n_0 ),
        .I1(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .O(\ap_CS_fsm[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(ap_block_pp0_stage6_subdone_grp30_done_reg30_out),
        .I1(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .O(ap_block_pp0_stage6_subdone_grp30_done_reg30_out));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(\ap_CS_fsm[8]_i_2_n_0 ),
        .I1(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I3(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .I4(p_248_in),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(p_248_in),
        .I2(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .O(\ap_CS_fsm[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_block_pp0_stage8_subdone),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_block_pp0_stage9_subdone),
        .I3(ap_CS_fsm_pp0_stage9),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_RVALID),
        .I3(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .I4(p_248_in),
        .O(ap_block_pp0_stage8_subdone));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EEAE0000)) 
    ap_block_pp0_stage0_subdone_grp23_done_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone_grp23_done_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_0_RVALID),
        .I4(ap_rst_n),
        .I5(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .O(ap_block_pp0_stage0_subdone_grp23_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp23_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp23_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage0_subdone_grp23_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEAE0000)) 
    ap_block_pp0_stage0_subdone_grp24_done_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_0_ARREADY),
        .I4(ap_rst_n),
        .I5(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .O(ap_block_pp0_stage0_subdone_grp24_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage0_subdone_grp24_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone_grp24_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage10_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage10_subdone),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage10_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage10_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage10_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage10_subdone_grp11_done_reg_i_1
       (.I0(ap_block_pp0_stage10_subdone_grp11_done_reg),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_block_pp0_stage10_subdone),
        .O(ap_block_pp0_stage10_subdone_grp11_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage10_subdone_grp11_done_reg_i_2
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage10_subdone_grp11_done_reg),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage10_subdone_grp12_done_reg_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage10_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage10_subdone_grp11_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage10_subdone_grp11_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage10_subdone_grp11_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage10_subdone_grp12_done_reg_i_1
       (.I0(ap_block_pp0_stage10_subdone_grp12_done_reg_reg_n_0),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_block_pp0_stage10_subdone),
        .O(ap_block_pp0_stage10_subdone_grp12_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage10_subdone_grp12_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage10_subdone_grp12_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage10_subdone_grp12_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage11_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage11_subdone),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage11_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage11_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage11_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage11_subdone_grp13_done_reg_i_1
       (.I0(ap_block_pp0_stage11_subdone_grp13_done_reg),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage11),
        .I5(ap_block_pp0_stage11_subdone),
        .O(ap_block_pp0_stage11_subdone_grp13_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage11_subdone_grp13_done_reg_i_2
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage11_subdone_grp13_done_reg),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage11_subdone_grp14_done_reg_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage11_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage11_subdone_grp13_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage11_subdone_grp13_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage11_subdone_grp13_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage11_subdone_grp14_done_reg_i_1
       (.I0(ap_block_pp0_stage11_subdone_grp14_done_reg_reg_n_0),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_block_pp0_stage11_subdone),
        .O(ap_block_pp0_stage11_subdone_grp14_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage11_subdone_grp14_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage11_subdone_grp14_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage11_subdone_grp14_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage12_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage12_subdone),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage12_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage12_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage12_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage12_subdone_grp15_done_reg_i_1
       (.I0(ap_block_pp0_stage12_subdone_grp15_done_reg),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage12),
        .I5(ap_block_pp0_stage12_subdone),
        .O(ap_block_pp0_stage12_subdone_grp15_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage12_subdone_grp15_done_reg_i_2
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage12_subdone_grp15_done_reg),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage12_subdone_grp16_done_reg_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage12_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage12_subdone_grp15_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage12_subdone_grp15_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage12_subdone_grp15_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage12_subdone_grp16_done_reg_i_1
       (.I0(ap_block_pp0_stage12_subdone_grp16_done_reg_reg_n_0),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_block_pp0_stage12_subdone),
        .O(ap_block_pp0_stage12_subdone_grp16_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage12_subdone_grp16_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage12_subdone_grp16_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage12_subdone_grp16_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage13_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage13_subdone),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage13_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage13_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage13_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage13_subdone_grp17_done_reg_i_1
       (.I0(ap_block_pp0_stage13_subdone_grp17_done_reg),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_block_pp0_stage13_subdone),
        .O(ap_block_pp0_stage13_subdone_grp17_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage13_subdone_grp17_done_reg_i_2
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage13_subdone_grp17_done_reg),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage13_subdone_grp18_done_reg_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage13_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage13_subdone_grp17_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage13_subdone_grp17_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage13_subdone_grp17_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage13_subdone_grp18_done_reg_i_1
       (.I0(ap_block_pp0_stage13_subdone_grp18_done_reg_reg_n_0),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage13),
        .I4(ap_block_pp0_stage13_subdone),
        .O(ap_block_pp0_stage13_subdone_grp18_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage13_subdone_grp18_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage13_subdone_grp18_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage13_subdone_grp18_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage14_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage14_subdone),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_block_pp0_stage14_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage14_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage14_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage14_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage14_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage14_subdone_grp19_done_reg_i_1
       (.I0(ap_block_pp0_stage14_subdone_grp19_done_reg),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_block_pp0_stage14_subdone),
        .O(ap_block_pp0_stage14_subdone_grp19_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage14_subdone_grp19_done_reg_i_2
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage14_subdone_grp19_done_reg),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage14_subdone_grp20_done_reg_reg_n_0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage14_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage14_subdone_grp19_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage14_subdone_grp19_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage14_subdone_grp19_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage14_subdone_grp20_done_reg_i_1
       (.I0(ap_block_pp0_stage14_subdone_grp20_done_reg_reg_n_0),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_block_pp0_stage14_subdone),
        .O(ap_block_pp0_stage14_subdone_grp20_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage14_subdone_grp20_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage14_subdone_grp20_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage14_subdone_grp20_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage15_subdone_grp0_done_reg_i_1
       (.I0(flow_control_loop_pipe_sequential_init_U_n_76),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage15_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage15_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage15_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000EEEAEEEE)) 
    ap_block_pp0_stage15_subdone_grp21_done_reg_i_1
       (.I0(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_block_pp0_stage15_subdone_grp21_done_reg_i_2_n_0),
        .O(ap_block_pp0_stage15_subdone_grp21_done_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    ap_block_pp0_stage15_subdone_grp21_done_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(ap_rst_n),
        .O(ap_block_pp0_stage15_subdone_grp21_done_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage15_subdone_grp21_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage15_subdone_grp21_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hD0D80000)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(ap_block_pp0_stage15_subdone_grp22_done_reg),
        .I3(p_248_in),
        .I4(ap_rst_n),
        .O(ap_block_pp0_stage15_subdone_grp22_done_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_i_3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\icmp_ln26_reg_877_reg[0]_1 ),
        .I2(gmem_0_ARREADY),
        .O(p_248_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage15_subdone_grp22_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage15_subdone_grp22_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage15_subdone_grp22_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD8D0D8D800000000)) 
    ap_block_pp0_stage15_subdone_grp33_done_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(ap_block_pp0_stage15_subdone_grp33_done_reg_reg_n_0),
        .I3(gmem_0_WREADY),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_rst_n),
        .O(ap_block_pp0_stage15_subdone_grp33_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage15_subdone_grp33_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage15_subdone_grp33_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage15_subdone_grp33_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage1_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage1_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage1_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage1_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage1_subdone_grp1_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .O(ap_block_pp0_stage1_subdone_grp1_done_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_block_pp0_stage1_subdone_grp1_done_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_0_RVALID),
        .O(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage1_subdone_grp1_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage1_subdone_grp1_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage1_subdone_grp25_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .O(ap_block_pp0_stage1_subdone_grp25_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage1_subdone_grp25_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage1_subdone_grp25_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage2_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(ap_block_pp0_stage2_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage2_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage2_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage2_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage2_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage2_subdone_grp26_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .O(ap_block_pp0_stage2_subdone_grp26_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage2_subdone_grp26_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage2_subdone_grp26_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage2_subdone_grp2_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .O(ap_block_pp0_stage2_subdone_grp2_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage2_subdone_grp2_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage2_subdone_grp2_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage3_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage3_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage3_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage3_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage3_subdone_grp27_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .O(ap_block_pp0_stage3_subdone_grp27_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage3_subdone_grp27_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage3_subdone_grp27_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage3_subdone_grp3_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .O(ap_block_pp0_stage3_subdone_grp3_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage3_subdone_grp3_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage3_subdone_grp3_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage4_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_block_pp0_stage4_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage4_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage4_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage4_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage4_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage4_subdone_grp28_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .O(ap_block_pp0_stage4_subdone_grp28_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage4_subdone_grp28_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage4_subdone_grp28_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage4_subdone_grp4_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .O(ap_block_pp0_stage4_subdone_grp4_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage4_subdone_grp4_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage4_subdone_grp4_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage5_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage5_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage5_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage5_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage5_subdone_grp29_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .O(ap_block_pp0_stage5_subdone_grp29_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage5_subdone_grp29_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage5_subdone_grp29_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage5_subdone_grp5_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .O(ap_block_pp0_stage5_subdone_grp5_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage5_subdone_grp5_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage5_subdone_grp5_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage6_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage6),
        .I5(ap_block_pp0_stage6_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage6_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage6_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage6_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage6_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage6_subdone_grp30_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .O(ap_block_pp0_stage6_subdone_grp30_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage6_subdone_grp30_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage6_subdone_grp30_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage6_subdone_grp6_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .O(ap_block_pp0_stage6_subdone_grp6_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage6_subdone_grp6_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage6_subdone_grp6_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage7_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage7_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage7_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage7_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage7_subdone_grp31_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .O(ap_block_pp0_stage7_subdone_grp31_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage7_subdone_grp31_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage7_subdone_grp31_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage7_subdone_grp7_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .O(ap_block_pp0_stage7_subdone_grp7_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage7_subdone_grp7_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage7_subdone_grp7_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F44FFFF4F440000)) 
    ap_block_pp0_stage8_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .I1(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I2(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .I3(p_248_in),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_block_pp0_stage8_subdone_grp0_done_reg_reg_n_0),
        .O(ap_block_pp0_stage8_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage8_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage8_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage8_subdone_grp0_done_reg_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h22A222A200000080)) 
    ap_block_pp0_stage8_subdone_grp32_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .O(ap_block_pp0_stage8_subdone_grp32_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage8_subdone_grp32_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage8_subdone_grp32_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22002200AA082200)) 
    ap_block_pp0_stage8_subdone_grp8_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(p_248_in),
        .I3(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .I4(ap_block_pp0_stage1_subdone_grp1_done_reg_i_2_n_0),
        .I5(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .O(ap_block_pp0_stage8_subdone_grp8_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage8_subdone_grp8_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage8_subdone_grp8_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_block_pp0_stage9_subdone_grp0_done_reg_i_1
       (.I0(ap_block_pp0_stage9_subdone),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .O(ap_block_pp0_stage9_subdone_grp0_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage9_subdone_grp0_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage9_subdone_grp0_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hB0A000A0)) 
    ap_block_pp0_stage9_subdone_grp10_done_reg_i_1
       (.I0(ap_block_pp0_stage9_subdone_grp10_done_reg),
        .I1(p_248_in),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_block_pp0_stage9_subdone),
        .O(ap_block_pp0_stage9_subdone_grp10_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage9_subdone_grp10_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage9_subdone_grp10_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage9_subdone_grp10_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBF00AA000000AA00)) 
    ap_block_pp0_stage9_subdone_grp9_done_reg_i_1
       (.I0(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_pp0_stage9),
        .I5(ap_block_pp0_stage9_subdone),
        .O(ap_block_pp0_stage9_subdone_grp9_done_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0101015500000000)) 
    ap_block_pp0_stage9_subdone_grp9_done_reg_i_3
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(gmem_0_RVALID),
        .I2(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0),
        .I3(gmem_0_ARREADY),
        .I4(ap_block_pp0_stage9_subdone_grp10_done_reg),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_block_pp0_stage9_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_block_pp0_stage9_subdone_grp9_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage9_subdone_grp9_done_reg_i_1_n_0),
        .Q(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000F2D00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(flow_control_loop_pipe_sequential_init_U_n_76),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .I5(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_ready),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(flow_control_loop_pipe_sequential_init_U_n_76),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .O(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20202000)) 
    \bus_wide_gen.data_buf[31]_i_10 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(gmem_0_RVALID),
        .I4(\icmp_ln26_reg_877_reg[0]_1 ),
        .O(reg_2546190_out));
  LUT5 #(
    .INIT(32'h22200000)) 
    \bus_wide_gen.data_buf[31]_i_11 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_block_pp0_stage12_subdone_grp15_done_reg),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2546177_out));
  LUT5 #(
    .INIT(32'h22200000)) 
    \bus_wide_gen.data_buf[31]_i_12 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2545168_out));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(D),
        .I1(\reg_258[7]_i_2_n_0 ),
        .I2(\reg_254[7]_i_2_n_0 ),
        .I3(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I4(\bus_wide_gen.data_buf[31]_i_9_n_0 ),
        .I5(\bus_wide_gen.data_buf_reg[31] ),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT5 #(
    .INIT(32'hAAFFAAFE)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(gmem_addr_16_read_reg_10610),
        .I1(reg_2546190_out),
        .I2(reg_2587180_out),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(reg_2546177_out),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(reg_2585171_out),
        .I1(reg_2587184_out),
        .I2(reg_2586174_out),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(reg_2545168_out),
        .O(\bus_wide_gen.data_buf[31]_i_9_n_0 ));
  FDRE \empty_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\oc_fu_122_reg_n_0_[0] ),
        .Q(zext_ln34_fu_592_p1[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \empty_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\oc_fu_122_reg_n_0_[1] ),
        .Q(zext_ln34_fu_592_p1[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \empty_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\oc_fu_122_reg_n_0_[2] ),
        .Q(zext_ln34_fu_592_p1[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \empty_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\oc_fu_122_reg_n_0_[3] ),
        .Q(zext_ln34_fu_592_p1[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  FDRE \empty_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\oc_fu_122_reg_n_0_[4] ),
        .Q(zext_ln34_fu_592_p1[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(add_ln34_fu_304_p2),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .ap_block_pp0_stage15_subdone_grp21_done_reg(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .ap_block_pp0_stage15_subdone_grp22_done_reg(ap_block_pp0_stage15_subdone_grp22_done_reg),
        .ap_block_pp0_stage15_subdone_grp22_done_reg_i_2_0(ap_block_pp0_stage15_subdone_grp33_done_reg_reg_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_5),
        .ap_enable_reg_pp0_iter0_reg_reg_0(oc_fu_122),
        .ap_enable_reg_pp0_iter0_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_76),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage15,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_loop_init_int_reg_1(\icmp_ln26_reg_877_reg[0]_1 ),
        .ap_loop_init_int_reg_2(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\empty_reg_886_reg[0] (\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .gmem_0_WREADY(gmem_0_WREADY),
        .\gmem_addr_1_reg_905_reg[63] (\gmem_addr_1_reg_905_reg[63]_0 [63:3]),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_reg),
        .\h_fu_118_reg[4] (\h_fu_118_reg[4] ),
        .icmp_ln26_fu_270_p2(icmp_ln26_fu_270_p2),
        .\oc_fu_122_reg[4] (add_ln26_fu_276_p2),
        .\oc_fu_122_reg[5] ({\oc_fu_122_reg_n_0_[5] ,\oc_fu_122_reg_n_0_[4] ,\oc_fu_122_reg_n_0_[3] ,\oc_fu_122_reg_n_0_[2] ,\oc_fu_122_reg_n_0_[1] ,\oc_fu_122_reg_n_0_[0] }),
        .\w_reg_164_reg[0] (\w_reg_164_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_10_reg_959[0]_i_1 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .O(add_ln34_15_fu_640_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_959[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_10_reg_959[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_10_reg_959[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_10_reg_959[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_959[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_10_reg_959[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_959[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_10_reg_959[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_959[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_10_reg_959[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_959[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_10_reg_959[8]_i_5_n_0 ));
  FDRE \gmem_addr_10_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_10_reg_959[0]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[10]),
        .Q(gmem_addr_10_reg_959[10]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[11]),
        .Q(gmem_addr_10_reg_959[11]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[12]),
        .Q(gmem_addr_10_reg_959[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[12]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[12]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[12]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[12]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_10_reg_959_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[13]),
        .Q(gmem_addr_10_reg_959[13]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[14]),
        .Q(gmem_addr_10_reg_959[14]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[15]),
        .Q(gmem_addr_10_reg_959[15]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[16]),
        .Q(gmem_addr_10_reg_959[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[16]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[16]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[16]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[16]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_10_reg_959_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[17]),
        .Q(gmem_addr_10_reg_959[17]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[18]),
        .Q(gmem_addr_10_reg_959[18]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[19]),
        .Q(gmem_addr_10_reg_959[19]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[1]),
        .Q(gmem_addr_10_reg_959[1]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[20]),
        .Q(gmem_addr_10_reg_959[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[20]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[20]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[20]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[20]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_10_reg_959_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[21]),
        .Q(gmem_addr_10_reg_959[21]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[22]),
        .Q(gmem_addr_10_reg_959[22]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[23]),
        .Q(gmem_addr_10_reg_959[23]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[24]),
        .Q(gmem_addr_10_reg_959[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[24]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[24]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[24]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[24]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_10_reg_959_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[25]),
        .Q(gmem_addr_10_reg_959[25]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[26]),
        .Q(gmem_addr_10_reg_959[26]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[27]),
        .Q(gmem_addr_10_reg_959[27]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[28]),
        .Q(gmem_addr_10_reg_959[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[28]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[28]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[28]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[28]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_10_reg_959_reg[29] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[29]),
        .Q(gmem_addr_10_reg_959[29]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[2]),
        .Q(gmem_addr_10_reg_959[2]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[30] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[30]),
        .Q(gmem_addr_10_reg_959[30]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[31] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[31]),
        .Q(gmem_addr_10_reg_959[31]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[32] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[32]),
        .Q(gmem_addr_10_reg_959[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[32]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[32]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[32]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[32]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_10_reg_959_reg[33] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[33]),
        .Q(gmem_addr_10_reg_959[33]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[34] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[34]),
        .Q(gmem_addr_10_reg_959[34]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[35] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[35]),
        .Q(gmem_addr_10_reg_959[35]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[36] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[36]),
        .Q(gmem_addr_10_reg_959[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[36]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[36]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[36]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[36]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_10_reg_959_reg[37] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[37]),
        .Q(gmem_addr_10_reg_959[37]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[38] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[38]),
        .Q(gmem_addr_10_reg_959[38]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[39] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[39]),
        .Q(gmem_addr_10_reg_959[39]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[3]),
        .Q(gmem_addr_10_reg_959[3]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[40] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[40]),
        .Q(gmem_addr_10_reg_959[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[40]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[40]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[40]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[40]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_10_reg_959_reg[41] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[41]),
        .Q(gmem_addr_10_reg_959[41]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[42] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[42]),
        .Q(gmem_addr_10_reg_959[42]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[43] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[43]),
        .Q(gmem_addr_10_reg_959[43]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[44] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[44]),
        .Q(gmem_addr_10_reg_959[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[44]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[44]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[44]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[44]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_10_reg_959_reg[45] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[45]),
        .Q(gmem_addr_10_reg_959[45]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[46] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[46]),
        .Q(gmem_addr_10_reg_959[46]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[47] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[47]),
        .Q(gmem_addr_10_reg_959[47]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[48] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[48]),
        .Q(gmem_addr_10_reg_959[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[48]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[48]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[48]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[48]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_10_reg_959_reg[49] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[49]),
        .Q(gmem_addr_10_reg_959[49]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[4]),
        .Q(gmem_addr_10_reg_959[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_10_reg_959_reg[4]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[4]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[4]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],\gmem_addr_1_reg_905_reg[63]_0 [3],1'b0,1'b0}),
        .O({add_ln34_9_fu_508_p2[4:2],\NLW_gmem_addr_10_reg_959_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_10_reg_959[4]_i_2_n_0 ,\gmem_addr_10_reg_959[4]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [2:1]}));
  FDRE \gmem_addr_10_reg_959_reg[50] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[50]),
        .Q(gmem_addr_10_reg_959[50]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[51] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[51]),
        .Q(gmem_addr_10_reg_959[51]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[52] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[52]),
        .Q(gmem_addr_10_reg_959[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[52]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[52]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[52]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[52]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_10_reg_959_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[53]),
        .Q(gmem_addr_10_reg_959[53]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[54]),
        .Q(gmem_addr_10_reg_959[54]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[55]),
        .Q(gmem_addr_10_reg_959[55]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[56]),
        .Q(gmem_addr_10_reg_959[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[56]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[56]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[56]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[56]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_10_reg_959_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[57]),
        .Q(gmem_addr_10_reg_959[57]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[58] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[58]),
        .Q(gmem_addr_10_reg_959[58]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[59] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[59]),
        .Q(gmem_addr_10_reg_959[59]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[5]),
        .Q(gmem_addr_10_reg_959[5]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[60] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[60]),
        .Q(gmem_addr_10_reg_959[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[60]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[60]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[60]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[60]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_9_fu_508_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_10_reg_959_reg[61] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[61]),
        .Q(gmem_addr_10_reg_959[61]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[62] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[62]),
        .Q(gmem_addr_10_reg_959[62]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[63] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[63]),
        .Q(gmem_addr_10_reg_959[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[63]_i_2 
       (.CI(\gmem_addr_10_reg_959_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_10_reg_959_reg[63]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_10_reg_959_reg[63]_i_2_n_2 ,\gmem_addr_10_reg_959_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_10_reg_959_reg[63]_i_2_O_UNCONNECTED [3],add_ln34_9_fu_508_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_10_reg_959_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[6]),
        .Q(gmem_addr_10_reg_959[6]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[7]),
        .Q(gmem_addr_10_reg_959[7]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_959_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[8]),
        .Q(gmem_addr_10_reg_959[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_10_reg_959_reg[8]_i_1 
       (.CI(\gmem_addr_10_reg_959_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_10_reg_959_reg[8]_i_1_n_0 ,\gmem_addr_10_reg_959_reg[8]_i_1_n_1 ,\gmem_addr_10_reg_959_reg[8]_i_1_n_2 ,\gmem_addr_10_reg_959_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_9_fu_508_p2[8:5]),
        .S({\gmem_addr_10_reg_959[8]_i_2_n_0 ,\gmem_addr_10_reg_959[8]_i_3_n_0 ,\gmem_addr_10_reg_959[8]_i_4_n_0 ,\gmem_addr_10_reg_959[8]_i_5_n_0 }));
  FDRE \gmem_addr_10_reg_959_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(add_ln34_9_fu_508_p2[9]),
        .Q(gmem_addr_10_reg_959[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_965[11]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_11_reg_965[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_11_reg_965[3]_i_2 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_11_reg_965[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_11_reg_965[3]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_11_reg_965[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_965[7]_i_2 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_11_reg_965[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_965[7]_i_3 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_11_reg_965[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_965[7]_i_4 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_11_reg_965[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_965[7]_i_5 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_11_reg_965[7]_i_5_n_0 ));
  FDRE \gmem_addr_11_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_11_reg_965[0]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[10]),
        .Q(gmem_addr_11_reg_965[10]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[11]),
        .Q(gmem_addr_11_reg_965[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[11]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[11]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[11]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[11]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln34_fu_592_p1[8]}),
        .O(add_ln34_10_fu_530_p2[11:8]),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [11:9],\gmem_addr_11_reg_965[11]_i_2_n_0 }));
  FDRE \gmem_addr_11_reg_965_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[12]),
        .Q(gmem_addr_11_reg_965[12]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[13]),
        .Q(gmem_addr_11_reg_965[13]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[14]),
        .Q(gmem_addr_11_reg_965[14]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[15]),
        .Q(gmem_addr_11_reg_965[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[15]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[15]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[15]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[15]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[15:12]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [15:12]));
  FDRE \gmem_addr_11_reg_965_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[16]),
        .Q(gmem_addr_11_reg_965[16]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[17]),
        .Q(gmem_addr_11_reg_965[17]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[18]),
        .Q(gmem_addr_11_reg_965[18]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[19]),
        .Q(gmem_addr_11_reg_965[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[19]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[19]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[19]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[19]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[19:16]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [19:16]));
  FDRE \gmem_addr_11_reg_965_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[1]),
        .Q(gmem_addr_11_reg_965[1]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[20]),
        .Q(gmem_addr_11_reg_965[20]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[21]),
        .Q(gmem_addr_11_reg_965[21]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[22]),
        .Q(gmem_addr_11_reg_965[22]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[23]),
        .Q(gmem_addr_11_reg_965[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[23]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[23]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[23]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[23]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[23:20]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [23:20]));
  FDRE \gmem_addr_11_reg_965_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[24]),
        .Q(gmem_addr_11_reg_965[24]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[25]),
        .Q(gmem_addr_11_reg_965[25]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[26]),
        .Q(gmem_addr_11_reg_965[26]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[27]),
        .Q(gmem_addr_11_reg_965[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[27]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[27]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[27]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[27]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[27:24]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [27:24]));
  FDRE \gmem_addr_11_reg_965_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[28]),
        .Q(gmem_addr_11_reg_965[28]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[29]),
        .Q(gmem_addr_11_reg_965[29]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[2]),
        .Q(gmem_addr_11_reg_965[2]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[30]),
        .Q(gmem_addr_11_reg_965[30]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[31]),
        .Q(gmem_addr_11_reg_965[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[31]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[31]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[31]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[31]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[31:28]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [31:28]));
  FDRE \gmem_addr_11_reg_965_reg[32] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[32]),
        .Q(gmem_addr_11_reg_965[32]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[33] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[33]),
        .Q(gmem_addr_11_reg_965[33]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[34] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[34]),
        .Q(gmem_addr_11_reg_965[34]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[35] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[35]),
        .Q(gmem_addr_11_reg_965[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[35]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[35]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[35]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[35]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[35:32]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [35:32]));
  FDRE \gmem_addr_11_reg_965_reg[36] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[36]),
        .Q(gmem_addr_11_reg_965[36]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[37] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[37]),
        .Q(gmem_addr_11_reg_965[37]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[38] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[38]),
        .Q(gmem_addr_11_reg_965[38]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[39] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[39]),
        .Q(gmem_addr_11_reg_965[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[39]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[39]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[39]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[39]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[39:36]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [39:36]));
  FDRE \gmem_addr_11_reg_965_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[3]),
        .Q(gmem_addr_11_reg_965[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_11_reg_965_reg[3]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[3]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[3]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_905_reg[63]_0 [3],1'b0,\gmem_addr_1_reg_905_reg[63]_0 [1],1'b0}),
        .O({add_ln34_10_fu_530_p2[3:1],\NLW_gmem_addr_11_reg_965_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_11_reg_965[3]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [2],\gmem_addr_11_reg_965[3]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [0]}));
  FDRE \gmem_addr_11_reg_965_reg[40] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[40]),
        .Q(gmem_addr_11_reg_965[40]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[41] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[41]),
        .Q(gmem_addr_11_reg_965[41]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[42] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[42]),
        .Q(gmem_addr_11_reg_965[42]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[43] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[43]),
        .Q(gmem_addr_11_reg_965[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[43]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[43]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[43]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[43]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[43:40]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [43:40]));
  FDRE \gmem_addr_11_reg_965_reg[44] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[44]),
        .Q(gmem_addr_11_reg_965[44]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[45] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[45]),
        .Q(gmem_addr_11_reg_965[45]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[46] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[46]),
        .Q(gmem_addr_11_reg_965[46]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[47] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[47]),
        .Q(gmem_addr_11_reg_965[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[47]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[47]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[47]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[47]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[47:44]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [47:44]));
  FDRE \gmem_addr_11_reg_965_reg[48] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[48]),
        .Q(gmem_addr_11_reg_965[48]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[49] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[49]),
        .Q(gmem_addr_11_reg_965[49]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[4]),
        .Q(gmem_addr_11_reg_965[4]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[50] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[50]),
        .Q(gmem_addr_11_reg_965[50]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[51] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[51]),
        .Q(gmem_addr_11_reg_965[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[51]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[51]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[51]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[51]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[51:48]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [51:48]));
  FDRE \gmem_addr_11_reg_965_reg[52] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[52]),
        .Q(gmem_addr_11_reg_965[52]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[53] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[53]),
        .Q(gmem_addr_11_reg_965[53]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[54] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[54]),
        .Q(gmem_addr_11_reg_965[54]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[55] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[55]),
        .Q(gmem_addr_11_reg_965[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[55]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[55]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[55]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[55]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[55:52]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [55:52]));
  FDRE \gmem_addr_11_reg_965_reg[56] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[56]),
        .Q(gmem_addr_11_reg_965[56]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[57] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[57]),
        .Q(gmem_addr_11_reg_965[57]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[58] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[58]),
        .Q(gmem_addr_11_reg_965[58]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[59] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[59]),
        .Q(gmem_addr_11_reg_965[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[59]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[59]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[59]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[59]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[59:56]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [59:56]));
  FDRE \gmem_addr_11_reg_965_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[5]),
        .Q(gmem_addr_11_reg_965[5]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[60] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[60]),
        .Q(gmem_addr_11_reg_965[60]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[61] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[61]),
        .Q(gmem_addr_11_reg_965[61]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[62] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[62]),
        .Q(gmem_addr_11_reg_965[62]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[63] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[63]),
        .Q(gmem_addr_11_reg_965[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[63]_i_2 
       (.CI(\gmem_addr_11_reg_965_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_11_reg_965_reg[63]_i_2_CO_UNCONNECTED [3],\gmem_addr_11_reg_965_reg[63]_i_2_n_1 ,\gmem_addr_11_reg_965_reg[63]_i_2_n_2 ,\gmem_addr_11_reg_965_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_10_fu_530_p2[63:60]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [63:60]));
  FDRE \gmem_addr_11_reg_965_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[6]),
        .Q(gmem_addr_11_reg_965[6]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[7]),
        .Q(gmem_addr_11_reg_965[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_11_reg_965_reg[7]_i_1 
       (.CI(\gmem_addr_11_reg_965_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_11_reg_965_reg[7]_i_1_n_0 ,\gmem_addr_11_reg_965_reg[7]_i_1_n_1 ,\gmem_addr_11_reg_965_reg[7]_i_1_n_2 ,\gmem_addr_11_reg_965_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[7:4]),
        .O(add_ln34_10_fu_530_p2[7:4]),
        .S({\gmem_addr_11_reg_965[7]_i_2_n_0 ,\gmem_addr_11_reg_965[7]_i_3_n_0 ,\gmem_addr_11_reg_965[7]_i_4_n_0 ,\gmem_addr_11_reg_965[7]_i_5_n_0 }));
  FDRE \gmem_addr_11_reg_965_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[8]),
        .Q(gmem_addr_11_reg_965[8]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_965_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .D(add_ln34_10_fu_530_p2[9]),
        .Q(gmem_addr_11_reg_965[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_971[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_12_reg_971[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_12_reg_971[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_12_reg_971[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_12_reg_971[4]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_12_reg_971[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_971[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_12_reg_971[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_971[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_12_reg_971[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_971[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_12_reg_971[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_971[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_12_reg_971[8]_i_5_n_0 ));
  FDRE \gmem_addr_12_reg_971_reg[10] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[10]),
        .Q(gmem_addr_12_reg_971[10]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[11] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[11]),
        .Q(gmem_addr_12_reg_971[11]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[12] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[12]),
        .Q(gmem_addr_12_reg_971[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[12]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[12]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[12]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[12]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_12_reg_971_reg[13] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[13]),
        .Q(gmem_addr_12_reg_971[13]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[14] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[14]),
        .Q(gmem_addr_12_reg_971[14]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[15] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[15]),
        .Q(gmem_addr_12_reg_971[15]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[16] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[16]),
        .Q(gmem_addr_12_reg_971[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[16]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[16]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[16]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[16]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_12_reg_971_reg[17] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[17]),
        .Q(gmem_addr_12_reg_971[17]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[18] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[18]),
        .Q(gmem_addr_12_reg_971[18]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[19] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[19]),
        .Q(gmem_addr_12_reg_971[19]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[20] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[20]),
        .Q(gmem_addr_12_reg_971[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[20]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[20]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[20]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[20]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_12_reg_971_reg[21] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[21]),
        .Q(gmem_addr_12_reg_971[21]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[22] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[22]),
        .Q(gmem_addr_12_reg_971[22]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[23] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[23]),
        .Q(gmem_addr_12_reg_971[23]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[24] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[24]),
        .Q(gmem_addr_12_reg_971[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[24]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[24]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[24]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[24]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_12_reg_971_reg[25] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[25]),
        .Q(gmem_addr_12_reg_971[25]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[26] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[26]),
        .Q(gmem_addr_12_reg_971[26]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[27] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[27]),
        .Q(gmem_addr_12_reg_971[27]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[28] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[28]),
        .Q(gmem_addr_12_reg_971[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[28]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[28]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[28]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[28]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_12_reg_971_reg[29] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[29]),
        .Q(gmem_addr_12_reg_971[29]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[2]),
        .Q(gmem_addr_12_reg_971[2]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[30] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[30]),
        .Q(gmem_addr_12_reg_971[30]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[31] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[31]),
        .Q(gmem_addr_12_reg_971[31]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[32] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[32]),
        .Q(gmem_addr_12_reg_971[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[32]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[32]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[32]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[32]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_12_reg_971_reg[33] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[33]),
        .Q(gmem_addr_12_reg_971[33]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[34] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[34]),
        .Q(gmem_addr_12_reg_971[34]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[35] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[35]),
        .Q(gmem_addr_12_reg_971[35]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[36] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[36]),
        .Q(gmem_addr_12_reg_971[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[36]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[36]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[36]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[36]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_12_reg_971_reg[37] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[37]),
        .Q(gmem_addr_12_reg_971[37]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[38] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[38]),
        .Q(gmem_addr_12_reg_971[38]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[39] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[39]),
        .Q(gmem_addr_12_reg_971[39]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[3]),
        .Q(gmem_addr_12_reg_971[3]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[40] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[40]),
        .Q(gmem_addr_12_reg_971[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[40]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[40]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[40]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[40]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_12_reg_971_reg[41] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[41]),
        .Q(gmem_addr_12_reg_971[41]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[42] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[42]),
        .Q(gmem_addr_12_reg_971[42]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[43] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[43]),
        .Q(gmem_addr_12_reg_971[43]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[44] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[44]),
        .Q(gmem_addr_12_reg_971[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[44]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[44]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[44]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[44]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_12_reg_971_reg[45] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[45]),
        .Q(gmem_addr_12_reg_971[45]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[46] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[46]),
        .Q(gmem_addr_12_reg_971[46]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[47] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[47]),
        .Q(gmem_addr_12_reg_971[47]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[48] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[48]),
        .Q(gmem_addr_12_reg_971[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[48]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[48]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[48]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[48]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_12_reg_971_reg[49] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[49]),
        .Q(gmem_addr_12_reg_971[49]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[4]),
        .Q(gmem_addr_12_reg_971[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_12_reg_971_reg[4]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[4]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[4]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],\gmem_addr_1_reg_905_reg[63]_0 [3],1'b0,\gmem_addr_1_reg_905_reg[63]_0 [1]}),
        .O({add_ln34_11_fu_596_p2[4:2],\NLW_gmem_addr_12_reg_971_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_12_reg_971[4]_i_2_n_0 ,\gmem_addr_12_reg_971[4]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [2],\gmem_addr_12_reg_971[4]_i_4_n_0 }));
  FDRE \gmem_addr_12_reg_971_reg[50] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[50]),
        .Q(gmem_addr_12_reg_971[50]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[51] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[51]),
        .Q(gmem_addr_12_reg_971[51]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[52] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[52]),
        .Q(gmem_addr_12_reg_971[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[52]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[52]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[52]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[52]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_12_reg_971_reg[53] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[53]),
        .Q(gmem_addr_12_reg_971[53]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[54] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[54]),
        .Q(gmem_addr_12_reg_971[54]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[55] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[55]),
        .Q(gmem_addr_12_reg_971[55]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[56] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[56]),
        .Q(gmem_addr_12_reg_971[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[56]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[56]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[56]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[56]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_12_reg_971_reg[57] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[57]),
        .Q(gmem_addr_12_reg_971[57]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[58] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[58]),
        .Q(gmem_addr_12_reg_971[58]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[59] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[59]),
        .Q(gmem_addr_12_reg_971[59]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[5]),
        .Q(gmem_addr_12_reg_971[5]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[60] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[60]),
        .Q(gmem_addr_12_reg_971[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[60]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[60]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[60]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[60]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_11_fu_596_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_12_reg_971_reg[61] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[61]),
        .Q(gmem_addr_12_reg_971[61]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[62] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[62]),
        .Q(gmem_addr_12_reg_971[62]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[63] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[63]),
        .Q(gmem_addr_12_reg_971[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[63]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_12_reg_971_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_12_reg_971_reg[63]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_12_reg_971_reg[63]_i_1_O_UNCONNECTED [3],add_ln34_11_fu_596_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_12_reg_971_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[6]),
        .Q(gmem_addr_12_reg_971[6]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[7]),
        .Q(gmem_addr_12_reg_971[7]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_971_reg[8] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[8]),
        .Q(gmem_addr_12_reg_971[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_12_reg_971_reg[8]_i_1 
       (.CI(\gmem_addr_12_reg_971_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_12_reg_971_reg[8]_i_1_n_0 ,\gmem_addr_12_reg_971_reg[8]_i_1_n_1 ,\gmem_addr_12_reg_971_reg[8]_i_1_n_2 ,\gmem_addr_12_reg_971_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_11_fu_596_p2[8:5]),
        .S({\gmem_addr_12_reg_971[8]_i_2_n_0 ,\gmem_addr_12_reg_971[8]_i_3_n_0 ,\gmem_addr_12_reg_971[8]_i_4_n_0 ,\gmem_addr_12_reg_971[8]_i_5_n_0 }));
  FDRE \gmem_addr_12_reg_971_reg[9] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_11_fu_596_p2[9]),
        .Q(gmem_addr_12_reg_971[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_977[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_13_reg_977[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_13_reg_977[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_13_reg_977[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_13_reg_977[4]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_13_reg_977[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_977[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_13_reg_977[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_977[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_13_reg_977[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_977[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_13_reg_977[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_977[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_13_reg_977[8]_i_5_n_0 ));
  FDRE \gmem_addr_13_reg_977_reg[10] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[10]),
        .Q(gmem_addr_13_reg_977[10]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[11] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[11]),
        .Q(gmem_addr_13_reg_977[11]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[12] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[12]),
        .Q(gmem_addr_13_reg_977[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[12]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[12]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[12]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[12]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_13_reg_977_reg[13] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[13]),
        .Q(gmem_addr_13_reg_977[13]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[14] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[14]),
        .Q(gmem_addr_13_reg_977[14]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[15] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[15]),
        .Q(gmem_addr_13_reg_977[15]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[16] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[16]),
        .Q(gmem_addr_13_reg_977[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[16]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[16]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[16]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[16]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_13_reg_977_reg[17] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[17]),
        .Q(gmem_addr_13_reg_977[17]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[18] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[18]),
        .Q(gmem_addr_13_reg_977[18]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[19] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[19]),
        .Q(gmem_addr_13_reg_977[19]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[1] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .Q(gmem_addr_13_reg_977[1]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[20] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[20]),
        .Q(gmem_addr_13_reg_977[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[20]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[20]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[20]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[20]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_13_reg_977_reg[21] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[21]),
        .Q(gmem_addr_13_reg_977[21]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[22] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[22]),
        .Q(gmem_addr_13_reg_977[22]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[23] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[23]),
        .Q(gmem_addr_13_reg_977[23]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[24] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[24]),
        .Q(gmem_addr_13_reg_977[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[24]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[24]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[24]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[24]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_13_reg_977_reg[25] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[25]),
        .Q(gmem_addr_13_reg_977[25]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[26] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[26]),
        .Q(gmem_addr_13_reg_977[26]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[27] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[27]),
        .Q(gmem_addr_13_reg_977[27]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[28] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[28]),
        .Q(gmem_addr_13_reg_977[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[28]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[28]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[28]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[28]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_13_reg_977_reg[29] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[29]),
        .Q(gmem_addr_13_reg_977[29]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[2]),
        .Q(gmem_addr_13_reg_977[2]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[30] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[30]),
        .Q(gmem_addr_13_reg_977[30]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[31] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[31]),
        .Q(gmem_addr_13_reg_977[31]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[32] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[32]),
        .Q(gmem_addr_13_reg_977[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[32]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[32]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[32]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[32]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_13_reg_977_reg[33] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[33]),
        .Q(gmem_addr_13_reg_977[33]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[34] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[34]),
        .Q(gmem_addr_13_reg_977[34]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[35] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[35]),
        .Q(gmem_addr_13_reg_977[35]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[36] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[36]),
        .Q(gmem_addr_13_reg_977[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[36]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[36]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[36]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[36]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_13_reg_977_reg[37] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[37]),
        .Q(gmem_addr_13_reg_977[37]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[38] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[38]),
        .Q(gmem_addr_13_reg_977[38]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[39] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[39]),
        .Q(gmem_addr_13_reg_977[39]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[3]),
        .Q(gmem_addr_13_reg_977[3]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[40] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[40]),
        .Q(gmem_addr_13_reg_977[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[40]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[40]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[40]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[40]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_13_reg_977_reg[41] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[41]),
        .Q(gmem_addr_13_reg_977[41]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[42] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[42]),
        .Q(gmem_addr_13_reg_977[42]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[43] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[43]),
        .Q(gmem_addr_13_reg_977[43]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[44] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[44]),
        .Q(gmem_addr_13_reg_977[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[44]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[44]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[44]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[44]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_13_reg_977_reg[45] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[45]),
        .Q(gmem_addr_13_reg_977[45]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[46] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[46]),
        .Q(gmem_addr_13_reg_977[46]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[47] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[47]),
        .Q(gmem_addr_13_reg_977[47]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[48] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[48]),
        .Q(gmem_addr_13_reg_977[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[48]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[48]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[48]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[48]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_13_reg_977_reg[49] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[49]),
        .Q(gmem_addr_13_reg_977[49]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[4]),
        .Q(gmem_addr_13_reg_977[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_13_reg_977_reg[4]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[4]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[4]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln34_fu_592_p1[4],\gmem_addr_1_reg_905_reg[63]_0 [3:2],1'b0}),
        .O({add_ln34_12_fu_607_p2[4:2],add_ln34_4_fu_398_p2[1]}),
        .S({\gmem_addr_13_reg_977[4]_i_2_n_0 ,\gmem_addr_13_reg_977[4]_i_3_n_0 ,\gmem_addr_13_reg_977[4]_i_4_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [1]}));
  FDRE \gmem_addr_13_reg_977_reg[50] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[50]),
        .Q(gmem_addr_13_reg_977[50]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[51] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[51]),
        .Q(gmem_addr_13_reg_977[51]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[52] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[52]),
        .Q(gmem_addr_13_reg_977[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[52]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[52]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[52]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[52]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_13_reg_977_reg[53] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[53]),
        .Q(gmem_addr_13_reg_977[53]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[54] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[54]),
        .Q(gmem_addr_13_reg_977[54]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[55] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[55]),
        .Q(gmem_addr_13_reg_977[55]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[56] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[56]),
        .Q(gmem_addr_13_reg_977[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[56]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[56]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[56]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[56]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_13_reg_977_reg[57] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[57]),
        .Q(gmem_addr_13_reg_977[57]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[58] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[58]),
        .Q(gmem_addr_13_reg_977[58]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[59] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[59]),
        .Q(gmem_addr_13_reg_977[59]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[5]),
        .Q(gmem_addr_13_reg_977[5]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[60] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[60]),
        .Q(gmem_addr_13_reg_977[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[60]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[60]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[60]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[60]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_12_fu_607_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_13_reg_977_reg[61] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[61]),
        .Q(gmem_addr_13_reg_977[61]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[62] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[62]),
        .Q(gmem_addr_13_reg_977[62]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[63] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[63]),
        .Q(gmem_addr_13_reg_977[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[63]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_13_reg_977_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_13_reg_977_reg[63]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_13_reg_977_reg[63]_i_1_O_UNCONNECTED [3],add_ln34_12_fu_607_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_13_reg_977_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[6]),
        .Q(gmem_addr_13_reg_977[6]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[7]),
        .Q(gmem_addr_13_reg_977[7]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_977_reg[8] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[8]),
        .Q(gmem_addr_13_reg_977[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_13_reg_977_reg[8]_i_1 
       (.CI(\gmem_addr_13_reg_977_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_13_reg_977_reg[8]_i_1_n_0 ,\gmem_addr_13_reg_977_reg[8]_i_1_n_1 ,\gmem_addr_13_reg_977_reg[8]_i_1_n_2 ,\gmem_addr_13_reg_977_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_12_fu_607_p2[8:5]),
        .S({\gmem_addr_13_reg_977[8]_i_2_n_0 ,\gmem_addr_13_reg_977[8]_i_3_n_0 ,\gmem_addr_13_reg_977[8]_i_4_n_0 ,\gmem_addr_13_reg_977[8]_i_5_n_0 }));
  FDRE \gmem_addr_13_reg_977_reg[9] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_12_fu_607_p2[9]),
        .Q(gmem_addr_13_reg_977[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[1]_i_1 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .O(add_ln34_1_fu_332_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_14_reg_983[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_14_reg_983[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_14_reg_983[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_14_reg_983[4]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_14_reg_983[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_14_reg_983[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_14_reg_983[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_14_reg_983[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_983[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_14_reg_983[8]_i_5_n_0 ));
  FDRE \gmem_addr_14_reg_983_reg[10] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[10]),
        .Q(gmem_addr_14_reg_983[10]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[11] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[11]),
        .Q(gmem_addr_14_reg_983[11]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[12] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[12]),
        .Q(gmem_addr_14_reg_983[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[12]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[12]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[12]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[12]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_14_reg_983_reg[13] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[13]),
        .Q(gmem_addr_14_reg_983[13]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[14] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[14]),
        .Q(gmem_addr_14_reg_983[14]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[15] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[15]),
        .Q(gmem_addr_14_reg_983[15]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[16] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[16]),
        .Q(gmem_addr_14_reg_983[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[16]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[16]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[16]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[16]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_14_reg_983_reg[17] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[17]),
        .Q(gmem_addr_14_reg_983[17]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[18] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[18]),
        .Q(gmem_addr_14_reg_983[18]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[19] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[19]),
        .Q(gmem_addr_14_reg_983[19]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[1] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_1_fu_332_p2[1]),
        .Q(gmem_addr_14_reg_983[1]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[20] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[20]),
        .Q(gmem_addr_14_reg_983[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[20]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[20]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[20]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[20]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_14_reg_983_reg[21] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[21]),
        .Q(gmem_addr_14_reg_983[21]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[22] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[22]),
        .Q(gmem_addr_14_reg_983[22]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[23] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[23]),
        .Q(gmem_addr_14_reg_983[23]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[24] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[24]),
        .Q(gmem_addr_14_reg_983[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[24]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[24]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[24]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[24]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_14_reg_983_reg[25] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[25]),
        .Q(gmem_addr_14_reg_983[25]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[26] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[26]),
        .Q(gmem_addr_14_reg_983[26]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[27] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[27]),
        .Q(gmem_addr_14_reg_983[27]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[28] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[28]),
        .Q(gmem_addr_14_reg_983[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[28]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[28]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[28]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[28]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_14_reg_983_reg[29] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[29]),
        .Q(gmem_addr_14_reg_983[29]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[2]),
        .Q(gmem_addr_14_reg_983[2]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[30] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[30]),
        .Q(gmem_addr_14_reg_983[30]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[31] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[31]),
        .Q(gmem_addr_14_reg_983[31]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[32] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[32]),
        .Q(gmem_addr_14_reg_983[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[32]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[32]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[32]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[32]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_14_reg_983_reg[33] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[33]),
        .Q(gmem_addr_14_reg_983[33]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[34] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[34]),
        .Q(gmem_addr_14_reg_983[34]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[35] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[35]),
        .Q(gmem_addr_14_reg_983[35]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[36] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[36]),
        .Q(gmem_addr_14_reg_983[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[36]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[36]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[36]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[36]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_14_reg_983_reg[37] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[37]),
        .Q(gmem_addr_14_reg_983[37]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[38] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[38]),
        .Q(gmem_addr_14_reg_983[38]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[39] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[39]),
        .Q(gmem_addr_14_reg_983[39]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[3]),
        .Q(gmem_addr_14_reg_983[3]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[40] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[40]),
        .Q(gmem_addr_14_reg_983[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[40]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[40]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[40]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[40]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_14_reg_983_reg[41] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[41]),
        .Q(gmem_addr_14_reg_983[41]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[42] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[42]),
        .Q(gmem_addr_14_reg_983[42]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[43] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[43]),
        .Q(gmem_addr_14_reg_983[43]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[44] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[44]),
        .Q(gmem_addr_14_reg_983[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[44]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[44]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[44]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[44]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_14_reg_983_reg[45] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[45]),
        .Q(gmem_addr_14_reg_983[45]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[46] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[46]),
        .Q(gmem_addr_14_reg_983[46]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[47] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[47]),
        .Q(gmem_addr_14_reg_983[47]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[48] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[48]),
        .Q(gmem_addr_14_reg_983[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[48]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[48]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[48]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[48]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_14_reg_983_reg[49] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[49]),
        .Q(gmem_addr_14_reg_983[49]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[4]),
        .Q(gmem_addr_14_reg_983[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_14_reg_983_reg[4]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[4]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[4]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],\gmem_addr_1_reg_905_reg[63]_0 [3:2],1'b0}),
        .O({add_ln34_13_fu_618_p2[4:2],add_ln34_9_fu_508_p2[1]}),
        .S({\gmem_addr_14_reg_983[4]_i_2_n_0 ,\gmem_addr_14_reg_983[4]_i_3_n_0 ,\gmem_addr_14_reg_983[4]_i_4_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [1]}));
  FDRE \gmem_addr_14_reg_983_reg[50] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[50]),
        .Q(gmem_addr_14_reg_983[50]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[51] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[51]),
        .Q(gmem_addr_14_reg_983[51]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[52] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[52]),
        .Q(gmem_addr_14_reg_983[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[52]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[52]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[52]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[52]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_14_reg_983_reg[53] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[53]),
        .Q(gmem_addr_14_reg_983[53]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[54] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[54]),
        .Q(gmem_addr_14_reg_983[54]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[55] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[55]),
        .Q(gmem_addr_14_reg_983[55]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[56] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[56]),
        .Q(gmem_addr_14_reg_983[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[56]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[56]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[56]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[56]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_14_reg_983_reg[57] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[57]),
        .Q(gmem_addr_14_reg_983[57]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[58] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[58]),
        .Q(gmem_addr_14_reg_983[58]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[59] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[59]),
        .Q(gmem_addr_14_reg_983[59]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[5]),
        .Q(gmem_addr_14_reg_983[5]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[60] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[60]),
        .Q(gmem_addr_14_reg_983[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[60]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[60]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[60]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[60]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_13_fu_618_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_14_reg_983_reg[61] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[61]),
        .Q(gmem_addr_14_reg_983[61]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[62] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[62]),
        .Q(gmem_addr_14_reg_983[62]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[63] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[63]),
        .Q(gmem_addr_14_reg_983[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[63]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_14_reg_983_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_14_reg_983_reg[63]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_14_reg_983_reg[63]_i_1_O_UNCONNECTED [3],add_ln34_13_fu_618_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_14_reg_983_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[6]),
        .Q(gmem_addr_14_reg_983[6]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[7]),
        .Q(gmem_addr_14_reg_983[7]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_983_reg[8] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[8]),
        .Q(gmem_addr_14_reg_983[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_14_reg_983_reg[8]_i_1 
       (.CI(\gmem_addr_14_reg_983_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_14_reg_983_reg[8]_i_1_n_0 ,\gmem_addr_14_reg_983_reg[8]_i_1_n_1 ,\gmem_addr_14_reg_983_reg[8]_i_1_n_2 ,\gmem_addr_14_reg_983_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_13_fu_618_p2[8:5]),
        .S({\gmem_addr_14_reg_983[8]_i_2_n_0 ,\gmem_addr_14_reg_983[8]_i_3_n_0 ,\gmem_addr_14_reg_983[8]_i_4_n_0 ,\gmem_addr_14_reg_983[8]_i_5_n_0 }));
  FDRE \gmem_addr_14_reg_983_reg[9] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_13_fu_618_p2[9]),
        .Q(gmem_addr_14_reg_983[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_989[11]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_15_reg_989[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_989[3]_i_2 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_15_reg_989[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_989[3]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_15_reg_989[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_15_reg_989[3]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_15_reg_989[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_989[7]_i_2 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_15_reg_989[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_989[7]_i_3 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_15_reg_989[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_989[7]_i_4 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_15_reg_989[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_989[7]_i_5 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_15_reg_989[7]_i_5_n_0 ));
  FDRE \gmem_addr_15_reg_989_reg[0] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_15_reg_989[0]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[10] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[10]),
        .Q(gmem_addr_15_reg_989[10]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[11] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[11]),
        .Q(gmem_addr_15_reg_989[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[11]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[11]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[11]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[11]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln34_fu_592_p1[8]}),
        .O(add_ln34_14_fu_629_p2[11:8]),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [11:9],\gmem_addr_15_reg_989[11]_i_2_n_0 }));
  FDRE \gmem_addr_15_reg_989_reg[12] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[12]),
        .Q(gmem_addr_15_reg_989[12]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[13] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[13]),
        .Q(gmem_addr_15_reg_989[13]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[14] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[14]),
        .Q(gmem_addr_15_reg_989[14]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[15] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[15]),
        .Q(gmem_addr_15_reg_989[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[15]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[15]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[15]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[15]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[15:12]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [15:12]));
  FDRE \gmem_addr_15_reg_989_reg[16] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[16]),
        .Q(gmem_addr_15_reg_989[16]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[17] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[17]),
        .Q(gmem_addr_15_reg_989[17]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[18] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[18]),
        .Q(gmem_addr_15_reg_989[18]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[19] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[19]),
        .Q(gmem_addr_15_reg_989[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[19]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[19]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[19]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[19]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[19:16]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [19:16]));
  FDRE \gmem_addr_15_reg_989_reg[1] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[1]),
        .Q(gmem_addr_15_reg_989[1]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[20] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[20]),
        .Q(gmem_addr_15_reg_989[20]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[21] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[21]),
        .Q(gmem_addr_15_reg_989[21]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[22] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[22]),
        .Q(gmem_addr_15_reg_989[22]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[23] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[23]),
        .Q(gmem_addr_15_reg_989[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[23]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[23]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[23]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[23]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[23:20]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [23:20]));
  FDRE \gmem_addr_15_reg_989_reg[24] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[24]),
        .Q(gmem_addr_15_reg_989[24]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[25] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[25]),
        .Q(gmem_addr_15_reg_989[25]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[26] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[26]),
        .Q(gmem_addr_15_reg_989[26]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[27] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[27]),
        .Q(gmem_addr_15_reg_989[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[27]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[27]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[27]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[27]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[27:24]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [27:24]));
  FDRE \gmem_addr_15_reg_989_reg[28] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[28]),
        .Q(gmem_addr_15_reg_989[28]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[29] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[29]),
        .Q(gmem_addr_15_reg_989[29]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[2]),
        .Q(gmem_addr_15_reg_989[2]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[30] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[30]),
        .Q(gmem_addr_15_reg_989[30]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[31] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[31]),
        .Q(gmem_addr_15_reg_989[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[31]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[31]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[31]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[31]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[31:28]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [31:28]));
  FDRE \gmem_addr_15_reg_989_reg[32] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[32]),
        .Q(gmem_addr_15_reg_989[32]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[33] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[33]),
        .Q(gmem_addr_15_reg_989[33]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[34] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[34]),
        .Q(gmem_addr_15_reg_989[34]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[35] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[35]),
        .Q(gmem_addr_15_reg_989[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[35]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[35]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[35]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[35]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[35:32]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [35:32]));
  FDRE \gmem_addr_15_reg_989_reg[36] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[36]),
        .Q(gmem_addr_15_reg_989[36]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[37] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[37]),
        .Q(gmem_addr_15_reg_989[37]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[38] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[38]),
        .Q(gmem_addr_15_reg_989[38]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[39] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[39]),
        .Q(gmem_addr_15_reg_989[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[39]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[39]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[39]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[39]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[39:36]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [39:36]));
  FDRE \gmem_addr_15_reg_989_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[3]),
        .Q(gmem_addr_15_reg_989[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_15_reg_989_reg[3]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[3]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[3]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_905_reg[63]_0 [3:1],1'b0}),
        .O({add_ln34_14_fu_629_p2[3:1],add_ln34_2_fu_354_p2[0]}),
        .S({\gmem_addr_15_reg_989[3]_i_2_n_0 ,\gmem_addr_15_reg_989[3]_i_3_n_0 ,\gmem_addr_15_reg_989[3]_i_4_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [0]}));
  FDRE \gmem_addr_15_reg_989_reg[40] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[40]),
        .Q(gmem_addr_15_reg_989[40]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[41] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[41]),
        .Q(gmem_addr_15_reg_989[41]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[42] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[42]),
        .Q(gmem_addr_15_reg_989[42]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[43] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[43]),
        .Q(gmem_addr_15_reg_989[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[43]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[43]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[43]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[43]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[43:40]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [43:40]));
  FDRE \gmem_addr_15_reg_989_reg[44] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[44]),
        .Q(gmem_addr_15_reg_989[44]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[45] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[45]),
        .Q(gmem_addr_15_reg_989[45]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[46] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[46]),
        .Q(gmem_addr_15_reg_989[46]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[47] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[47]),
        .Q(gmem_addr_15_reg_989[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[47]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[47]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[47]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[47]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[47:44]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [47:44]));
  FDRE \gmem_addr_15_reg_989_reg[48] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[48]),
        .Q(gmem_addr_15_reg_989[48]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[49] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[49]),
        .Q(gmem_addr_15_reg_989[49]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[4]),
        .Q(gmem_addr_15_reg_989[4]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[50] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[50]),
        .Q(gmem_addr_15_reg_989[50]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[51] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[51]),
        .Q(gmem_addr_15_reg_989[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[51]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[51]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[51]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[51]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[51:48]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [51:48]));
  FDRE \gmem_addr_15_reg_989_reg[52] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[52]),
        .Q(gmem_addr_15_reg_989[52]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[53] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[53]),
        .Q(gmem_addr_15_reg_989[53]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[54] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[54]),
        .Q(gmem_addr_15_reg_989[54]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[55] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[55]),
        .Q(gmem_addr_15_reg_989[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[55]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[55]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[55]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[55]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[55:52]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [55:52]));
  FDRE \gmem_addr_15_reg_989_reg[56] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[56]),
        .Q(gmem_addr_15_reg_989[56]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[57] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[57]),
        .Q(gmem_addr_15_reg_989[57]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[58] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[58]),
        .Q(gmem_addr_15_reg_989[58]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[59] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[59]),
        .Q(gmem_addr_15_reg_989[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[59]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[59]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[59]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[59]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[59:56]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [59:56]));
  FDRE \gmem_addr_15_reg_989_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[5]),
        .Q(gmem_addr_15_reg_989[5]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[60] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[60]),
        .Q(gmem_addr_15_reg_989[60]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[61] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[61]),
        .Q(gmem_addr_15_reg_989[61]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[62] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[62]),
        .Q(gmem_addr_15_reg_989[62]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[63] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[63]),
        .Q(gmem_addr_15_reg_989[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[63]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_15_reg_989_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_15_reg_989_reg[63]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[63]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_14_fu_629_p2[63:60]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [63:60]));
  FDRE \gmem_addr_15_reg_989_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[6]),
        .Q(gmem_addr_15_reg_989[6]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[7]),
        .Q(gmem_addr_15_reg_989[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_15_reg_989_reg[7]_i_1 
       (.CI(\gmem_addr_15_reg_989_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_15_reg_989_reg[7]_i_1_n_0 ,\gmem_addr_15_reg_989_reg[7]_i_1_n_1 ,\gmem_addr_15_reg_989_reg[7]_i_1_n_2 ,\gmem_addr_15_reg_989_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[7:4]),
        .O(add_ln34_14_fu_629_p2[7:4]),
        .S({\gmem_addr_15_reg_989[7]_i_2_n_0 ,\gmem_addr_15_reg_989[7]_i_3_n_0 ,\gmem_addr_15_reg_989[7]_i_4_n_0 ,\gmem_addr_15_reg_989[7]_i_5_n_0 }));
  FDRE \gmem_addr_15_reg_989_reg[8] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[8]),
        .Q(gmem_addr_15_reg_989[8]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_989_reg[9] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_14_fu_629_p2[9]),
        .Q(gmem_addr_15_reg_989[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \gmem_addr_16_read_reg_1061[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_block_pp0_stage8_subdone_grp32_done_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_0_RVALID),
        .O(gmem_addr_16_read_reg_10610));
  FDRE \gmem_addr_16_read_reg_1061_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [0]),
        .Q(gmem_addr_16_read_reg_1061[0]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [1]),
        .Q(gmem_addr_16_read_reg_1061[1]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [2]),
        .Q(gmem_addr_16_read_reg_1061[2]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [3]),
        .Q(gmem_addr_16_read_reg_1061[3]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [4]),
        .Q(gmem_addr_16_read_reg_1061[4]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [5]),
        .Q(gmem_addr_16_read_reg_1061[5]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [6]),
        .Q(gmem_addr_16_read_reg_1061[6]),
        .R(1'b0));
  FDRE \gmem_addr_16_read_reg_1061_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_16_read_reg_10610),
        .D(\reg_254_reg[7]_0 [7]),
        .Q(gmem_addr_16_read_reg_1061[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_995[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_16_reg_995[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_995[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_16_reg_995[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_995[4]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_16_reg_995[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_16_reg_995[4]_i_5 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_16_reg_995[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_995[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_16_reg_995[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_995[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_16_reg_995[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_995[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_16_reg_995[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_995[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_16_reg_995[8]_i_5_n_0 ));
  FDRE \gmem_addr_16_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_16_reg_995[0]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[10] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[10]),
        .Q(gmem_addr_16_reg_995[10]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[11] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[11]),
        .Q(gmem_addr_16_reg_995[11]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[12] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[12]),
        .Q(gmem_addr_16_reg_995[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[12]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[12]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[12]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[12]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_16_reg_995_reg[13] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[13]),
        .Q(gmem_addr_16_reg_995[13]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[14] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[14]),
        .Q(gmem_addr_16_reg_995[14]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[15] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[15]),
        .Q(gmem_addr_16_reg_995[15]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[16] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[16]),
        .Q(gmem_addr_16_reg_995[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[16]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[16]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[16]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[16]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_16_reg_995_reg[17] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[17]),
        .Q(gmem_addr_16_reg_995[17]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[18] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[18]),
        .Q(gmem_addr_16_reg_995[18]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[19] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[19]),
        .Q(gmem_addr_16_reg_995[19]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(\gmem_addr_8_reg_947[1]_i_1_n_0 ),
        .Q(gmem_addr_16_reg_995[1]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[20] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[20]),
        .Q(gmem_addr_16_reg_995[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[20]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[20]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[20]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[20]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_16_reg_995_reg[21] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[21]),
        .Q(gmem_addr_16_reg_995[21]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[22] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[22]),
        .Q(gmem_addr_16_reg_995[22]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[23] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[23]),
        .Q(gmem_addr_16_reg_995[23]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[24] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[24]),
        .Q(gmem_addr_16_reg_995[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[24]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[24]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[24]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[24]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_16_reg_995_reg[25] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[25]),
        .Q(gmem_addr_16_reg_995[25]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[26] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[26]),
        .Q(gmem_addr_16_reg_995[26]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[27] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[27]),
        .Q(gmem_addr_16_reg_995[27]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[28] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[28]),
        .Q(gmem_addr_16_reg_995[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[28]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[28]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[28]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[28]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_16_reg_995_reg[29] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[29]),
        .Q(gmem_addr_16_reg_995[29]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[2]),
        .Q(gmem_addr_16_reg_995[2]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[30] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[30]),
        .Q(gmem_addr_16_reg_995[30]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[31] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[31]),
        .Q(gmem_addr_16_reg_995[31]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[32] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[32]),
        .Q(gmem_addr_16_reg_995[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[32]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[32]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[32]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[32]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_16_reg_995_reg[33] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[33]),
        .Q(gmem_addr_16_reg_995[33]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[34] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[34]),
        .Q(gmem_addr_16_reg_995[34]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[35] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[35]),
        .Q(gmem_addr_16_reg_995[35]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[36] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[36]),
        .Q(gmem_addr_16_reg_995[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[36]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[36]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[36]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[36]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_16_reg_995_reg[37] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[37]),
        .Q(gmem_addr_16_reg_995[37]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[38] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[38]),
        .Q(gmem_addr_16_reg_995[38]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[39] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[39]),
        .Q(gmem_addr_16_reg_995[39]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[3]),
        .Q(gmem_addr_16_reg_995[3]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[40] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[40]),
        .Q(gmem_addr_16_reg_995[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[40]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[40]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[40]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[40]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_16_reg_995_reg[41] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[41]),
        .Q(gmem_addr_16_reg_995[41]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[42] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[42]),
        .Q(gmem_addr_16_reg_995[42]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[43] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[43]),
        .Q(gmem_addr_16_reg_995[43]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[44] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[44]),
        .Q(gmem_addr_16_reg_995[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[44]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[44]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[44]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[44]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_16_reg_995_reg[45] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[45]),
        .Q(gmem_addr_16_reg_995[45]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[46] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[46]),
        .Q(gmem_addr_16_reg_995[46]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[47] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[47]),
        .Q(gmem_addr_16_reg_995[47]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[48] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[48]),
        .Q(gmem_addr_16_reg_995[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[48]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[48]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[48]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[48]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_16_reg_995_reg[49] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[49]),
        .Q(gmem_addr_16_reg_995[49]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[4]),
        .Q(gmem_addr_16_reg_995[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_16_reg_995_reg[4]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[4]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[4]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],\gmem_addr_1_reg_905_reg[63]_0 [3:1]}),
        .O({add_ln34_15_fu_640_p2[4:2],add_ln34_3_fu_376_p2[1]}),
        .S({\gmem_addr_16_reg_995[4]_i_2_n_0 ,\gmem_addr_16_reg_995[4]_i_3_n_0 ,\gmem_addr_16_reg_995[4]_i_4_n_0 ,\gmem_addr_16_reg_995[4]_i_5_n_0 }));
  FDRE \gmem_addr_16_reg_995_reg[50] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[50]),
        .Q(gmem_addr_16_reg_995[50]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[51] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[51]),
        .Q(gmem_addr_16_reg_995[51]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[52] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[52]),
        .Q(gmem_addr_16_reg_995[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[52]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[52]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[52]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[52]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_16_reg_995_reg[53] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[53]),
        .Q(gmem_addr_16_reg_995[53]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[54] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[54]),
        .Q(gmem_addr_16_reg_995[54]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[55] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[55]),
        .Q(gmem_addr_16_reg_995[55]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[56] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[56]),
        .Q(gmem_addr_16_reg_995[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[56]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[56]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[56]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[56]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_16_reg_995_reg[57] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[57]),
        .Q(gmem_addr_16_reg_995[57]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[58] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[58]),
        .Q(gmem_addr_16_reg_995[58]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[59] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[59]),
        .Q(gmem_addr_16_reg_995[59]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[5]),
        .Q(gmem_addr_16_reg_995[5]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[60] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[60]),
        .Q(gmem_addr_16_reg_995[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[60]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[60]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[60]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[60]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_15_fu_640_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_16_reg_995_reg[61] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[61]),
        .Q(gmem_addr_16_reg_995[61]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[62] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[62]),
        .Q(gmem_addr_16_reg_995[62]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[63] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[63]),
        .Q(gmem_addr_16_reg_995[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[63]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_16_reg_995_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_16_reg_995_reg[63]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_16_reg_995_reg[63]_i_1_O_UNCONNECTED [3],add_ln34_15_fu_640_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_16_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[6]),
        .Q(gmem_addr_16_reg_995[6]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[7]),
        .Q(gmem_addr_16_reg_995[7]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_995_reg[8] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[8]),
        .Q(gmem_addr_16_reg_995[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_16_reg_995_reg[8]_i_1 
       (.CI(\gmem_addr_16_reg_995_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_16_reg_995_reg[8]_i_1_n_0 ,\gmem_addr_16_reg_995_reg[8]_i_1_n_1 ,\gmem_addr_16_reg_995_reg[8]_i_1_n_2 ,\gmem_addr_16_reg_995_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_15_fu_640_p2[8:5]),
        .S({\gmem_addr_16_reg_995[8]_i_2_n_0 ,\gmem_addr_16_reg_995[8]_i_3_n_0 ,\gmem_addr_16_reg_995[8]_i_4_n_0 ,\gmem_addr_16_reg_995[8]_i_5_n_0 }));
  FDRE \gmem_addr_16_reg_995_reg[9] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(add_ln34_15_fu_640_p2[9]),
        .Q(gmem_addr_16_reg_995[9]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_1_reg_905[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[10] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[10]),
        .Q(gmem_addr_1_reg_905[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[11] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[11]),
        .Q(gmem_addr_1_reg_905[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[12] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[12]),
        .Q(gmem_addr_1_reg_905[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[13] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[13]),
        .Q(gmem_addr_1_reg_905[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[14] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[14]),
        .Q(gmem_addr_1_reg_905[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[15] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[15]),
        .Q(gmem_addr_1_reg_905[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[16] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[16]),
        .Q(gmem_addr_1_reg_905[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[17] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[17]),
        .Q(gmem_addr_1_reg_905[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[18] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[18]),
        .Q(gmem_addr_1_reg_905[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[19] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[19]),
        .Q(gmem_addr_1_reg_905[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .Q(gmem_addr_1_reg_905[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[20] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[20]),
        .Q(gmem_addr_1_reg_905[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[21] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[21]),
        .Q(gmem_addr_1_reg_905[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[22] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[22]),
        .Q(gmem_addr_1_reg_905[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[23] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[23]),
        .Q(gmem_addr_1_reg_905[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[24] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[24]),
        .Q(gmem_addr_1_reg_905[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[25] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[25]),
        .Q(gmem_addr_1_reg_905[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[26] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[26]),
        .Q(gmem_addr_1_reg_905[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[27] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[27]),
        .Q(gmem_addr_1_reg_905[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[28] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[28]),
        .Q(gmem_addr_1_reg_905[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[29] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[29]),
        .Q(gmem_addr_1_reg_905[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .Q(gmem_addr_1_reg_905[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[30] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[30]),
        .Q(gmem_addr_1_reg_905[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[31] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[31]),
        .Q(gmem_addr_1_reg_905[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[32] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[32]),
        .Q(gmem_addr_1_reg_905[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[33] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[33]),
        .Q(gmem_addr_1_reg_905[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[34] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[34]),
        .Q(gmem_addr_1_reg_905[34]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[35] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[35]),
        .Q(gmem_addr_1_reg_905[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[36] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[36]),
        .Q(gmem_addr_1_reg_905[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[37] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[37]),
        .Q(gmem_addr_1_reg_905[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[38] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[38]),
        .Q(gmem_addr_1_reg_905[38]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[39] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[39]),
        .Q(gmem_addr_1_reg_905[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[3]),
        .Q(gmem_addr_1_reg_905[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[40] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[40]),
        .Q(gmem_addr_1_reg_905[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[41] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[41]),
        .Q(gmem_addr_1_reg_905[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[42] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[42]),
        .Q(gmem_addr_1_reg_905[42]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[43] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[43]),
        .Q(gmem_addr_1_reg_905[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[44] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[44]),
        .Q(gmem_addr_1_reg_905[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[45] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[45]),
        .Q(gmem_addr_1_reg_905[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[46] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[46]),
        .Q(gmem_addr_1_reg_905[46]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[47] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[47]),
        .Q(gmem_addr_1_reg_905[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[48] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[48]),
        .Q(gmem_addr_1_reg_905[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[49] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[49]),
        .Q(gmem_addr_1_reg_905[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[4]),
        .Q(gmem_addr_1_reg_905[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[50] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[50]),
        .Q(gmem_addr_1_reg_905[50]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[51] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[51]),
        .Q(gmem_addr_1_reg_905[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[52] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[52]),
        .Q(gmem_addr_1_reg_905[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[53] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[53]),
        .Q(gmem_addr_1_reg_905[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[54] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[54]),
        .Q(gmem_addr_1_reg_905[54]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[55] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[55]),
        .Q(gmem_addr_1_reg_905[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[56] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[56]),
        .Q(gmem_addr_1_reg_905[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[57] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[57]),
        .Q(gmem_addr_1_reg_905[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[58] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[58]),
        .Q(gmem_addr_1_reg_905[58]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[59] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[59]),
        .Q(gmem_addr_1_reg_905[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[5]),
        .Q(gmem_addr_1_reg_905[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[60] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[60]),
        .Q(gmem_addr_1_reg_905[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[61] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[61]),
        .Q(gmem_addr_1_reg_905[61]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[62] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[62]),
        .Q(gmem_addr_1_reg_905[62]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[63] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[63]),
        .Q(gmem_addr_1_reg_905[63]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[6]),
        .Q(gmem_addr_1_reg_905[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[7]),
        .Q(gmem_addr_1_reg_905[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[8] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[8]),
        .Q(gmem_addr_1_reg_905[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_905_reg[9] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(add_ln34_fu_304_p2[9]),
        .Q(gmem_addr_1_reg_905[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_911[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_2_reg_911[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_911[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_2_reg_911[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_911[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_2_reg_911[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_911[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_2_reg_911[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_911[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_2_reg_911[8]_i_5_n_0 ));
  FDRE \gmem_addr_2_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_2_reg_911[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[10] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[10]),
        .Q(gmem_addr_2_reg_911[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[11] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[11]),
        .Q(gmem_addr_2_reg_911[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[12] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[12]),
        .Q(gmem_addr_2_reg_911[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[12]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[12]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[12]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[12]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_2_reg_911_reg[13] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[13]),
        .Q(gmem_addr_2_reg_911[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[14] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[14]),
        .Q(gmem_addr_2_reg_911[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[15] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[15]),
        .Q(gmem_addr_2_reg_911[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[16] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[16]),
        .Q(gmem_addr_2_reg_911[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[16]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[16]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[16]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[16]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_2_reg_911_reg[17] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[17]),
        .Q(gmem_addr_2_reg_911[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[18] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[18]),
        .Q(gmem_addr_2_reg_911[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[19] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[19]),
        .Q(gmem_addr_2_reg_911[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[1]),
        .Q(gmem_addr_2_reg_911[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[20] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[20]),
        .Q(gmem_addr_2_reg_911[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[20]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[20]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[20]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[20]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_2_reg_911_reg[21] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[21]),
        .Q(gmem_addr_2_reg_911[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[22] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[22]),
        .Q(gmem_addr_2_reg_911[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[23] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[23]),
        .Q(gmem_addr_2_reg_911[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[24] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[24]),
        .Q(gmem_addr_2_reg_911[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[24]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[24]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[24]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[24]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_2_reg_911_reg[25] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[25]),
        .Q(gmem_addr_2_reg_911[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[26] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[26]),
        .Q(gmem_addr_2_reg_911[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[27] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[27]),
        .Q(gmem_addr_2_reg_911[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[28] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[28]),
        .Q(gmem_addr_2_reg_911[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[28]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[28]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[28]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[28]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_2_reg_911_reg[29] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[29]),
        .Q(gmem_addr_2_reg_911[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[2]),
        .Q(gmem_addr_2_reg_911[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[30] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[30]),
        .Q(gmem_addr_2_reg_911[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[31] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[31]),
        .Q(gmem_addr_2_reg_911[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[32] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[32]),
        .Q(gmem_addr_2_reg_911[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[32]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[32]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[32]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[32]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_2_reg_911_reg[33] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[33]),
        .Q(gmem_addr_2_reg_911[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[34] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[34]),
        .Q(gmem_addr_2_reg_911[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[35] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[35]),
        .Q(gmem_addr_2_reg_911[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[36] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[36]),
        .Q(gmem_addr_2_reg_911[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[36]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[36]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[36]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[36]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_2_reg_911_reg[37] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[37]),
        .Q(gmem_addr_2_reg_911[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[38] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[38]),
        .Q(gmem_addr_2_reg_911[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[39] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[39]),
        .Q(gmem_addr_2_reg_911[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[3]),
        .Q(gmem_addr_2_reg_911[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[40] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[40]),
        .Q(gmem_addr_2_reg_911[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[40]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[40]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[40]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[40]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_2_reg_911_reg[41] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[41]),
        .Q(gmem_addr_2_reg_911[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[42] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[42]),
        .Q(gmem_addr_2_reg_911[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[43] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[43]),
        .Q(gmem_addr_2_reg_911[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[44] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[44]),
        .Q(gmem_addr_2_reg_911[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[44]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[44]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[44]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[44]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_2_reg_911_reg[45] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[45]),
        .Q(gmem_addr_2_reg_911[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[46] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[46]),
        .Q(gmem_addr_2_reg_911[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[47] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[47]),
        .Q(gmem_addr_2_reg_911[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[48] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[48]),
        .Q(gmem_addr_2_reg_911[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[48]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[48]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[48]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[48]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_2_reg_911_reg[49] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[49]),
        .Q(gmem_addr_2_reg_911[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[4]),
        .Q(gmem_addr_2_reg_911[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_911_reg[4]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[4]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[4]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],1'b0,1'b0,1'b0}),
        .O({add_ln34_1_fu_332_p2[4:2],\NLW_gmem_addr_2_reg_911_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_2_reg_911[4]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [3:1]}));
  FDRE \gmem_addr_2_reg_911_reg[50] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[50]),
        .Q(gmem_addr_2_reg_911[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[51] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[51]),
        .Q(gmem_addr_2_reg_911[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[52] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[52]),
        .Q(gmem_addr_2_reg_911[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[52]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[52]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[52]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[52]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_2_reg_911_reg[53] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[53]),
        .Q(gmem_addr_2_reg_911[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[54] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[54]),
        .Q(gmem_addr_2_reg_911[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[55] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[55]),
        .Q(gmem_addr_2_reg_911[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[56] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[56]),
        .Q(gmem_addr_2_reg_911[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[56]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[56]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[56]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[56]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_2_reg_911_reg[57] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[57]),
        .Q(gmem_addr_2_reg_911[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[58] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[58]),
        .Q(gmem_addr_2_reg_911[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[59] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[59]),
        .Q(gmem_addr_2_reg_911[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[5]),
        .Q(gmem_addr_2_reg_911[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[60] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[60]),
        .Q(gmem_addr_2_reg_911[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[60]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[60]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[60]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[60]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_1_fu_332_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_2_reg_911_reg[61] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[61]),
        .Q(gmem_addr_2_reg_911[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[62] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[62]),
        .Q(gmem_addr_2_reg_911[62]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[63] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[63]),
        .Q(gmem_addr_2_reg_911[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[63]_i_2 
       (.CI(\gmem_addr_2_reg_911_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_2_reg_911_reg[63]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_2_reg_911_reg[63]_i_2_n_2 ,\gmem_addr_2_reg_911_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_2_reg_911_reg[63]_i_2_O_UNCONNECTED [3],add_ln34_1_fu_332_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_2_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[6]),
        .Q(gmem_addr_2_reg_911[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[7]),
        .Q(gmem_addr_2_reg_911[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_911_reg[8] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[8]),
        .Q(gmem_addr_2_reg_911[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_2_reg_911_reg[8]_i_1 
       (.CI(\gmem_addr_2_reg_911_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_2_reg_911_reg[8]_i_1_n_0 ,\gmem_addr_2_reg_911_reg[8]_i_1_n_1 ,\gmem_addr_2_reg_911_reg[8]_i_1_n_2 ,\gmem_addr_2_reg_911_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_1_fu_332_p2[8:5]),
        .S({\gmem_addr_2_reg_911[8]_i_2_n_0 ,\gmem_addr_2_reg_911[8]_i_3_n_0 ,\gmem_addr_2_reg_911[8]_i_4_n_0 ,\gmem_addr_2_reg_911[8]_i_5_n_0 }));
  FDRE \gmem_addr_2_reg_911_reg[9] 
       (.C(ap_clk),
        .CE(ce177_out),
        .D(add_ln34_1_fu_332_p2[9]),
        .Q(gmem_addr_2_reg_911[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_917[11]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_3_reg_917[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_917[3]_i_2 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_3_reg_917[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_917[7]_i_2 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_3_reg_917[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_917[7]_i_3 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_3_reg_917[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_917[7]_i_4 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_3_reg_917[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_917[7]_i_5 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_3_reg_917[7]_i_5_n_0 ));
  FDRE \gmem_addr_3_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[0]),
        .Q(gmem_addr_3_reg_917[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[10]),
        .Q(gmem_addr_3_reg_917[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[11]),
        .Q(gmem_addr_3_reg_917[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[11]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[11]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[11]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[11]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln34_fu_592_p1[8]}),
        .O(add_ln34_2_fu_354_p2[11:8]),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [11:9],\gmem_addr_3_reg_917[11]_i_2_n_0 }));
  FDRE \gmem_addr_3_reg_917_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[12]),
        .Q(gmem_addr_3_reg_917[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[13]),
        .Q(gmem_addr_3_reg_917[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[14]),
        .Q(gmem_addr_3_reg_917[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[15]),
        .Q(gmem_addr_3_reg_917[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[15]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[15]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[15]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[15]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[15:12]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [15:12]));
  FDRE \gmem_addr_3_reg_917_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[16]),
        .Q(gmem_addr_3_reg_917[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[17]),
        .Q(gmem_addr_3_reg_917[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[18]),
        .Q(gmem_addr_3_reg_917[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[19]),
        .Q(gmem_addr_3_reg_917[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[19]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[19]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[19]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[19]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[19:16]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [19:16]));
  FDRE \gmem_addr_3_reg_917_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[1]),
        .Q(gmem_addr_3_reg_917[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[20]),
        .Q(gmem_addr_3_reg_917[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[21]),
        .Q(gmem_addr_3_reg_917[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[22]),
        .Q(gmem_addr_3_reg_917[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[23]),
        .Q(gmem_addr_3_reg_917[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[23]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[23]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[23]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[23]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[23:20]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [23:20]));
  FDRE \gmem_addr_3_reg_917_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[24]),
        .Q(gmem_addr_3_reg_917[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[25]),
        .Q(gmem_addr_3_reg_917[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[26]),
        .Q(gmem_addr_3_reg_917[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[27]),
        .Q(gmem_addr_3_reg_917[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[27]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[27]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[27]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[27]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[27:24]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [27:24]));
  FDRE \gmem_addr_3_reg_917_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[28]),
        .Q(gmem_addr_3_reg_917[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[29]),
        .Q(gmem_addr_3_reg_917[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[2]),
        .Q(gmem_addr_3_reg_917[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[30]),
        .Q(gmem_addr_3_reg_917[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[31]),
        .Q(gmem_addr_3_reg_917[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[31]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[31]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[31]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[31]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[31:28]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [31:28]));
  FDRE \gmem_addr_3_reg_917_reg[32] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[32]),
        .Q(gmem_addr_3_reg_917[32]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[33] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[33]),
        .Q(gmem_addr_3_reg_917[33]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[34] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[34]),
        .Q(gmem_addr_3_reg_917[34]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[35] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[35]),
        .Q(gmem_addr_3_reg_917[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[35]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[35]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[35]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[35]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[35:32]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [35:32]));
  FDRE \gmem_addr_3_reg_917_reg[36] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[36]),
        .Q(gmem_addr_3_reg_917[36]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[37] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[37]),
        .Q(gmem_addr_3_reg_917[37]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[38] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[38]),
        .Q(gmem_addr_3_reg_917[38]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[39] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[39]),
        .Q(gmem_addr_3_reg_917[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[39]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[39]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[39]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[39]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[39:36]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [39:36]));
  FDRE \gmem_addr_3_reg_917_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[3]),
        .Q(gmem_addr_3_reg_917[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_917_reg[3]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[3]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[3]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem_addr_1_reg_905_reg[63]_0 [1],1'b0}),
        .O({add_ln34_2_fu_354_p2[3:1],\NLW_gmem_addr_3_reg_917_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [3:2],\gmem_addr_3_reg_917[3]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [0]}));
  FDRE \gmem_addr_3_reg_917_reg[40] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[40]),
        .Q(gmem_addr_3_reg_917[40]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[41] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[41]),
        .Q(gmem_addr_3_reg_917[41]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[42] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[42]),
        .Q(gmem_addr_3_reg_917[42]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[43] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[43]),
        .Q(gmem_addr_3_reg_917[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[43]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[43]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[43]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[43]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[43:40]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [43:40]));
  FDRE \gmem_addr_3_reg_917_reg[44] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[44]),
        .Q(gmem_addr_3_reg_917[44]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[45] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[45]),
        .Q(gmem_addr_3_reg_917[45]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[46] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[46]),
        .Q(gmem_addr_3_reg_917[46]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[47] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[47]),
        .Q(gmem_addr_3_reg_917[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[47]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[47]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[47]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[47]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[47:44]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [47:44]));
  FDRE \gmem_addr_3_reg_917_reg[48] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[48]),
        .Q(gmem_addr_3_reg_917[48]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[49] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[49]),
        .Q(gmem_addr_3_reg_917[49]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[4]),
        .Q(gmem_addr_3_reg_917[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[50] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[50]),
        .Q(gmem_addr_3_reg_917[50]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[51] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[51]),
        .Q(gmem_addr_3_reg_917[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[51]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[51]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[51]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[51]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[51:48]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [51:48]));
  FDRE \gmem_addr_3_reg_917_reg[52] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[52]),
        .Q(gmem_addr_3_reg_917[52]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[53] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[53]),
        .Q(gmem_addr_3_reg_917[53]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[54] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[54]),
        .Q(gmem_addr_3_reg_917[54]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[55] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[55]),
        .Q(gmem_addr_3_reg_917[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[55]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[55]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[55]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[55]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[55:52]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [55:52]));
  FDRE \gmem_addr_3_reg_917_reg[56] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[56]),
        .Q(gmem_addr_3_reg_917[56]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[57] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[57]),
        .Q(gmem_addr_3_reg_917[57]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[58] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[58]),
        .Q(gmem_addr_3_reg_917[58]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[59] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[59]),
        .Q(gmem_addr_3_reg_917[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[59]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[59]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[59]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[59]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[59:56]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [59:56]));
  FDRE \gmem_addr_3_reg_917_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[5]),
        .Q(gmem_addr_3_reg_917[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[60] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[60]),
        .Q(gmem_addr_3_reg_917[60]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[61] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[61]),
        .Q(gmem_addr_3_reg_917[61]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[62] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[62]),
        .Q(gmem_addr_3_reg_917[62]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[63] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[63]),
        .Q(gmem_addr_3_reg_917[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[63]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_3_reg_917_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_3_reg_917_reg[63]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[63]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_2_fu_354_p2[63:60]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [63:60]));
  FDRE \gmem_addr_3_reg_917_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[6]),
        .Q(gmem_addr_3_reg_917[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[7]),
        .Q(gmem_addr_3_reg_917[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_3_reg_917_reg[7]_i_1 
       (.CI(\gmem_addr_3_reg_917_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_3_reg_917_reg[7]_i_1_n_0 ,\gmem_addr_3_reg_917_reg[7]_i_1_n_1 ,\gmem_addr_3_reg_917_reg[7]_i_1_n_2 ,\gmem_addr_3_reg_917_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[7:4]),
        .O(add_ln34_2_fu_354_p2[7:4]),
        .S({\gmem_addr_3_reg_917[7]_i_2_n_0 ,\gmem_addr_3_reg_917[7]_i_3_n_0 ,\gmem_addr_3_reg_917[7]_i_4_n_0 ,\gmem_addr_3_reg_917[7]_i_5_n_0 }));
  FDRE \gmem_addr_3_reg_917_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[8]),
        .Q(gmem_addr_3_reg_917[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_917_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(add_ln34_2_fu_354_p2[9]),
        .Q(gmem_addr_3_reg_917[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_923[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_4_reg_923[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_923[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_4_reg_923[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_4_reg_923[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .O(ce372_out));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_923[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_4_reg_923[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_923[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_4_reg_923[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_923[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_4_reg_923[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_923[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_4_reg_923[8]_i_5_n_0 ));
  FDRE \gmem_addr_4_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_4_reg_923[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[10] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[10]),
        .Q(gmem_addr_4_reg_923[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[11] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[11]),
        .Q(gmem_addr_4_reg_923[11]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[12] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[12]),
        .Q(gmem_addr_4_reg_923[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[12]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[12]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[12]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[12]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_4_reg_923_reg[13] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[13]),
        .Q(gmem_addr_4_reg_923[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[14] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[14]),
        .Q(gmem_addr_4_reg_923[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[15] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[15]),
        .Q(gmem_addr_4_reg_923[15]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[16] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[16]),
        .Q(gmem_addr_4_reg_923[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[16]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[16]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[16]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[16]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_4_reg_923_reg[17] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[17]),
        .Q(gmem_addr_4_reg_923[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[18] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[18]),
        .Q(gmem_addr_4_reg_923[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[19] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[19]),
        .Q(gmem_addr_4_reg_923[19]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[1] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[1]),
        .Q(gmem_addr_4_reg_923[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[20] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[20]),
        .Q(gmem_addr_4_reg_923[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[20]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[20]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[20]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[20]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_4_reg_923_reg[21] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[21]),
        .Q(gmem_addr_4_reg_923[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[22] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[22]),
        .Q(gmem_addr_4_reg_923[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[23] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[23]),
        .Q(gmem_addr_4_reg_923[23]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[24] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[24]),
        .Q(gmem_addr_4_reg_923[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[24]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[24]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[24]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[24]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_4_reg_923_reg[25] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[25]),
        .Q(gmem_addr_4_reg_923[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[26] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[26]),
        .Q(gmem_addr_4_reg_923[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[27] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[27]),
        .Q(gmem_addr_4_reg_923[27]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[28] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[28]),
        .Q(gmem_addr_4_reg_923[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[28]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[28]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[28]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[28]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_4_reg_923_reg[29] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[29]),
        .Q(gmem_addr_4_reg_923[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[2] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[2]),
        .Q(gmem_addr_4_reg_923[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[30] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[30]),
        .Q(gmem_addr_4_reg_923[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[31] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[31]),
        .Q(gmem_addr_4_reg_923[31]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[32] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[32]),
        .Q(gmem_addr_4_reg_923[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[32]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[32]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[32]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[32]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_4_reg_923_reg[33] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[33]),
        .Q(gmem_addr_4_reg_923[33]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[34] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[34]),
        .Q(gmem_addr_4_reg_923[34]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[35] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[35]),
        .Q(gmem_addr_4_reg_923[35]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[36] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[36]),
        .Q(gmem_addr_4_reg_923[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[36]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[36]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[36]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[36]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_4_reg_923_reg[37] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[37]),
        .Q(gmem_addr_4_reg_923[37]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[38] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[38]),
        .Q(gmem_addr_4_reg_923[38]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[39] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[39]),
        .Q(gmem_addr_4_reg_923[39]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[3] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[3]),
        .Q(gmem_addr_4_reg_923[3]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[40] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[40]),
        .Q(gmem_addr_4_reg_923[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[40]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[40]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[40]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[40]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_4_reg_923_reg[41] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[41]),
        .Q(gmem_addr_4_reg_923[41]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[42] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[42]),
        .Q(gmem_addr_4_reg_923[42]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[43] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[43]),
        .Q(gmem_addr_4_reg_923[43]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[44] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[44]),
        .Q(gmem_addr_4_reg_923[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[44]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[44]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[44]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[44]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_4_reg_923_reg[45] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[45]),
        .Q(gmem_addr_4_reg_923[45]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[46] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[46]),
        .Q(gmem_addr_4_reg_923[46]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[47] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[47]),
        .Q(gmem_addr_4_reg_923[47]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[48] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[48]),
        .Q(gmem_addr_4_reg_923[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[48]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[48]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[48]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[48]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_4_reg_923_reg[49] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[49]),
        .Q(gmem_addr_4_reg_923[49]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[4] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[4]),
        .Q(gmem_addr_4_reg_923[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_923_reg[4]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[4]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[4]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],1'b0,1'b0,\gmem_addr_1_reg_905_reg[63]_0 [1]}),
        .O({add_ln34_3_fu_376_p2[4:2],\NLW_gmem_addr_4_reg_923_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_4_reg_923[4]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [3:2],\gmem_addr_4_reg_923[4]_i_3_n_0 }));
  FDRE \gmem_addr_4_reg_923_reg[50] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[50]),
        .Q(gmem_addr_4_reg_923[50]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[51] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[51]),
        .Q(gmem_addr_4_reg_923[51]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[52] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[52]),
        .Q(gmem_addr_4_reg_923[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[52]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[52]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[52]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[52]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_4_reg_923_reg[53] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[53]),
        .Q(gmem_addr_4_reg_923[53]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[54] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[54]),
        .Q(gmem_addr_4_reg_923[54]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[55] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[55]),
        .Q(gmem_addr_4_reg_923[55]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[56] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[56]),
        .Q(gmem_addr_4_reg_923[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[56]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[56]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[56]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[56]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_4_reg_923_reg[57] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[57]),
        .Q(gmem_addr_4_reg_923[57]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[58] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[58]),
        .Q(gmem_addr_4_reg_923[58]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[59] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[59]),
        .Q(gmem_addr_4_reg_923[59]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[5] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[5]),
        .Q(gmem_addr_4_reg_923[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[60] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[60]),
        .Q(gmem_addr_4_reg_923[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[60]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[60]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[60]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[60]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_3_fu_376_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_4_reg_923_reg[61] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[61]),
        .Q(gmem_addr_4_reg_923[61]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[62] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[62]),
        .Q(gmem_addr_4_reg_923[62]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[63] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[63]),
        .Q(gmem_addr_4_reg_923[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[63]_i_2 
       (.CI(\gmem_addr_4_reg_923_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_4_reg_923_reg[63]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_4_reg_923_reg[63]_i_2_n_2 ,\gmem_addr_4_reg_923_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_4_reg_923_reg[63]_i_2_O_UNCONNECTED [3],add_ln34_3_fu_376_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_4_reg_923_reg[6] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[6]),
        .Q(gmem_addr_4_reg_923[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[7] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[7]),
        .Q(gmem_addr_4_reg_923[7]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_923_reg[8] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[8]),
        .Q(gmem_addr_4_reg_923[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_4_reg_923_reg[8]_i_1 
       (.CI(\gmem_addr_4_reg_923_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_4_reg_923_reg[8]_i_1_n_0 ,\gmem_addr_4_reg_923_reg[8]_i_1_n_1 ,\gmem_addr_4_reg_923_reg[8]_i_1_n_2 ,\gmem_addr_4_reg_923_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_3_fu_376_p2[8:5]),
        .S({\gmem_addr_4_reg_923[8]_i_2_n_0 ,\gmem_addr_4_reg_923[8]_i_3_n_0 ,\gmem_addr_4_reg_923[8]_i_4_n_0 ,\gmem_addr_4_reg_923[8]_i_5_n_0 }));
  FDRE \gmem_addr_4_reg_923_reg[9] 
       (.C(ap_clk),
        .CE(ce372_out),
        .D(add_ln34_3_fu_376_p2[9]),
        .Q(gmem_addr_4_reg_923[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_929[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_5_reg_929[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_5_reg_929[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_5_reg_929[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_929[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_5_reg_929[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_929[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_5_reg_929[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_929[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_5_reg_929[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_929[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_5_reg_929[8]_i_5_n_0 ));
  FDRE \gmem_addr_5_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_5_reg_929[0]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[10] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[10]),
        .Q(gmem_addr_5_reg_929[10]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[11] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[11]),
        .Q(gmem_addr_5_reg_929[11]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[12] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[12]),
        .Q(gmem_addr_5_reg_929[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[12]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[12]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[12]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[12]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_5_reg_929_reg[13] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[13]),
        .Q(gmem_addr_5_reg_929[13]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[14] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[14]),
        .Q(gmem_addr_5_reg_929[14]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[15] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[15]),
        .Q(gmem_addr_5_reg_929[15]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[16] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[16]),
        .Q(gmem_addr_5_reg_929[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[16]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[16]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[16]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[16]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_5_reg_929_reg[17] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[17]),
        .Q(gmem_addr_5_reg_929[17]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[18] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[18]),
        .Q(gmem_addr_5_reg_929[18]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[19] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[19]),
        .Q(gmem_addr_5_reg_929[19]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[1]),
        .Q(gmem_addr_5_reg_929[1]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[20] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[20]),
        .Q(gmem_addr_5_reg_929[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[20]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[20]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[20]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[20]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_5_reg_929_reg[21] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[21]),
        .Q(gmem_addr_5_reg_929[21]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[22] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[22]),
        .Q(gmem_addr_5_reg_929[22]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[23] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[23]),
        .Q(gmem_addr_5_reg_929[23]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[24] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[24]),
        .Q(gmem_addr_5_reg_929[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[24]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[24]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[24]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[24]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_5_reg_929_reg[25] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[25]),
        .Q(gmem_addr_5_reg_929[25]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[26] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[26]),
        .Q(gmem_addr_5_reg_929[26]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[27] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[27]),
        .Q(gmem_addr_5_reg_929[27]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[28] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[28]),
        .Q(gmem_addr_5_reg_929[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[28]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[28]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[28]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[28]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_5_reg_929_reg[29] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[29]),
        .Q(gmem_addr_5_reg_929[29]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[2]),
        .Q(gmem_addr_5_reg_929[2]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[30] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[30]),
        .Q(gmem_addr_5_reg_929[30]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[31] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[31]),
        .Q(gmem_addr_5_reg_929[31]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[32] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[32]),
        .Q(gmem_addr_5_reg_929[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[32]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[32]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[32]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[32]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_5_reg_929_reg[33] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[33]),
        .Q(gmem_addr_5_reg_929[33]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[34] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[34]),
        .Q(gmem_addr_5_reg_929[34]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[35] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[35]),
        .Q(gmem_addr_5_reg_929[35]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[36] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[36]),
        .Q(gmem_addr_5_reg_929[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[36]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[36]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[36]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[36]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_5_reg_929_reg[37] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[37]),
        .Q(gmem_addr_5_reg_929[37]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[38] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[38]),
        .Q(gmem_addr_5_reg_929[38]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[39] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[39]),
        .Q(gmem_addr_5_reg_929[39]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[3]),
        .Q(gmem_addr_5_reg_929[3]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[40] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[40]),
        .Q(gmem_addr_5_reg_929[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[40]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[40]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[40]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[40]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_5_reg_929_reg[41] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[41]),
        .Q(gmem_addr_5_reg_929[41]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[42] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[42]),
        .Q(gmem_addr_5_reg_929[42]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[43] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[43]),
        .Q(gmem_addr_5_reg_929[43]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[44] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[44]),
        .Q(gmem_addr_5_reg_929[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[44]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[44]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[44]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[44]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_5_reg_929_reg[45] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[45]),
        .Q(gmem_addr_5_reg_929[45]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[46] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[46]),
        .Q(gmem_addr_5_reg_929[46]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[47] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[47]),
        .Q(gmem_addr_5_reg_929[47]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[48] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[48]),
        .Q(gmem_addr_5_reg_929[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[48]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[48]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[48]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[48]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_5_reg_929_reg[49] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[49]),
        .Q(gmem_addr_5_reg_929[49]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[4]),
        .Q(gmem_addr_5_reg_929[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_5_reg_929_reg[4]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[4]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[4]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln34_fu_592_p1[4],1'b0,\gmem_addr_1_reg_905_reg[63]_0 [2],1'b0}),
        .O({add_ln34_4_fu_398_p2[4:2],\NLW_gmem_addr_5_reg_929_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_5_reg_929[4]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [3],\gmem_addr_5_reg_929[4]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [1]}));
  FDRE \gmem_addr_5_reg_929_reg[50] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[50]),
        .Q(gmem_addr_5_reg_929[50]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[51] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[51]),
        .Q(gmem_addr_5_reg_929[51]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[52] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[52]),
        .Q(gmem_addr_5_reg_929[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[52]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[52]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[52]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[52]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_5_reg_929_reg[53] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[53]),
        .Q(gmem_addr_5_reg_929[53]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[54] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[54]),
        .Q(gmem_addr_5_reg_929[54]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[55] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[55]),
        .Q(gmem_addr_5_reg_929[55]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[56] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[56]),
        .Q(gmem_addr_5_reg_929[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[56]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[56]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[56]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[56]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_5_reg_929_reg[57] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[57]),
        .Q(gmem_addr_5_reg_929[57]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[58] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[58]),
        .Q(gmem_addr_5_reg_929[58]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[59] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[59]),
        .Q(gmem_addr_5_reg_929[59]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[5]),
        .Q(gmem_addr_5_reg_929[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[60] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[60]),
        .Q(gmem_addr_5_reg_929[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[60]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[60]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[60]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[60]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_4_fu_398_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_5_reg_929_reg[61] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[61]),
        .Q(gmem_addr_5_reg_929[61]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[62] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[62]),
        .Q(gmem_addr_5_reg_929[62]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[63] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[63]),
        .Q(gmem_addr_5_reg_929[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[63]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_5_reg_929_reg[63]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_5_reg_929_reg[63]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_5_reg_929_reg[63]_i_1_O_UNCONNECTED [3],add_ln34_4_fu_398_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_5_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[6]),
        .Q(gmem_addr_5_reg_929[6]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[7]),
        .Q(gmem_addr_5_reg_929[7]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_929_reg[8] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[8]),
        .Q(gmem_addr_5_reg_929[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_5_reg_929_reg[8]_i_1 
       (.CI(\gmem_addr_5_reg_929_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_5_reg_929_reg[8]_i_1_n_0 ,\gmem_addr_5_reg_929_reg[8]_i_1_n_1 ,\gmem_addr_5_reg_929_reg[8]_i_1_n_2 ,\gmem_addr_5_reg_929_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_4_fu_398_p2[8:5]),
        .S({\gmem_addr_5_reg_929[8]_i_2_n_0 ,\gmem_addr_5_reg_929[8]_i_3_n_0 ,\gmem_addr_5_reg_929[8]_i_4_n_0 ,\gmem_addr_5_reg_929[8]_i_5_n_0 }));
  FDRE \gmem_addr_5_reg_929_reg[9] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(add_ln34_4_fu_398_p2[9]),
        .Q(gmem_addr_5_reg_929[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_935[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_6_reg_935[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_6_reg_935[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_6_reg_935[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_6_reg_935[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .O(ce369_out));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_935[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_6_reg_935[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_935[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_6_reg_935[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_935[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_6_reg_935[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_935[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_6_reg_935[8]_i_5_n_0 ));
  FDRE \gmem_addr_6_reg_935_reg[0] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_6_reg_935[0]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[10] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[10]),
        .Q(gmem_addr_6_reg_935[10]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[11] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[11]),
        .Q(gmem_addr_6_reg_935[11]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[12] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[12]),
        .Q(gmem_addr_6_reg_935[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[12]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[12]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[12]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[12]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_6_reg_935_reg[13] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[13]),
        .Q(gmem_addr_6_reg_935[13]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[14] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[14]),
        .Q(gmem_addr_6_reg_935[14]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[15] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[15]),
        .Q(gmem_addr_6_reg_935[15]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[16] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[16]),
        .Q(gmem_addr_6_reg_935[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[16]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[16]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[16]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[16]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_6_reg_935_reg[17] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[17]),
        .Q(gmem_addr_6_reg_935[17]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[18] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[18]),
        .Q(gmem_addr_6_reg_935[18]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[19] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[19]),
        .Q(gmem_addr_6_reg_935[19]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[1] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_1_fu_332_p2[1]),
        .Q(gmem_addr_6_reg_935[1]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[20] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[20]),
        .Q(gmem_addr_6_reg_935[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[20]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[20]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[20]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[20]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_6_reg_935_reg[21] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[21]),
        .Q(gmem_addr_6_reg_935[21]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[22] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[22]),
        .Q(gmem_addr_6_reg_935[22]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[23] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[23]),
        .Q(gmem_addr_6_reg_935[23]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[24] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[24]),
        .Q(gmem_addr_6_reg_935[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[24]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[24]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[24]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[24]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_6_reg_935_reg[25] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[25]),
        .Q(gmem_addr_6_reg_935[25]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[26] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[26]),
        .Q(gmem_addr_6_reg_935[26]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[27] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[27]),
        .Q(gmem_addr_6_reg_935[27]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[28] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[28]),
        .Q(gmem_addr_6_reg_935[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[28]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[28]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[28]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[28]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_6_reg_935_reg[29] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[29]),
        .Q(gmem_addr_6_reg_935[29]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[2] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[2]),
        .Q(gmem_addr_6_reg_935[2]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[30] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[30]),
        .Q(gmem_addr_6_reg_935[30]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[31] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[31]),
        .Q(gmem_addr_6_reg_935[31]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[32] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[32]),
        .Q(gmem_addr_6_reg_935[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[32]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[32]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[32]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[32]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_6_reg_935_reg[33] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[33]),
        .Q(gmem_addr_6_reg_935[33]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[34] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[34]),
        .Q(gmem_addr_6_reg_935[34]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[35] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[35]),
        .Q(gmem_addr_6_reg_935[35]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[36] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[36]),
        .Q(gmem_addr_6_reg_935[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[36]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[36]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[36]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[36]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_6_reg_935_reg[37] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[37]),
        .Q(gmem_addr_6_reg_935[37]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[38] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[38]),
        .Q(gmem_addr_6_reg_935[38]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[39] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[39]),
        .Q(gmem_addr_6_reg_935[39]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[3] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[3]),
        .Q(gmem_addr_6_reg_935[3]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[40] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[40]),
        .Q(gmem_addr_6_reg_935[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[40]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[40]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[40]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[40]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_6_reg_935_reg[41] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[41]),
        .Q(gmem_addr_6_reg_935[41]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[42] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[42]),
        .Q(gmem_addr_6_reg_935[42]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[43] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[43]),
        .Q(gmem_addr_6_reg_935[43]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[44] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[44]),
        .Q(gmem_addr_6_reg_935[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[44]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[44]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[44]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[44]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_6_reg_935_reg[45] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[45]),
        .Q(gmem_addr_6_reg_935[45]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[46] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[46]),
        .Q(gmem_addr_6_reg_935[46]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[47] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[47]),
        .Q(gmem_addr_6_reg_935[47]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[48] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[48]),
        .Q(gmem_addr_6_reg_935[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[48]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[48]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[48]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[48]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_6_reg_935_reg[49] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[49]),
        .Q(gmem_addr_6_reg_935[49]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[4] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[4]),
        .Q(gmem_addr_6_reg_935[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_6_reg_935_reg[4]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[4]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[4]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],1'b0,\gmem_addr_1_reg_905_reg[63]_0 [2],1'b0}),
        .O({add_ln34_5_fu_420_p2[4:2],\NLW_gmem_addr_6_reg_935_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_6_reg_935[4]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [3],\gmem_addr_6_reg_935[4]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [1]}));
  FDRE \gmem_addr_6_reg_935_reg[50] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[50]),
        .Q(gmem_addr_6_reg_935[50]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[51] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[51]),
        .Q(gmem_addr_6_reg_935[51]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[52] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[52]),
        .Q(gmem_addr_6_reg_935[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[52]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[52]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[52]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[52]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_6_reg_935_reg[53] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[53]),
        .Q(gmem_addr_6_reg_935[53]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[54] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[54]),
        .Q(gmem_addr_6_reg_935[54]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[55] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[55]),
        .Q(gmem_addr_6_reg_935[55]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[56] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[56]),
        .Q(gmem_addr_6_reg_935[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[56]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[56]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[56]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[56]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_6_reg_935_reg[57] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[57]),
        .Q(gmem_addr_6_reg_935[57]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[58] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[58]),
        .Q(gmem_addr_6_reg_935[58]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[59] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[59]),
        .Q(gmem_addr_6_reg_935[59]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[5] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[5]),
        .Q(gmem_addr_6_reg_935[5]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[60] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[60]),
        .Q(gmem_addr_6_reg_935[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[60]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[60]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[60]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[60]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_5_fu_420_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_6_reg_935_reg[61] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[61]),
        .Q(gmem_addr_6_reg_935[61]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[62] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[62]),
        .Q(gmem_addr_6_reg_935[62]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[63] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[63]),
        .Q(gmem_addr_6_reg_935[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[63]_i_2 
       (.CI(\gmem_addr_6_reg_935_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_6_reg_935_reg[63]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_6_reg_935_reg[63]_i_2_n_2 ,\gmem_addr_6_reg_935_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_6_reg_935_reg[63]_i_2_O_UNCONNECTED [3],add_ln34_5_fu_420_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_6_reg_935_reg[6] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[6]),
        .Q(gmem_addr_6_reg_935[6]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[7] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[7]),
        .Q(gmem_addr_6_reg_935[7]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_935_reg[8] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[8]),
        .Q(gmem_addr_6_reg_935[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_6_reg_935_reg[8]_i_1 
       (.CI(\gmem_addr_6_reg_935_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_6_reg_935_reg[8]_i_1_n_0 ,\gmem_addr_6_reg_935_reg[8]_i_1_n_1 ,\gmem_addr_6_reg_935_reg[8]_i_1_n_2 ,\gmem_addr_6_reg_935_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_5_fu_420_p2[8:5]),
        .S({\gmem_addr_6_reg_935[8]_i_2_n_0 ,\gmem_addr_6_reg_935[8]_i_3_n_0 ,\gmem_addr_6_reg_935[8]_i_4_n_0 ,\gmem_addr_6_reg_935[8]_i_5_n_0 }));
  FDRE \gmem_addr_6_reg_935_reg[9] 
       (.C(ap_clk),
        .CE(ce369_out),
        .D(add_ln34_5_fu_420_p2[9]),
        .Q(gmem_addr_6_reg_935[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_941[11]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_7_reg_941[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_7_reg_941[3]_i_2 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_7_reg_941[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_7_reg_941[3]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_7_reg_941[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_941[7]_i_2 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_7_reg_941[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_941[7]_i_3 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_7_reg_941[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_941[7]_i_4 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_7_reg_941[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_941[7]_i_5 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_7_reg_941[7]_i_5_n_0 ));
  FDRE \gmem_addr_7_reg_941_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_7_reg_941[0]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[10]),
        .Q(gmem_addr_7_reg_941[10]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[11]),
        .Q(gmem_addr_7_reg_941[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[11]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[7]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[11]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[11]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[11]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln34_fu_592_p1[8]}),
        .O(add_ln34_6_fu_442_p2[11:8]),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [11:9],\gmem_addr_7_reg_941[11]_i_2_n_0 }));
  FDRE \gmem_addr_7_reg_941_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[12]),
        .Q(gmem_addr_7_reg_941[12]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[13]),
        .Q(gmem_addr_7_reg_941[13]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[14]),
        .Q(gmem_addr_7_reg_941[14]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[15]),
        .Q(gmem_addr_7_reg_941[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[15]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[11]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[15]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[15]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[15]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[15:12]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [15:12]));
  FDRE \gmem_addr_7_reg_941_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[16]),
        .Q(gmem_addr_7_reg_941[16]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[17]),
        .Q(gmem_addr_7_reg_941[17]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[18]),
        .Q(gmem_addr_7_reg_941[18]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[19]),
        .Q(gmem_addr_7_reg_941[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[19]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[15]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[19]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[19]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[19]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[19:16]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [19:16]));
  FDRE \gmem_addr_7_reg_941_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[1]),
        .Q(gmem_addr_7_reg_941[1]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[20]),
        .Q(gmem_addr_7_reg_941[20]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[21]),
        .Q(gmem_addr_7_reg_941[21]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[22]),
        .Q(gmem_addr_7_reg_941[22]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[23]),
        .Q(gmem_addr_7_reg_941[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[23]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[19]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[23]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[23]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[23]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[23:20]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [23:20]));
  FDRE \gmem_addr_7_reg_941_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[24]),
        .Q(gmem_addr_7_reg_941[24]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[25]),
        .Q(gmem_addr_7_reg_941[25]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[26]),
        .Q(gmem_addr_7_reg_941[26]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[27]),
        .Q(gmem_addr_7_reg_941[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[27]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[23]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[27]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[27]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[27]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[27:24]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [27:24]));
  FDRE \gmem_addr_7_reg_941_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[28]),
        .Q(gmem_addr_7_reg_941[28]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[29]),
        .Q(gmem_addr_7_reg_941[29]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[2]),
        .Q(gmem_addr_7_reg_941[2]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[30]),
        .Q(gmem_addr_7_reg_941[30]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[31]),
        .Q(gmem_addr_7_reg_941[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[31]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[27]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[31]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[31]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[31]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[31:28]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [31:28]));
  FDRE \gmem_addr_7_reg_941_reg[32] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[32]),
        .Q(gmem_addr_7_reg_941[32]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[33] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[33]),
        .Q(gmem_addr_7_reg_941[33]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[34] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[34]),
        .Q(gmem_addr_7_reg_941[34]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[35] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[35]),
        .Q(gmem_addr_7_reg_941[35]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[35]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[31]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[35]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[35]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[35]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[35:32]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [35:32]));
  FDRE \gmem_addr_7_reg_941_reg[36] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[36]),
        .Q(gmem_addr_7_reg_941[36]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[37] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[37]),
        .Q(gmem_addr_7_reg_941[37]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[38] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[38]),
        .Q(gmem_addr_7_reg_941[38]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[39] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[39]),
        .Q(gmem_addr_7_reg_941[39]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[39]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[35]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[39]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[39]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[39]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[39:36]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [39:36]));
  FDRE \gmem_addr_7_reg_941_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[3]),
        .Q(gmem_addr_7_reg_941[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_7_reg_941_reg[3]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[3]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[3]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [2:1],1'b0}),
        .O({add_ln34_6_fu_442_p2[3:1],\NLW_gmem_addr_7_reg_941_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [3],\gmem_addr_7_reg_941[3]_i_2_n_0 ,\gmem_addr_7_reg_941[3]_i_3_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [0]}));
  FDRE \gmem_addr_7_reg_941_reg[40] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[40]),
        .Q(gmem_addr_7_reg_941[40]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[41] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[41]),
        .Q(gmem_addr_7_reg_941[41]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[42] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[42]),
        .Q(gmem_addr_7_reg_941[42]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[43] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[43]),
        .Q(gmem_addr_7_reg_941[43]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[43]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[39]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[43]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[43]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[43]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[43:40]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [43:40]));
  FDRE \gmem_addr_7_reg_941_reg[44] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[44]),
        .Q(gmem_addr_7_reg_941[44]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[45] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[45]),
        .Q(gmem_addr_7_reg_941[45]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[46] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[46]),
        .Q(gmem_addr_7_reg_941[46]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[47] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[47]),
        .Q(gmem_addr_7_reg_941[47]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[47]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[43]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[47]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[47]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[47]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[47:44]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [47:44]));
  FDRE \gmem_addr_7_reg_941_reg[48] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[48]),
        .Q(gmem_addr_7_reg_941[48]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[49] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[49]),
        .Q(gmem_addr_7_reg_941[49]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[4]),
        .Q(gmem_addr_7_reg_941[4]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[50] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[50]),
        .Q(gmem_addr_7_reg_941[50]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[51] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[51]),
        .Q(gmem_addr_7_reg_941[51]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[51]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[47]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[51]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[51]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[51]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[51:48]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [51:48]));
  FDRE \gmem_addr_7_reg_941_reg[52] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[52]),
        .Q(gmem_addr_7_reg_941[52]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[53] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[53]),
        .Q(gmem_addr_7_reg_941[53]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[54] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[54]),
        .Q(gmem_addr_7_reg_941[54]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[55] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[55]),
        .Q(gmem_addr_7_reg_941[55]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[55]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[51]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[55]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[55]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[55]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[55:52]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [55:52]));
  FDRE \gmem_addr_7_reg_941_reg[56] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[56]),
        .Q(gmem_addr_7_reg_941[56]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[57] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[57]),
        .Q(gmem_addr_7_reg_941[57]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[58] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[58]),
        .Q(gmem_addr_7_reg_941[58]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[59] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[59]),
        .Q(gmem_addr_7_reg_941[59]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[59]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[55]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[59]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[59]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[59]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[59:56]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [59:56]));
  FDRE \gmem_addr_7_reg_941_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[5]),
        .Q(gmem_addr_7_reg_941[5]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[60] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[60]),
        .Q(gmem_addr_7_reg_941[60]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[61] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[61]),
        .Q(gmem_addr_7_reg_941[61]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[62] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[62]),
        .Q(gmem_addr_7_reg_941[62]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[63] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[63]),
        .Q(gmem_addr_7_reg_941[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[63]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[59]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_7_reg_941_reg[63]_i_1_CO_UNCONNECTED [3],\gmem_addr_7_reg_941_reg[63]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[63]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_6_fu_442_p2[63:60]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [63:60]));
  FDRE \gmem_addr_7_reg_941_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[6]),
        .Q(gmem_addr_7_reg_941[6]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[7]),
        .Q(gmem_addr_7_reg_941[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_7_reg_941_reg[7]_i_1 
       (.CI(\gmem_addr_7_reg_941_reg[3]_i_1_n_0 ),
        .CO({\gmem_addr_7_reg_941_reg[7]_i_1_n_0 ,\gmem_addr_7_reg_941_reg[7]_i_1_n_1 ,\gmem_addr_7_reg_941_reg[7]_i_1_n_2 ,\gmem_addr_7_reg_941_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[7:4]),
        .O(add_ln34_6_fu_442_p2[7:4]),
        .S({\gmem_addr_7_reg_941[7]_i_2_n_0 ,\gmem_addr_7_reg_941[7]_i_3_n_0 ,\gmem_addr_7_reg_941[7]_i_4_n_0 ,\gmem_addr_7_reg_941[7]_i_5_n_0 }));
  FDRE \gmem_addr_7_reg_941_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[8]),
        .Q(gmem_addr_7_reg_941[8]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_941_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(add_ln34_6_fu_442_p2[9]),
        .Q(gmem_addr_7_reg_941[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_947[1]_i_1 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_8_reg_947[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_947[4]_i_2 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_8_reg_947[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_947[4]_i_3 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [2]),
        .O(\gmem_addr_8_reg_947[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_947[4]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .O(\gmem_addr_8_reg_947[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem_addr_8_reg_947[63]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .O(ce3));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_947[8]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_8_reg_947[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_947[8]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_8_reg_947[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_947[8]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_8_reg_947[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_947[8]_i_5 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_8_reg_947[8]_i_5_n_0 ));
  FDRE \gmem_addr_8_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_15_fu_640_p2[0]),
        .Q(gmem_addr_8_reg_947[0]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[10]),
        .Q(gmem_addr_8_reg_947[10]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[11]),
        .Q(gmem_addr_8_reg_947[11]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[12]),
        .Q(gmem_addr_8_reg_947[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[12]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[8]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[12]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[12]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[12]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[12:9]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [12:9]));
  FDRE \gmem_addr_8_reg_947_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[13]),
        .Q(gmem_addr_8_reg_947[13]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[14]),
        .Q(gmem_addr_8_reg_947[14]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[15]),
        .Q(gmem_addr_8_reg_947[15]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[16]),
        .Q(gmem_addr_8_reg_947[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[16]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[12]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[16]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[16]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[16]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[16:13]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [16:13]));
  FDRE \gmem_addr_8_reg_947_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[17]),
        .Q(gmem_addr_8_reg_947[17]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[18]),
        .Q(gmem_addr_8_reg_947[18]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[19]),
        .Q(gmem_addr_8_reg_947[19]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\gmem_addr_8_reg_947[1]_i_1_n_0 ),
        .Q(gmem_addr_8_reg_947[1]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[20]),
        .Q(gmem_addr_8_reg_947[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[20]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[16]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[20]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[20]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[20]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[20:17]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [20:17]));
  FDRE \gmem_addr_8_reg_947_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[21]),
        .Q(gmem_addr_8_reg_947[21]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[22]),
        .Q(gmem_addr_8_reg_947[22]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[23]),
        .Q(gmem_addr_8_reg_947[23]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[24]),
        .Q(gmem_addr_8_reg_947[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[24]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[20]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[24]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[24]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[24]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[24:21]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [24:21]));
  FDRE \gmem_addr_8_reg_947_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[25]),
        .Q(gmem_addr_8_reg_947[25]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[26]),
        .Q(gmem_addr_8_reg_947[26]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[27]),
        .Q(gmem_addr_8_reg_947[27]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[28]),
        .Q(gmem_addr_8_reg_947[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[28]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[24]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[28]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[28]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[28]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[28:25]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [28:25]));
  FDRE \gmem_addr_8_reg_947_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[29]),
        .Q(gmem_addr_8_reg_947[29]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[2]),
        .Q(gmem_addr_8_reg_947[2]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[30]),
        .Q(gmem_addr_8_reg_947[30]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[31]),
        .Q(gmem_addr_8_reg_947[31]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[32]),
        .Q(gmem_addr_8_reg_947[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[32]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[28]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[32]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[32]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[32]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[32:29]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [32:29]));
  FDRE \gmem_addr_8_reg_947_reg[33] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[33]),
        .Q(gmem_addr_8_reg_947[33]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[34] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[34]),
        .Q(gmem_addr_8_reg_947[34]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[35] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[35]),
        .Q(gmem_addr_8_reg_947[35]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[36] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[36]),
        .Q(gmem_addr_8_reg_947[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[36]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[32]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[36]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[36]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[36]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[36:33]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [36:33]));
  FDRE \gmem_addr_8_reg_947_reg[37] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[37]),
        .Q(gmem_addr_8_reg_947[37]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[38] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[38]),
        .Q(gmem_addr_8_reg_947[38]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[39] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[39]),
        .Q(gmem_addr_8_reg_947[39]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[3]),
        .Q(gmem_addr_8_reg_947[3]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[40] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[40]),
        .Q(gmem_addr_8_reg_947[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[40]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[36]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[40]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[40]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[40]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[40:37]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [40:37]));
  FDRE \gmem_addr_8_reg_947_reg[41] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[41]),
        .Q(gmem_addr_8_reg_947[41]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[42] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[42]),
        .Q(gmem_addr_8_reg_947[42]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[43] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[43]),
        .Q(gmem_addr_8_reg_947[43]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[44] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[44]),
        .Q(gmem_addr_8_reg_947[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[44]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[40]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[44]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[44]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[44]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[44:41]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [44:41]));
  FDRE \gmem_addr_8_reg_947_reg[45] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[45]),
        .Q(gmem_addr_8_reg_947[45]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[46] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[46]),
        .Q(gmem_addr_8_reg_947[46]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[47] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[47]),
        .Q(gmem_addr_8_reg_947[47]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[48] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[48]),
        .Q(gmem_addr_8_reg_947[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[48]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[44]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[48]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[48]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[48]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[48:45]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [48:45]));
  FDRE \gmem_addr_8_reg_947_reg[49] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[49]),
        .Q(gmem_addr_8_reg_947[49]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[4]),
        .Q(gmem_addr_8_reg_947[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_8_reg_947_reg[4]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[4]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[4]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[4]_i_1_n_3 }),
        .CYINIT(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .DI({zext_ln34_fu_592_p1[4],1'b0,\gmem_addr_1_reg_905_reg[63]_0 [2:1]}),
        .O({add_ln34_7_fu_464_p2[4:2],\NLW_gmem_addr_8_reg_947_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_8_reg_947[4]_i_2_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [3],\gmem_addr_8_reg_947[4]_i_3_n_0 ,\gmem_addr_8_reg_947[4]_i_4_n_0 }));
  FDRE \gmem_addr_8_reg_947_reg[50] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[50]),
        .Q(gmem_addr_8_reg_947[50]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[51] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[51]),
        .Q(gmem_addr_8_reg_947[51]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[52] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[52]),
        .Q(gmem_addr_8_reg_947[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[52]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[48]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[52]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[52]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[52]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[52:49]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [52:49]));
  FDRE \gmem_addr_8_reg_947_reg[53] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[53]),
        .Q(gmem_addr_8_reg_947[53]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[54] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[54]),
        .Q(gmem_addr_8_reg_947[54]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[55] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[55]),
        .Q(gmem_addr_8_reg_947[55]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[56] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[56]),
        .Q(gmem_addr_8_reg_947[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[56]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[52]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[56]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[56]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[56]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[56:53]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [56:53]));
  FDRE \gmem_addr_8_reg_947_reg[57] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[57]),
        .Q(gmem_addr_8_reg_947[57]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[58] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[58]),
        .Q(gmem_addr_8_reg_947[58]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[59] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[59]),
        .Q(gmem_addr_8_reg_947[59]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[5]),
        .Q(gmem_addr_8_reg_947[5]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[60] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[60]),
        .Q(gmem_addr_8_reg_947[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[60]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[56]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[60]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[60]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[60]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_7_fu_464_p2[60:57]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [60:57]));
  FDRE \gmem_addr_8_reg_947_reg[61] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[61]),
        .Q(gmem_addr_8_reg_947[61]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[62] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[62]),
        .Q(gmem_addr_8_reg_947[62]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[63] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[63]),
        .Q(gmem_addr_8_reg_947[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[63]_i_2 
       (.CI(\gmem_addr_8_reg_947_reg[60]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_8_reg_947_reg[63]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_8_reg_947_reg[63]_i_2_n_2 ,\gmem_addr_8_reg_947_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_8_reg_947_reg[63]_i_2_O_UNCONNECTED [3],add_ln34_7_fu_464_p2[63:61]}),
        .S({1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:61]}));
  FDRE \gmem_addr_8_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[6]),
        .Q(gmem_addr_8_reg_947[6]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[7]),
        .Q(gmem_addr_8_reg_947[7]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[8]),
        .Q(gmem_addr_8_reg_947[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_8_reg_947_reg[8]_i_1 
       (.CI(\gmem_addr_8_reg_947_reg[4]_i_1_n_0 ),
        .CO({\gmem_addr_8_reg_947_reg[8]_i_1_n_0 ,\gmem_addr_8_reg_947_reg[8]_i_1_n_1 ,\gmem_addr_8_reg_947_reg[8]_i_1_n_2 ,\gmem_addr_8_reg_947_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(zext_ln34_fu_592_p1[8:5]),
        .O(add_ln34_7_fu_464_p2[8:5]),
        .S({\gmem_addr_8_reg_947[8]_i_2_n_0 ,\gmem_addr_8_reg_947[8]_i_3_n_0 ,\gmem_addr_8_reg_947[8]_i_4_n_0 ,\gmem_addr_8_reg_947[8]_i_5_n_0 }));
  FDRE \gmem_addr_8_reg_947_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(add_ln34_7_fu_464_p2[9]),
        .Q(gmem_addr_8_reg_947[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_953[5]_i_2 
       (.I0(zext_ln34_fu_592_p1[5]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [5]),
        .O(\gmem_addr_9_reg_953[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_953[5]_i_3 
       (.I0(zext_ln34_fu_592_p1[4]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [4]),
        .O(\gmem_addr_9_reg_953[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_9_reg_953[5]_i_4 
       (.I0(\gmem_addr_1_reg_905_reg[63]_0 [3]),
        .O(\gmem_addr_9_reg_953[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_953[9]_i_2 
       (.I0(zext_ln34_fu_592_p1[8]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [8]),
        .O(\gmem_addr_9_reg_953[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_953[9]_i_3 
       (.I0(zext_ln34_fu_592_p1[7]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [7]),
        .O(\gmem_addr_9_reg_953[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_953[9]_i_4 
       (.I0(zext_ln34_fu_592_p1[6]),
        .I1(\gmem_addr_1_reg_905_reg[63]_0 [6]),
        .O(\gmem_addr_9_reg_953[9]_i_4_n_0 ));
  FDRE \gmem_addr_9_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [0]),
        .Q(gmem_addr_9_reg_953[0]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[10] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[10]),
        .Q(gmem_addr_9_reg_953[10]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[11] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[11]),
        .Q(gmem_addr_9_reg_953[11]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[12] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[12]),
        .Q(gmem_addr_9_reg_953[12]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[13] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[13]),
        .Q(gmem_addr_9_reg_953[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[13]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[9]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[13]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[13]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[13]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[13:10]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [13:10]));
  FDRE \gmem_addr_9_reg_953_reg[14] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[14]),
        .Q(gmem_addr_9_reg_953[14]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[15] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[15]),
        .Q(gmem_addr_9_reg_953[15]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[16] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[16]),
        .Q(gmem_addr_9_reg_953[16]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[17] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[17]),
        .Q(gmem_addr_9_reg_953[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[17]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[13]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[17]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[17]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[17]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[17:14]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [17:14]));
  FDRE \gmem_addr_9_reg_953_reg[18] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[18]),
        .Q(gmem_addr_9_reg_953[18]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[19] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[19]),
        .Q(gmem_addr_9_reg_953[19]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(\gmem_addr_1_reg_905_reg[63]_0 [1]),
        .Q(gmem_addr_9_reg_953[1]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[20] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[20]),
        .Q(gmem_addr_9_reg_953[20]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[21] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[21]),
        .Q(gmem_addr_9_reg_953[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[21]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[17]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[21]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[21]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[21]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[21:18]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [21:18]));
  FDRE \gmem_addr_9_reg_953_reg[22] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[22]),
        .Q(gmem_addr_9_reg_953[22]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[23] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[23]),
        .Q(gmem_addr_9_reg_953[23]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[24] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[24]),
        .Q(gmem_addr_9_reg_953[24]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[25] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[25]),
        .Q(gmem_addr_9_reg_953[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[25]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[21]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[25]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[25]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[25]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[25:22]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [25:22]));
  FDRE \gmem_addr_9_reg_953_reg[26] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[26]),
        .Q(gmem_addr_9_reg_953[26]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[27] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[27]),
        .Q(gmem_addr_9_reg_953[27]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[28] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[28]),
        .Q(gmem_addr_9_reg_953[28]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[29] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[29]),
        .Q(gmem_addr_9_reg_953[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[29]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[25]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[29]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[29]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[29]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[29:26]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [29:26]));
  FDRE \gmem_addr_9_reg_953_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[2]),
        .Q(gmem_addr_9_reg_953[2]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[30] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[30]),
        .Q(gmem_addr_9_reg_953[30]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[31] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[31]),
        .Q(gmem_addr_9_reg_953[31]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[32] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[32]),
        .Q(gmem_addr_9_reg_953[32]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[33] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[33]),
        .Q(gmem_addr_9_reg_953[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[33]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[29]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[33]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[33]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[33]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[33:30]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [33:30]));
  FDRE \gmem_addr_9_reg_953_reg[34] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[34]),
        .Q(gmem_addr_9_reg_953[34]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[35] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[35]),
        .Q(gmem_addr_9_reg_953[35]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[36] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[36]),
        .Q(gmem_addr_9_reg_953[36]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[37] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[37]),
        .Q(gmem_addr_9_reg_953[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[37]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[33]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[37]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[37]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[37]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[37:34]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [37:34]));
  FDRE \gmem_addr_9_reg_953_reg[38] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[38]),
        .Q(gmem_addr_9_reg_953[38]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[39] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[39]),
        .Q(gmem_addr_9_reg_953[39]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[3]),
        .Q(gmem_addr_9_reg_953[3]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[40] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[40]),
        .Q(gmem_addr_9_reg_953[40]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[41] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[41]),
        .Q(gmem_addr_9_reg_953[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[41]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[37]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[41]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[41]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[41]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[41:38]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [41:38]));
  FDRE \gmem_addr_9_reg_953_reg[42] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[42]),
        .Q(gmem_addr_9_reg_953[42]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[43] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[43]),
        .Q(gmem_addr_9_reg_953[43]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[44] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[44]),
        .Q(gmem_addr_9_reg_953[44]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[45] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[45]),
        .Q(gmem_addr_9_reg_953[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[45]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[41]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[45]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[45]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[45]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[45:42]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [45:42]));
  FDRE \gmem_addr_9_reg_953_reg[46] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[46]),
        .Q(gmem_addr_9_reg_953[46]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[47] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[47]),
        .Q(gmem_addr_9_reg_953[47]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[48] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[48]),
        .Q(gmem_addr_9_reg_953[48]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[49] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[49]),
        .Q(gmem_addr_9_reg_953[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[49]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[45]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[49]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[49]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[49]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[49:46]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [49:46]));
  FDRE \gmem_addr_9_reg_953_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[4]),
        .Q(gmem_addr_9_reg_953[4]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[50] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[50]),
        .Q(gmem_addr_9_reg_953[50]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[51] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[51]),
        .Q(gmem_addr_9_reg_953[51]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[52] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[52]),
        .Q(gmem_addr_9_reg_953[52]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[53] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[53]),
        .Q(gmem_addr_9_reg_953[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[53]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[49]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[53]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[53]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[53]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[53:50]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [53:50]));
  FDRE \gmem_addr_9_reg_953_reg[54] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[54]),
        .Q(gmem_addr_9_reg_953[54]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[55] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[55]),
        .Q(gmem_addr_9_reg_953[55]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[56] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[56]),
        .Q(gmem_addr_9_reg_953[56]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[57] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[57]),
        .Q(gmem_addr_9_reg_953[57]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[57]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[53]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[57]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[57]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[57]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[57:54]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [57:54]));
  FDRE \gmem_addr_9_reg_953_reg[58] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[58]),
        .Q(gmem_addr_9_reg_953[58]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[59] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[59]),
        .Q(gmem_addr_9_reg_953[59]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[5]),
        .Q(gmem_addr_9_reg_953[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_9_reg_953_reg[5]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[5]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[5]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({zext_ln34_fu_592_p1[5:4],\gmem_addr_1_reg_905_reg[63]_0 [3],1'b0}),
        .O(add_ln34_8_fu_486_p2[5:2]),
        .S({\gmem_addr_9_reg_953[5]_i_2_n_0 ,\gmem_addr_9_reg_953[5]_i_3_n_0 ,\gmem_addr_9_reg_953[5]_i_4_n_0 ,\gmem_addr_1_reg_905_reg[63]_0 [2]}));
  FDRE \gmem_addr_9_reg_953_reg[60] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[60]),
        .Q(gmem_addr_9_reg_953[60]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[61] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[61]),
        .Q(gmem_addr_9_reg_953[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[61]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[57]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[61]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[61]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[61]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln34_8_fu_486_p2[61:58]),
        .S(\gmem_addr_1_reg_905_reg[63]_0 [61:58]));
  FDRE \gmem_addr_9_reg_953_reg[62] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[62]),
        .Q(gmem_addr_9_reg_953[62]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[63] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[63]),
        .Q(gmem_addr_9_reg_953[63]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[63]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[61]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_9_reg_953_reg[63]_i_1_CO_UNCONNECTED [3:1],\gmem_addr_9_reg_953_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_9_reg_953_reg[63]_i_1_O_UNCONNECTED [3:2],add_ln34_8_fu_486_p2[63:62]}),
        .S({1'b0,1'b0,\gmem_addr_1_reg_905_reg[63]_0 [63:62]}));
  FDRE \gmem_addr_9_reg_953_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[6]),
        .Q(gmem_addr_9_reg_953[6]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[7]),
        .Q(gmem_addr_9_reg_953[7]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[8] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[8]),
        .Q(gmem_addr_9_reg_953[8]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_953_reg[9] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(add_ln34_8_fu_486_p2[9]),
        .Q(gmem_addr_9_reg_953[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_9_reg_953_reg[9]_i_1 
       (.CI(\gmem_addr_9_reg_953_reg[5]_i_1_n_0 ),
        .CO({\gmem_addr_9_reg_953_reg[9]_i_1_n_0 ,\gmem_addr_9_reg_953_reg[9]_i_1_n_1 ,\gmem_addr_9_reg_953_reg[9]_i_1_n_2 ,\gmem_addr_9_reg_953_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln34_fu_592_p1[8:6]}),
        .O(add_ln34_8_fu_486_p2[9:6]),
        .S({\gmem_addr_1_reg_905_reg[63]_0 [9],\gmem_addr_9_reg_953[9]_i_2_n_0 ,\gmem_addr_9_reg_953[9]_i_3_n_0 ,\gmem_addr_9_reg_953[9]_i_4_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFF0000)) 
    grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg_i_1
       (.I0(\icmp_ln26_reg_877_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(flow_control_loop_pipe_sequential_init_U_n_76),
        .I4(Q[1]),
        .I5(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_ap_start_reg),
        .O(\icmp_ln26_reg_877_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAA2AAA2AAA22222)) 
    \icmp_ln26_reg_877[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone_grp23_done_reg),
        .I3(gmem_0_RVALID),
        .I4(gmem_0_ARREADY),
        .I5(ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0),
        .O(\icmp_ln26_reg_877[0]_i_1_n_0 ));
  FDRE \icmp_ln26_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln26_reg_877[0]_i_1_n_0 ),
        .D(icmp_ln26_fu_270_p2),
        .Q(\icmp_ln26_reg_877_reg[0]_1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
    \mOutPtr[4]_i_5 
       (.I0(\mOutPtr[4]_i_4 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf[31]_i_9_n_0 ),
        .I3(\bus_wide_gen.data_buf[31]_i_8_n_0 ),
        .I4(\mOutPtr[4]_i_6_n_0 ),
        .I5(D),
        .O(\ap_CS_fsm_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[4]_i_6 
       (.I0(\reg_254[7]_i_5_n_0 ),
        .I1(\reg_254[7]_i_4_n_0 ),
        .I2(\reg_258[7]_i_8_n_0 ),
        .I3(\reg_258[7]_i_7_n_0 ),
        .O(\mOutPtr[4]_i_6_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1 mac_muladd_8s_8s_8ns_8_4_1_U10
       (.E(ce180_out),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage14,ap_CS_fsm_pp0_stage13,\ap_CS_fsm_reg_n_0_[0] }),
        .\a_reg_reg[7] (reg_254),
        .\ap_CS_fsm_reg[14] (ce382_out),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_block_pp0_stage14_subdone_grp0_done_reg(ap_block_pp0_stage14_subdone_grp0_done_reg),
        .ap_block_pp0_stage15_subdone_grp0_done_reg(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_0 ),
        .\p_reg_reg[0] (ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U10_n_2,mac_muladd_8s_8s_8ns_8_4_1_U10_n_3,mac_muladd_8s_8s_8ns_8_4_1_U10_n_4,mac_muladd_8s_8s_8ns_8_4_1_U10_n_5,mac_muladd_8s_8s_8ns_8_4_1_U10_n_6,mac_muladd_8s_8s_8ns_8_4_1_U10_n_7,mac_muladd_8s_8s_8ns_8_4_1_U10_n_8,mac_muladd_8s_8s_8ns_8_4_1_U10_n_9}),
        .\p_reg_reg[7]_0 (mul_ln34_13_reg_1006));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_0 mac_muladd_8s_8s_8ns_8_4_1_U11
       (.E(ce177_out),
        .Q({ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\a_reg_reg[7] (reg_258),
        .ap_block_pp0_stage0_subdone_grp0_done_reg(ap_block_pp0_stage0_subdone_grp0_done_reg),
        .ap_block_pp0_stage15_subdone_grp0_done_reg(ap_block_pp0_stage15_subdone_grp0_done_reg),
        .ap_block_pp0_stage1_subdone_grp0_done_reg(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_1 ),
        .\p_reg_reg[0] (mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U11_n_1,mac_muladd_8s_8s_8ns_8_4_1_U11_n_2,mac_muladd_8s_8s_8ns_8_4_1_U11_n_3,mac_muladd_8s_8s_8ns_8_4_1_U11_n_4,mac_muladd_8s_8s_8ns_8_4_1_U11_n_5,mac_muladd_8s_8s_8ns_8_4_1_U11_n_6,mac_muladd_8s_8s_8ns_8_4_1_U11_n_7,mac_muladd_8s_8s_8ns_8_4_1_U11_n_8}),
        .\p_reg_reg[7]_0 (mul_ln34_11_reg_1016));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_1 mac_muladd_8s_8s_8ns_8_4_1_U12
       (.E(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1}),
        .\a_reg_reg[7] (reg_254),
        .ap_block_pp0_stage1_subdone_grp0_done_reg(ap_block_pp0_stage1_subdone_grp0_done_reg),
        .ap_block_pp0_stage3_subdone_grp0_done_reg(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_2 ),
        .\mul_ln34_7_reg_1031_reg[7] (ap_block_pp0_stage2_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[0] (ce374_out),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U12_n_1,mac_muladd_8s_8s_8ns_8_4_1_U12_n_2,mac_muladd_8s_8s_8ns_8_4_1_U12_n_3,mac_muladd_8s_8s_8ns_8_4_1_U12_n_4,mac_muladd_8s_8s_8ns_8_4_1_U12_n_5,mac_muladd_8s_8s_8ns_8_4_1_U12_n_6,mac_muladd_8s_8s_8ns_8_4_1_U12_n_7,mac_muladd_8s_8s_8ns_8_4_1_U12_n_8}),
        .\p_reg_reg[7]_0 (mul_ln34_9_reg_1021));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_2 mac_muladd_8s_8s_8ns_8_4_1_U13
       (.E(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3}),
        .\a_reg_reg[7] (reg_258),
        .\ap_CS_fsm_reg[4] (ce374_out),
        .ap_block_pp0_stage3_subdone_grp0_done_reg(ap_block_pp0_stage3_subdone_grp0_done_reg),
        .ap_block_pp0_stage4_subdone_grp0_done_reg(ap_block_pp0_stage4_subdone_grp0_done_reg),
        .ap_block_pp0_stage5_subdone_grp0_done_reg(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_3 ),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U13_n_1,mac_muladd_8s_8s_8ns_8_4_1_U13_n_2,mac_muladd_8s_8s_8ns_8_4_1_U13_n_3,mac_muladd_8s_8s_8ns_8_4_1_U13_n_4,mac_muladd_8s_8s_8ns_8_4_1_U13_n_5,mac_muladd_8s_8s_8ns_8_4_1_U13_n_6,mac_muladd_8s_8s_8ns_8_4_1_U13_n_7,mac_muladd_8s_8s_8ns_8_4_1_U13_n_8}),
        .\p_reg_reg[7]_0 (mul_ln34_7_reg_1031));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_3 mac_muladd_8s_8s_8ns_8_4_1_U14
       (.E(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .Q({ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5}),
        .\a_reg_reg[7] (reg_254),
        .\ap_CS_fsm_reg[8] (mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .ap_block_pp0_stage5_subdone_grp0_done_reg(ap_block_pp0_stage5_subdone_grp0_done_reg),
        .ap_block_pp0_stage7_subdone_grp0_done_reg(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_4 ),
        .\mul_ln34_1_reg_1066_reg[7] (ap_block_pp0_stage8_subdone_grp0_done_reg_reg_n_0),
        .\mul_ln34_3_reg_1051_reg[7] (ap_block_pp0_stage6_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U14_n_2,mac_muladd_8s_8s_8ns_8_4_1_U14_n_3,mac_muladd_8s_8s_8ns_8_4_1_U14_n_4,mac_muladd_8s_8s_8ns_8_4_1_U14_n_5,mac_muladd_8s_8s_8ns_8_4_1_U14_n_6,mac_muladd_8s_8s_8ns_8_4_1_U14_n_7,mac_muladd_8s_8s_8ns_8_4_1_U14_n_8,mac_muladd_8s_8s_8ns_8_4_1_U14_n_9}),
        .\p_reg_reg[7]_0 (mul_ln34_5_reg_1041));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_4 mac_muladd_8s_8s_8ns_8_4_1_U15
       (.E(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .Q({ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage7}),
        .\a_reg_reg[7] (reg_258),
        .ap_block_pp0_stage7_subdone_grp0_done_reg(ap_block_pp0_stage7_subdone_grp0_done_reg),
        .ap_block_pp0_stage9_subdone_grp0_done_reg(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_5 ),
        .\gmem_addr_11_reg_965_reg[63] (ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[0] (mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U15_n_1,mac_muladd_8s_8s_8ns_8_4_1_U15_n_2,mac_muladd_8s_8s_8ns_8_4_1_U15_n_3,mac_muladd_8s_8s_8ns_8_4_1_U15_n_4,mac_muladd_8s_8s_8ns_8_4_1_U15_n_5,mac_muladd_8s_8s_8ns_8_4_1_U15_n_6,mac_muladd_8s_8s_8ns_8_4_1_U15_n_7,mac_muladd_8s_8s_8ns_8_4_1_U15_n_8}),
        .\p_reg_reg[7]_0 (mul_ln34_3_reg_1051));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_5 mac_muladd_8s_8s_8ns_8_4_1_U16
       (.E(ce288_out),
        .Q({ap_CS_fsm_pp0_stage12,ap_CS_fsm_pp0_stage11,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9}),
        .\a_reg_reg[7] (gmem_addr_16_read_reg_1061),
        .\ap_CS_fsm_reg[9] (ce1),
        .ap_block_pp0_stage11_subdone_grp0_done_reg(ap_block_pp0_stage11_subdone_grp0_done_reg),
        .ap_block_pp0_stage12_subdone_grp0_done_reg(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .ap_block_pp0_stage9_subdone_grp0_done_reg(ap_block_pp0_stage9_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7]_6 ),
        .\p_reg_reg[0] (ap_block_pp0_stage10_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[7] ({mac_muladd_8s_8s_8ns_8_4_1_U16_n_2,mac_muladd_8s_8s_8ns_8_4_1_U16_n_3,mac_muladd_8s_8s_8ns_8_4_1_U16_n_4,mac_muladd_8s_8s_8ns_8_4_1_U16_n_5,mac_muladd_8s_8s_8ns_8_4_1_U16_n_6,mac_muladd_8s_8s_8ns_8_4_1_U16_n_7,mac_muladd_8s_8s_8ns_8_4_1_U16_n_8,mac_muladd_8s_8s_8ns_8_4_1_U16_n_9}),
        .\p_reg_reg[7]_0 (mul_ln34_1_reg_1066));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mac_muladd_8s_8s_8ns_8_4_1_6 mac_muladd_8s_8s_8ns_8_4_1_U9
       (.E(mac_muladd_8s_8s_8ns_8_4_1_U15_n_0),
        .Q({ap_CS_fsm_pp0_stage13,ap_CS_fsm_pp0_stage12}),
        .\a_reg_reg[7] (reg_254),
        .ap_block_pp0_stage12_subdone_grp0_done_reg(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[7] (\b_reg_reg[7] ),
        .\p_reg_reg[0] (ce288_out),
        .\p_reg_reg[0]_0 (ap_block_pp0_stage13_subdone_grp0_done_reg_reg_n_0),
        .\p_reg_reg[7] (P),
        .\p_reg_reg[7]_0 (mul_ln34_15_reg_1001));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[5][0]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(m_axi_gmem_0_ARVALID8221_out),
        .I2(m_axi_gmem_0_ARVALID7218_out),
        .I3(m_axi_gmem_0_ARVALID4),
        .O(\mem_reg[5][0]_srl6_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[5][0]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID14241_out),
        .I1(m_axi_gmem_0_ARVALID13238_out),
        .I2(m_axi_gmem_0_ARVALID12234_out),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .O(\mem_reg[5][0]_srl6_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[5][0]_srl6_i_14 
       (.I0(m_axi_gmem_0_ARVALID6214_out),
        .I1(m_axi_gmem_0_ARVALID9225_out),
        .I2(m_axi_gmem_0_ARVALID15244_out),
        .I3(m_axi_gmem_0_ARVALID3),
        .O(\mem_reg[5][0]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    \mem_reg[5][0]_srl6_i_15 
       (.I0(ap_block_pp0_stage1_subdone_grp1_done_reg),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(gmem_0_ARREADY),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(m_axi_gmem_0_ARVALID5211_out),
        .O(\mem_reg[5][0]_srl6_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \mem_reg[5][0]_srl6_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_block_pp0_stage0_subdone_grp24_done_reg_reg_n_0),
        .I2(gmem_0_ARREADY),
        .I3(ap_enable_reg_pp0_iter1),
        .O(m_axi_gmem_0_ARVALID1));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem_reg[5][0]_srl6_i_17 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(gmem_0_ARREADY),
        .I3(ap_block_pp0_stage15_subdone_grp22_done_reg),
        .I4(\icmp_ln26_reg_877_reg[0]_1 ),
        .O(m_axi_gmem_0_ARVALID15250_out));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \mem_reg[5][0]_srl6_i_21 
       (.I0(gmem_addr_16_reg_995[0]),
        .I1(m_axi_gmem_0_ARVALID1),
        .I2(\mem_reg[5][0]_srl6_i_41_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_42_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(\gmem_addr_16_reg_995_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[5][0]_srl6_i_22 
       (.I0(\mem_reg[5][0]_srl6_i_43_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][0]_srl6_i_44_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_45_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(\gmem_addr_8_reg_947_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[5][0]_srl6_i_3 
       (.I0(\mem_reg[5][0]_srl6_i_12_n_0 ),
        .I1(\mem_reg[5][0]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][0]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][0]_srl6_i_15_n_0 ),
        .I4(m_axi_gmem_0_ARVALID1),
        .I5(m_axi_gmem_0_ARVALID15250_out),
        .O(grp_pointwise_conv_Pipeline_VITIS_LOOP_26_3_fu_175_m_axi_gmem_0_ARVALID));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_reg[5][0]_srl6_i_31 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\icmp_ln26_reg_877_reg[0]_1 ),
        .I2(gmem_0_ARREADY),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_block_pp0_stage5_subdone_grp5_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID10228_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_reg[5][0]_srl6_i_32 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\icmp_ln26_reg_877_reg[0]_1 ),
        .I2(gmem_0_ARREADY),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_block_pp0_stage4_subdone_grp4_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID8221_out));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][0]_srl6_i_33 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(gmem_0_ARREADY),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage2_subdone_grp2_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID4));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][0]_srl6_i_34 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(gmem_0_ARREADY),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage7_subdone_grp7_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID14241_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_reg[5][0]_srl6_i_35 
       (.I0(gmem_0_ARREADY),
        .I1(ap_block_pp0_stage14_subdone_grp20_done_reg_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\icmp_ln26_reg_877_reg[0]_1 ),
        .O(m_axi_gmem_0_ARVALID13238_out));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][0]_srl6_i_36 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(gmem_0_ARREADY),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage6_subdone_grp6_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID12234_out));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_reg[5][0]_srl6_i_37 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(\icmp_ln26_reg_877_reg[0]_1 ),
        .I2(gmem_0_ARREADY),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage13_subdone_grp18_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID11231_out));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][0]_srl6_i_38 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(gmem_0_ARREADY),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage3_subdone_grp3_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID6214_out));
  LUT5 #(
    .INIT(32'h00000800)) 
    \mem_reg[5][0]_srl6_i_39 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(gmem_0_ARREADY),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_block_pp0_stage8_subdone_grp8_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID15244_out));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem_reg[5][0]_srl6_i_40 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(gmem_0_ARREADY),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(ap_block_pp0_stage9_subdone_grp10_done_reg),
        .O(m_axi_gmem_0_ARVALID3));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][0]_srl6_i_41 
       (.I0(gmem_addr_16_reg_995[0]),
        .I1(gmem_addr_10_reg_959[0]),
        .I2(gmem_addr_11_reg_965[0]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][0]_srl6_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFD80088)) 
    \mem_reg[5][0]_srl6_i_42 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_16_reg_995[0]),
        .I2(m_axi_gmem_0_ARVALID11231_out),
        .I3(m_axi_gmem_0_ARVALID15250_out),
        .I4(gmem_addr_15_reg_989[0]),
        .O(\mem_reg[5][0]_srl6_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][0]_srl6_i_43 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[0]),
        .I2(gmem_addr_7_reg_941[0]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[0]),
        .O(\mem_reg[5][0]_srl6_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][0]_srl6_i_44 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[0]),
        .I2(gmem_addr_1_reg_905[0]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[0]),
        .O(\mem_reg[5][0]_srl6_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][0]_srl6_i_45 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[0]),
        .I2(gmem_addr_4_reg_923[0]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[0]),
        .O(\mem_reg[5][0]_srl6_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][10]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[10]),
        .I2(gmem_addr_4_reg_923[10]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[10]),
        .O(\mem_reg[5][10]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[10]),
        .I2(gmem_addr_1_reg_905[10]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[10]),
        .O(\mem_reg[5][10]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][10]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[10]),
        .I2(gmem_addr_7_reg_941[10]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[10]),
        .O(\mem_reg[5][10]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][10]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[10]),
        .I2(gmem_addr_13_reg_977[10]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[10]),
        .O(\mem_reg[5][10]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][10]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[10]),
        .I1(gmem_addr_10_reg_959[10]),
        .I2(gmem_addr_11_reg_965[10]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][10]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][10]_srl6_i_7 
       (.I0(\mem_reg[5][10]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][10]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [7]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[10] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][10]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][10]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][10]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][10]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][10]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][10]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][10]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[10]),
        .O(\mem_reg[5][10]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][11]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[11]),
        .I2(gmem_addr_4_reg_923[11]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[11]),
        .O(\mem_reg[5][11]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[11]),
        .I2(gmem_addr_1_reg_905[11]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[11]),
        .O(\mem_reg[5][11]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][11]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[11]),
        .I2(gmem_addr_7_reg_941[11]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[11]),
        .O(\mem_reg[5][11]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][11]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[11]),
        .I2(gmem_addr_13_reg_977[11]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[11]),
        .O(\mem_reg[5][11]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][11]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[11]),
        .I1(gmem_addr_10_reg_959[11]),
        .I2(gmem_addr_11_reg_965[11]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][11]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][11]_srl6_i_7 
       (.I0(\mem_reg[5][11]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][11]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [8]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[11] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][11]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][11]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][11]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][11]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][11]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][11]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][11]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[11]),
        .O(\mem_reg[5][11]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][12]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[12]),
        .I2(gmem_addr_4_reg_923[12]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[12]),
        .O(\mem_reg[5][12]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[12]),
        .I2(gmem_addr_1_reg_905[12]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[12]),
        .O(\mem_reg[5][12]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][12]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[12]),
        .I2(gmem_addr_7_reg_941[12]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[12]),
        .O(\mem_reg[5][12]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][12]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[12]),
        .I2(gmem_addr_13_reg_977[12]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[12]),
        .O(\mem_reg[5][12]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][12]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[12]),
        .I1(gmem_addr_10_reg_959[12]),
        .I2(gmem_addr_11_reg_965[12]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][12]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][12]_srl6_i_7 
       (.I0(\mem_reg[5][12]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][12]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [9]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[12] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][12]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][12]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][12]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][12]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][12]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][12]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][12]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[12]),
        .O(\mem_reg[5][12]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][13]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[13]),
        .I2(gmem_addr_4_reg_923[13]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[13]),
        .O(\mem_reg[5][13]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[13]),
        .I2(gmem_addr_1_reg_905[13]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[13]),
        .O(\mem_reg[5][13]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][13]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[13]),
        .I2(gmem_addr_7_reg_941[13]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[13]),
        .O(\mem_reg[5][13]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][13]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[13]),
        .I2(gmem_addr_13_reg_977[13]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[13]),
        .O(\mem_reg[5][13]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][13]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[13]),
        .I1(gmem_addr_10_reg_959[13]),
        .I2(gmem_addr_11_reg_965[13]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][13]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][13]_srl6_i_7 
       (.I0(\mem_reg[5][13]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][13]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [10]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[13] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][13]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][13]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][13]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][13]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][13]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][13]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][13]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[13]),
        .O(\mem_reg[5][13]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][14]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[14]),
        .I2(gmem_addr_4_reg_923[14]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[14]),
        .O(\mem_reg[5][14]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[14]),
        .I2(gmem_addr_1_reg_905[14]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[14]),
        .O(\mem_reg[5][14]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][14]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[14]),
        .I2(gmem_addr_7_reg_941[14]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[14]),
        .O(\mem_reg[5][14]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][14]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[14]),
        .I2(gmem_addr_13_reg_977[14]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[14]),
        .O(\mem_reg[5][14]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][14]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[14]),
        .I1(gmem_addr_10_reg_959[14]),
        .I2(gmem_addr_11_reg_965[14]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][14]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][14]_srl6_i_7 
       (.I0(\mem_reg[5][14]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][14]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [11]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[14] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][14]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][14]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][14]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][14]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][14]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][14]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][14]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[14]),
        .O(\mem_reg[5][14]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][15]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[15]),
        .I2(gmem_addr_4_reg_923[15]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[15]),
        .O(\mem_reg[5][15]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[15]),
        .I2(gmem_addr_1_reg_905[15]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[15]),
        .O(\mem_reg[5][15]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][15]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[15]),
        .I2(gmem_addr_7_reg_941[15]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[15]),
        .O(\mem_reg[5][15]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][15]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[15]),
        .I2(gmem_addr_13_reg_977[15]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[15]),
        .O(\mem_reg[5][15]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][15]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[15]),
        .I1(gmem_addr_10_reg_959[15]),
        .I2(gmem_addr_11_reg_965[15]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][15]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][15]_srl6_i_7 
       (.I0(\mem_reg[5][15]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][15]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [12]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[15] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][15]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][15]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][15]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][15]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][15]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][15]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][15]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[15]),
        .O(\mem_reg[5][15]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][16]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[16]),
        .I2(gmem_addr_4_reg_923[16]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[16]),
        .O(\mem_reg[5][16]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[16]),
        .I2(gmem_addr_1_reg_905[16]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[16]),
        .O(\mem_reg[5][16]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][16]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[16]),
        .I2(gmem_addr_7_reg_941[16]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[16]),
        .O(\mem_reg[5][16]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][16]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[16]),
        .I2(gmem_addr_13_reg_977[16]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[16]),
        .O(\mem_reg[5][16]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][16]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[16]),
        .I1(gmem_addr_10_reg_959[16]),
        .I2(gmem_addr_11_reg_965[16]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][16]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][16]_srl6_i_7 
       (.I0(\mem_reg[5][16]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][16]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [13]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[16] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][16]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][16]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][16]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][16]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][16]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][16]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][16]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[16]),
        .O(\mem_reg[5][16]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][17]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[17]),
        .I2(gmem_addr_4_reg_923[17]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[17]),
        .O(\mem_reg[5][17]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[17]),
        .I2(gmem_addr_1_reg_905[17]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[17]),
        .O(\mem_reg[5][17]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][17]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[17]),
        .I2(gmem_addr_7_reg_941[17]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[17]),
        .O(\mem_reg[5][17]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][17]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[17]),
        .I2(gmem_addr_13_reg_977[17]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[17]),
        .O(\mem_reg[5][17]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][17]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[17]),
        .I1(gmem_addr_10_reg_959[17]),
        .I2(gmem_addr_11_reg_965[17]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][17]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][17]_srl6_i_7 
       (.I0(\mem_reg[5][17]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][17]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [14]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[17] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][17]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][17]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][17]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][17]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][17]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][17]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][17]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[17]),
        .O(\mem_reg[5][17]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][18]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[18]),
        .I2(gmem_addr_4_reg_923[18]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[18]),
        .O(\mem_reg[5][18]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[18]),
        .I2(gmem_addr_1_reg_905[18]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[18]),
        .O(\mem_reg[5][18]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][18]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[18]),
        .I2(gmem_addr_7_reg_941[18]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[18]),
        .O(\mem_reg[5][18]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][18]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[18]),
        .I2(gmem_addr_13_reg_977[18]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[18]),
        .O(\mem_reg[5][18]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][18]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[18]),
        .I1(gmem_addr_10_reg_959[18]),
        .I2(gmem_addr_11_reg_965[18]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][18]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][18]_srl6_i_7 
       (.I0(\mem_reg[5][18]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][18]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [15]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[18] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][18]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][18]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][18]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][18]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][18]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][18]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][18]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[18]),
        .O(\mem_reg[5][18]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][19]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[19]),
        .I2(gmem_addr_4_reg_923[19]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[19]),
        .O(\mem_reg[5][19]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[19]),
        .I2(gmem_addr_1_reg_905[19]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[19]),
        .O(\mem_reg[5][19]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][19]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[19]),
        .I2(gmem_addr_7_reg_941[19]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[19]),
        .O(\mem_reg[5][19]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][19]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[19]),
        .I2(gmem_addr_13_reg_977[19]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[19]),
        .O(\mem_reg[5][19]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][19]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[19]),
        .I1(gmem_addr_10_reg_959[19]),
        .I2(gmem_addr_11_reg_965[19]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][19]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][19]_srl6_i_7 
       (.I0(\mem_reg[5][19]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][19]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [16]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[19] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][19]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][19]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][19]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][19]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][19]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][19]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][19]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[19]),
        .O(\mem_reg[5][19]_srl6_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[5][1]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(m_axi_gmem_0_ARVALID14241_out),
        .I2(m_axi_gmem_0_ARVALID3),
        .O(\mem_reg[5][1]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][1]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[1]),
        .I2(gmem_addr_1_reg_905[1]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[1]),
        .O(\mem_reg[5][1]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][1]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[1]),
        .I2(gmem_addr_4_reg_923[1]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[1]),
        .O(\mem_reg[5][1]_srl6_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[5][1]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(m_axi_gmem_0_ARVALID8221_out),
        .I2(m_axi_gmem_0_ARVALID12234_out),
        .O(\mem_reg[5][1]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][1]_srl6_i_14 
       (.I0(gmem_addr_16_reg_995[1]),
        .I1(gmem_addr_10_reg_959[1]),
        .I2(gmem_addr_11_reg_965[1]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][1]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][1]_srl6_i_15 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[1]),
        .I2(gmem_addr_13_reg_977[1]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[1]),
        .O(\mem_reg[5][1]_srl6_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[5][1]_srl6_i_16 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(m_axi_gmem_0_ARVALID11231_out),
        .I2(m_axi_gmem_0_ARVALID15250_out),
        .O(\mem_reg[5][1]_srl6_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \mem_reg[5][1]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_9_n_0 ),
        .I1(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][1]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_12_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(\gmem_addr_8_reg_947_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBB88B8B800000000)) 
    \mem_reg[5][1]_srl6_i_4 
       (.I0(gmem_addr_16_reg_995[1]),
        .I1(m_axi_gmem_0_ARVALID1),
        .I2(\mem_reg[5][1]_srl6_i_14_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_15_n_0 ),
        .I4(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I5(\ap_CS_fsm_reg[11]_0 ),
        .O(\gmem_addr_16_reg_995_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][1]_srl6_i_9 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[1]),
        .I2(gmem_addr_7_reg_941[1]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[1]),
        .O(\mem_reg[5][1]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][20]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[20]),
        .I2(gmem_addr_4_reg_923[20]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[20]),
        .O(\mem_reg[5][20]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[20]),
        .I2(gmem_addr_1_reg_905[20]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[20]),
        .O(\mem_reg[5][20]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][20]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[20]),
        .I2(gmem_addr_7_reg_941[20]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[20]),
        .O(\mem_reg[5][20]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][20]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[20]),
        .I2(gmem_addr_13_reg_977[20]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[20]),
        .O(\mem_reg[5][20]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][20]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[20]),
        .I1(gmem_addr_10_reg_959[20]),
        .I2(gmem_addr_11_reg_965[20]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][20]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][20]_srl6_i_7 
       (.I0(\mem_reg[5][20]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][20]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [17]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[20] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][20]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][20]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][20]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][20]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][20]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][20]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][20]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[20]),
        .O(\mem_reg[5][20]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][21]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[21]),
        .I2(gmem_addr_4_reg_923[21]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[21]),
        .O(\mem_reg[5][21]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[21]),
        .I2(gmem_addr_1_reg_905[21]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[21]),
        .O(\mem_reg[5][21]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][21]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[21]),
        .I2(gmem_addr_7_reg_941[21]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[21]),
        .O(\mem_reg[5][21]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][21]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[21]),
        .I2(gmem_addr_13_reg_977[21]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[21]),
        .O(\mem_reg[5][21]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][21]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[21]),
        .I1(gmem_addr_10_reg_959[21]),
        .I2(gmem_addr_11_reg_965[21]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][21]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][21]_srl6_i_7 
       (.I0(\mem_reg[5][21]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][21]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [18]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[21] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][21]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][21]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][21]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][21]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][21]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][21]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][21]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[21]),
        .O(\mem_reg[5][21]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][22]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[22]),
        .I2(gmem_addr_4_reg_923[22]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[22]),
        .O(\mem_reg[5][22]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[22]),
        .I2(gmem_addr_1_reg_905[22]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[22]),
        .O(\mem_reg[5][22]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][22]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[22]),
        .I2(gmem_addr_7_reg_941[22]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[22]),
        .O(\mem_reg[5][22]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][22]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[22]),
        .I2(gmem_addr_13_reg_977[22]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[22]),
        .O(\mem_reg[5][22]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][22]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[22]),
        .I1(gmem_addr_10_reg_959[22]),
        .I2(gmem_addr_11_reg_965[22]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][22]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][22]_srl6_i_7 
       (.I0(\mem_reg[5][22]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][22]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [19]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[22] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][22]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][22]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][22]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][22]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][22]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][22]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][22]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[22]),
        .O(\mem_reg[5][22]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][23]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[23]),
        .I2(gmem_addr_4_reg_923[23]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[23]),
        .O(\mem_reg[5][23]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[23]),
        .I2(gmem_addr_1_reg_905[23]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[23]),
        .O(\mem_reg[5][23]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][23]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[23]),
        .I2(gmem_addr_7_reg_941[23]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[23]),
        .O(\mem_reg[5][23]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][23]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[23]),
        .I2(gmem_addr_13_reg_977[23]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[23]),
        .O(\mem_reg[5][23]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][23]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[23]),
        .I1(gmem_addr_10_reg_959[23]),
        .I2(gmem_addr_11_reg_965[23]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][23]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][23]_srl6_i_7 
       (.I0(\mem_reg[5][23]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][23]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [20]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[23] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][23]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][23]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][23]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][23]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][23]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][23]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][23]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[23]),
        .O(\mem_reg[5][23]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][24]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[24]),
        .I2(gmem_addr_4_reg_923[24]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[24]),
        .O(\mem_reg[5][24]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[24]),
        .I2(gmem_addr_1_reg_905[24]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[24]),
        .O(\mem_reg[5][24]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][24]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[24]),
        .I2(gmem_addr_7_reg_941[24]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[24]),
        .O(\mem_reg[5][24]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][24]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[24]),
        .I2(gmem_addr_13_reg_977[24]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[24]),
        .O(\mem_reg[5][24]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][24]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[24]),
        .I1(gmem_addr_10_reg_959[24]),
        .I2(gmem_addr_11_reg_965[24]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][24]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][24]_srl6_i_7 
       (.I0(\mem_reg[5][24]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][24]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [21]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[24] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][24]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][24]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][24]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][24]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][24]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][24]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][24]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[24]),
        .O(\mem_reg[5][24]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][25]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[25]),
        .I2(gmem_addr_4_reg_923[25]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[25]),
        .O(\mem_reg[5][25]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[25]),
        .I2(gmem_addr_1_reg_905[25]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[25]),
        .O(\mem_reg[5][25]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][25]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[25]),
        .I2(gmem_addr_7_reg_941[25]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[25]),
        .O(\mem_reg[5][25]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][25]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[25]),
        .I2(gmem_addr_13_reg_977[25]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[25]),
        .O(\mem_reg[5][25]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][25]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[25]),
        .I1(gmem_addr_10_reg_959[25]),
        .I2(gmem_addr_11_reg_965[25]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][25]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][25]_srl6_i_7 
       (.I0(\mem_reg[5][25]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][25]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [22]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[25] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][25]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][25]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][25]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][25]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][25]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][25]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][25]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[25]),
        .O(\mem_reg[5][25]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][26]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[26]),
        .I2(gmem_addr_4_reg_923[26]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[26]),
        .O(\mem_reg[5][26]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[26]),
        .I2(gmem_addr_1_reg_905[26]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[26]),
        .O(\mem_reg[5][26]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][26]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[26]),
        .I2(gmem_addr_7_reg_941[26]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[26]),
        .O(\mem_reg[5][26]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][26]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[26]),
        .I2(gmem_addr_13_reg_977[26]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[26]),
        .O(\mem_reg[5][26]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][26]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[26]),
        .I1(gmem_addr_10_reg_959[26]),
        .I2(gmem_addr_11_reg_965[26]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][26]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][26]_srl6_i_7 
       (.I0(\mem_reg[5][26]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][26]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [23]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[26] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][26]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][26]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][26]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][26]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][26]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][26]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][26]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[26]),
        .O(\mem_reg[5][26]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][27]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[27]),
        .I2(gmem_addr_4_reg_923[27]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[27]),
        .O(\mem_reg[5][27]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[27]),
        .I2(gmem_addr_1_reg_905[27]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[27]),
        .O(\mem_reg[5][27]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][27]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[27]),
        .I2(gmem_addr_7_reg_941[27]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[27]),
        .O(\mem_reg[5][27]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][27]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[27]),
        .I2(gmem_addr_13_reg_977[27]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[27]),
        .O(\mem_reg[5][27]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][27]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[27]),
        .I1(gmem_addr_10_reg_959[27]),
        .I2(gmem_addr_11_reg_965[27]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][27]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][27]_srl6_i_7 
       (.I0(\mem_reg[5][27]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][27]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [24]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[27] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][27]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][27]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][27]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][27]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][27]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][27]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][27]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[27]),
        .O(\mem_reg[5][27]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][28]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[28]),
        .I2(gmem_addr_4_reg_923[28]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[28]),
        .O(\mem_reg[5][28]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[28]),
        .I2(gmem_addr_1_reg_905[28]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[28]),
        .O(\mem_reg[5][28]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][28]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[28]),
        .I2(gmem_addr_7_reg_941[28]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[28]),
        .O(\mem_reg[5][28]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][28]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[28]),
        .I2(gmem_addr_13_reg_977[28]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[28]),
        .O(\mem_reg[5][28]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][28]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[28]),
        .I1(gmem_addr_10_reg_959[28]),
        .I2(gmem_addr_11_reg_965[28]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][28]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][28]_srl6_i_7 
       (.I0(\mem_reg[5][28]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][28]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [25]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[28] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][28]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][28]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][28]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][28]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][28]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][28]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][28]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[28]),
        .O(\mem_reg[5][28]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][29]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[29]),
        .I2(gmem_addr_4_reg_923[29]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[29]),
        .O(\mem_reg[5][29]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[29]),
        .I2(gmem_addr_1_reg_905[29]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[29]),
        .O(\mem_reg[5][29]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][29]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[29]),
        .I2(gmem_addr_7_reg_941[29]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[29]),
        .O(\mem_reg[5][29]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][29]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[29]),
        .I2(gmem_addr_13_reg_977[29]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[29]),
        .O(\mem_reg[5][29]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][29]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[29]),
        .I1(gmem_addr_10_reg_959[29]),
        .I2(gmem_addr_11_reg_965[29]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][29]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][29]_srl6_i_7 
       (.I0(\mem_reg[5][29]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][29]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [26]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[29] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][29]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][29]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][29]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][29]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][29]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][29]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][29]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[29]),
        .O(\mem_reg[5][29]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][2]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[2]),
        .I2(gmem_addr_13_reg_977[2]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[2]),
        .O(\mem_reg[5][2]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][2]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[2]),
        .I1(gmem_addr_10_reg_959[2]),
        .I2(gmem_addr_11_reg_965[2]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][2]_srl6_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem_reg[5][2]_srl6_i_15 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(gmem_0_ARREADY),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(ap_block_pp0_stage11_subdone_grp14_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID7218_out));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem_reg[5][2]_srl6_i_16 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(gmem_0_ARREADY),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(ap_block_pp0_stage10_subdone_grp12_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID5211_out));
  LUT5 #(
    .INIT(32'h00000080)) 
    \mem_reg[5][2]_srl6_i_17 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(gmem_0_ARREADY),
        .I3(\icmp_ln26_reg_877_reg[0]_1 ),
        .I4(ap_block_pp0_stage12_subdone_grp16_done_reg_reg_n_0),
        .O(m_axi_gmem_0_ARVALID9225_out));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][2]_srl6_i_18 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[2]),
        .I2(gmem_addr_4_reg_923[2]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[2]),
        .O(\mem_reg[5][2]_srl6_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_19 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[2]),
        .I2(gmem_addr_1_reg_905[2]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[2]),
        .O(\mem_reg[5][2]_srl6_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][2]_srl6_i_20 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[2]),
        .I2(gmem_addr_7_reg_941[2]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[2]),
        .O(\mem_reg[5][2]_srl6_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_3 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][2]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][2]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[2]),
        .O(\gmem_addr_16_reg_995_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[5][2]_srl6_i_4 
       (.I0(m_axi_gmem_0_ARVALID7218_out),
        .I1(m_axi_gmem_0_ARVALID5211_out),
        .I2(m_axi_gmem_0_ARVALID9225_out),
        .I3(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I4(m_axi_gmem_0_ARVALID1),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][2]_srl6_i_5 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][2]_srl6_i_18_n_0 ),
        .I2(\mem_reg[5][2]_srl6_i_19_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][2]_srl6_i_20_n_0 ),
        .O(\gmem_addr_5_reg_929_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][30]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[30]),
        .I2(gmem_addr_4_reg_923[30]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[30]),
        .O(\mem_reg[5][30]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][30]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[30]),
        .I2(gmem_addr_1_reg_905[30]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[30]),
        .O(\mem_reg[5][30]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][30]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[30]),
        .I2(gmem_addr_7_reg_941[30]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[30]),
        .O(\mem_reg[5][30]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][30]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[30]),
        .I2(gmem_addr_13_reg_977[30]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[30]),
        .O(\mem_reg[5][30]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][30]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[30]),
        .I1(gmem_addr_10_reg_959[30]),
        .I2(gmem_addr_11_reg_965[30]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][30]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][30]_srl6_i_7 
       (.I0(\mem_reg[5][30]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][30]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [27]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[30] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][30]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][30]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][30]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][30]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][30]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][30]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][30]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][30]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[30]),
        .O(\mem_reg[5][30]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][31]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[31]),
        .I2(gmem_addr_4_reg_923[31]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[31]),
        .O(\mem_reg[5][31]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][31]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[31]),
        .I2(gmem_addr_1_reg_905[31]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[31]),
        .O(\mem_reg[5][31]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][31]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[31]),
        .I2(gmem_addr_7_reg_941[31]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[31]),
        .O(\mem_reg[5][31]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][31]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[31]),
        .I2(gmem_addr_13_reg_977[31]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[31]),
        .O(\mem_reg[5][31]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][31]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[31]),
        .I1(gmem_addr_10_reg_959[31]),
        .I2(gmem_addr_11_reg_965[31]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][31]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][31]_srl6_i_7 
       (.I0(\mem_reg[5][31]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][31]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [28]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[31] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][31]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][31]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][31]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][31]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][31]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][31]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][31]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][31]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[31]),
        .O(\mem_reg[5][31]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][32]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[32]),
        .I2(gmem_addr_4_reg_923[32]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[32]),
        .O(\mem_reg[5][32]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][32]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[32]),
        .I2(gmem_addr_1_reg_905[32]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[32]),
        .O(\mem_reg[5][32]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][32]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[32]),
        .I2(gmem_addr_7_reg_941[32]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[32]),
        .O(\mem_reg[5][32]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][32]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[32]),
        .I2(gmem_addr_13_reg_977[32]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[32]),
        .O(\mem_reg[5][32]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][32]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[32]),
        .I1(gmem_addr_10_reg_959[32]),
        .I2(gmem_addr_11_reg_965[32]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][32]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][32]_srl6_i_7 
       (.I0(\mem_reg[5][32]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][32]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [29]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[32] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][32]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][32]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][32]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][32]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][32]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][32]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][32]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][32]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[32]),
        .O(\mem_reg[5][32]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][33]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[33]),
        .I2(gmem_addr_4_reg_923[33]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[33]),
        .O(\mem_reg[5][33]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][33]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[33]),
        .I2(gmem_addr_1_reg_905[33]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[33]),
        .O(\mem_reg[5][33]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][33]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[33]),
        .I2(gmem_addr_7_reg_941[33]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[33]),
        .O(\mem_reg[5][33]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][33]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[33]),
        .I2(gmem_addr_13_reg_977[33]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[33]),
        .O(\mem_reg[5][33]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][33]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[33]),
        .I1(gmem_addr_10_reg_959[33]),
        .I2(gmem_addr_11_reg_965[33]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][33]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][33]_srl6_i_7 
       (.I0(\mem_reg[5][33]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][33]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [30]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[33] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][33]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][33]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][33]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][33]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][33]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][33]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][33]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][33]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[33]),
        .O(\mem_reg[5][33]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][34]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[34]),
        .I2(gmem_addr_4_reg_923[34]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[34]),
        .O(\mem_reg[5][34]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][34]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[34]),
        .I2(gmem_addr_1_reg_905[34]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[34]),
        .O(\mem_reg[5][34]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][34]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[34]),
        .I2(gmem_addr_7_reg_941[34]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[34]),
        .O(\mem_reg[5][34]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][34]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[34]),
        .I2(gmem_addr_13_reg_977[34]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[34]),
        .O(\mem_reg[5][34]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][34]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[34]),
        .I1(gmem_addr_10_reg_959[34]),
        .I2(gmem_addr_11_reg_965[34]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][34]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][34]_srl6_i_7 
       (.I0(\mem_reg[5][34]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][34]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [31]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[34] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][34]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][34]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][34]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][34]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][34]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][34]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][34]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][34]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[34]),
        .O(\mem_reg[5][34]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][35]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[35]),
        .I2(gmem_addr_4_reg_923[35]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[35]),
        .O(\mem_reg[5][35]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][35]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[35]),
        .I2(gmem_addr_1_reg_905[35]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[35]),
        .O(\mem_reg[5][35]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][35]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[35]),
        .I2(gmem_addr_7_reg_941[35]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[35]),
        .O(\mem_reg[5][35]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][35]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[35]),
        .I2(gmem_addr_13_reg_977[35]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[35]),
        .O(\mem_reg[5][35]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][35]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[35]),
        .I1(gmem_addr_10_reg_959[35]),
        .I2(gmem_addr_11_reg_965[35]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][35]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][35]_srl6_i_7 
       (.I0(\mem_reg[5][35]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][35]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [32]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[35] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][35]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][35]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][35]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][35]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][35]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][35]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][35]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][35]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[35]),
        .O(\mem_reg[5][35]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][36]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[36]),
        .I2(gmem_addr_4_reg_923[36]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[36]),
        .O(\mem_reg[5][36]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][36]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[36]),
        .I2(gmem_addr_1_reg_905[36]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[36]),
        .O(\mem_reg[5][36]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][36]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[36]),
        .I2(gmem_addr_7_reg_941[36]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[36]),
        .O(\mem_reg[5][36]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][36]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[36]),
        .I2(gmem_addr_13_reg_977[36]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[36]),
        .O(\mem_reg[5][36]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][36]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[36]),
        .I1(gmem_addr_10_reg_959[36]),
        .I2(gmem_addr_11_reg_965[36]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][36]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][36]_srl6_i_7 
       (.I0(\mem_reg[5][36]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][36]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [33]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[36] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][36]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][36]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][36]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][36]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][36]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][36]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][36]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][36]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[36]),
        .O(\mem_reg[5][36]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][37]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[37]),
        .I2(gmem_addr_4_reg_923[37]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[37]),
        .O(\mem_reg[5][37]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][37]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[37]),
        .I2(gmem_addr_1_reg_905[37]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[37]),
        .O(\mem_reg[5][37]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][37]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[37]),
        .I2(gmem_addr_7_reg_941[37]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[37]),
        .O(\mem_reg[5][37]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][37]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[37]),
        .I2(gmem_addr_13_reg_977[37]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[37]),
        .O(\mem_reg[5][37]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][37]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[37]),
        .I1(gmem_addr_10_reg_959[37]),
        .I2(gmem_addr_11_reg_965[37]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][37]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][37]_srl6_i_7 
       (.I0(\mem_reg[5][37]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][37]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [34]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[37] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][37]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][37]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][37]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][37]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][37]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][37]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][37]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][37]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[37]),
        .O(\mem_reg[5][37]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][38]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[38]),
        .I2(gmem_addr_4_reg_923[38]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[38]),
        .O(\mem_reg[5][38]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][38]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[38]),
        .I2(gmem_addr_1_reg_905[38]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[38]),
        .O(\mem_reg[5][38]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][38]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[38]),
        .I2(gmem_addr_7_reg_941[38]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[38]),
        .O(\mem_reg[5][38]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][38]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[38]),
        .I2(gmem_addr_13_reg_977[38]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[38]),
        .O(\mem_reg[5][38]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][38]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[38]),
        .I1(gmem_addr_10_reg_959[38]),
        .I2(gmem_addr_11_reg_965[38]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][38]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][38]_srl6_i_7 
       (.I0(\mem_reg[5][38]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][38]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [35]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[38] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][38]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][38]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][38]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][38]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][38]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][38]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][38]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][38]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[38]),
        .O(\mem_reg[5][38]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][39]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[39]),
        .I2(gmem_addr_4_reg_923[39]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[39]),
        .O(\mem_reg[5][39]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][39]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[39]),
        .I2(gmem_addr_1_reg_905[39]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[39]),
        .O(\mem_reg[5][39]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][39]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[39]),
        .I2(gmem_addr_7_reg_941[39]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[39]),
        .O(\mem_reg[5][39]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][39]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[39]),
        .I2(gmem_addr_13_reg_977[39]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[39]),
        .O(\mem_reg[5][39]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][39]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[39]),
        .I1(gmem_addr_10_reg_959[39]),
        .I2(gmem_addr_11_reg_965[39]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][39]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][39]_srl6_i_7 
       (.I0(\mem_reg[5][39]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][39]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [36]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[39] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][39]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][39]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][39]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][39]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][39]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][39]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][39]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][39]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[39]),
        .O(\mem_reg[5][39]_srl6_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_19 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][3]_srl6_i_22_n_0 ),
        .I2(\mem_reg[5][3]_srl6_i_23_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][3]_srl6_i_24_n_0 ),
        .O(\mem_reg[5][3]_srl6_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_20 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][3]_srl6_i_25_n_0 ),
        .I2(\mem_reg[5][3]_srl6_i_26_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[3]),
        .O(\mem_reg[5][3]_srl6_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][3]_srl6_i_22 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[3]),
        .I2(gmem_addr_4_reg_923[3]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[3]),
        .O(\mem_reg[5][3]_srl6_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][3]_srl6_i_23 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[3]),
        .I2(gmem_addr_1_reg_905[3]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[3]),
        .O(\mem_reg[5][3]_srl6_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][3]_srl6_i_24 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[3]),
        .I2(gmem_addr_7_reg_941[3]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[3]),
        .O(\mem_reg[5][3]_srl6_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][3]_srl6_i_25 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[3]),
        .I2(gmem_addr_13_reg_977[3]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[3]),
        .O(\mem_reg[5][3]_srl6_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][3]_srl6_i_26 
       (.I0(gmem_addr_12_reg_971[3]),
        .I1(gmem_addr_10_reg_959[3]),
        .I2(gmem_addr_11_reg_965[3]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][3]_srl6_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][3]_srl6_i_7 
       (.I0(\mem_reg[5][3]_srl6_i_19_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][3]_srl6_i_20_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [0]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][40]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[40]),
        .I2(gmem_addr_4_reg_923[40]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[40]),
        .O(\mem_reg[5][40]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][40]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[40]),
        .I2(gmem_addr_1_reg_905[40]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[40]),
        .O(\mem_reg[5][40]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][40]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[40]),
        .I2(gmem_addr_7_reg_941[40]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[40]),
        .O(\mem_reg[5][40]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][40]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[40]),
        .I2(gmem_addr_13_reg_977[40]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[40]),
        .O(\mem_reg[5][40]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][40]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[40]),
        .I1(gmem_addr_10_reg_959[40]),
        .I2(gmem_addr_11_reg_965[40]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][40]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][40]_srl6_i_7 
       (.I0(\mem_reg[5][40]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][40]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [37]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[40] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][40]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][40]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][40]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][40]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][40]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][40]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][40]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][40]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[40]),
        .O(\mem_reg[5][40]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][41]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[41]),
        .I2(gmem_addr_4_reg_923[41]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[41]),
        .O(\mem_reg[5][41]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][41]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[41]),
        .I2(gmem_addr_1_reg_905[41]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[41]),
        .O(\mem_reg[5][41]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][41]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[41]),
        .I2(gmem_addr_7_reg_941[41]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[41]),
        .O(\mem_reg[5][41]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][41]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[41]),
        .I2(gmem_addr_13_reg_977[41]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[41]),
        .O(\mem_reg[5][41]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][41]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[41]),
        .I1(gmem_addr_10_reg_959[41]),
        .I2(gmem_addr_11_reg_965[41]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][41]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][41]_srl6_i_7 
       (.I0(\mem_reg[5][41]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][41]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [38]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[41] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][41]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][41]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][41]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][41]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][41]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][41]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][41]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][41]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[41]),
        .O(\mem_reg[5][41]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][42]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[42]),
        .I2(gmem_addr_4_reg_923[42]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[42]),
        .O(\mem_reg[5][42]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][42]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[42]),
        .I2(gmem_addr_1_reg_905[42]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[42]),
        .O(\mem_reg[5][42]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][42]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[42]),
        .I2(gmem_addr_7_reg_941[42]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[42]),
        .O(\mem_reg[5][42]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][42]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[42]),
        .I2(gmem_addr_13_reg_977[42]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[42]),
        .O(\mem_reg[5][42]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][42]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[42]),
        .I1(gmem_addr_10_reg_959[42]),
        .I2(gmem_addr_11_reg_965[42]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][42]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][42]_srl6_i_7 
       (.I0(\mem_reg[5][42]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][42]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [39]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[42] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][42]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][42]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][42]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][42]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][42]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][42]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][42]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][42]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[42]),
        .O(\mem_reg[5][42]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][43]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[43]),
        .I2(gmem_addr_4_reg_923[43]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[43]),
        .O(\mem_reg[5][43]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][43]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[43]),
        .I2(gmem_addr_1_reg_905[43]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[43]),
        .O(\mem_reg[5][43]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][43]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[43]),
        .I2(gmem_addr_7_reg_941[43]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[43]),
        .O(\mem_reg[5][43]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][43]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[43]),
        .I2(gmem_addr_13_reg_977[43]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[43]),
        .O(\mem_reg[5][43]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][43]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[43]),
        .I1(gmem_addr_10_reg_959[43]),
        .I2(gmem_addr_11_reg_965[43]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][43]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][43]_srl6_i_7 
       (.I0(\mem_reg[5][43]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][43]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [40]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[43] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][43]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][43]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][43]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][43]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][43]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][43]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][43]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][43]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[43]),
        .O(\mem_reg[5][43]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][44]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[44]),
        .I2(gmem_addr_4_reg_923[44]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[44]),
        .O(\mem_reg[5][44]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][44]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[44]),
        .I2(gmem_addr_1_reg_905[44]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[44]),
        .O(\mem_reg[5][44]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][44]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[44]),
        .I2(gmem_addr_7_reg_941[44]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[44]),
        .O(\mem_reg[5][44]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][44]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[44]),
        .I2(gmem_addr_13_reg_977[44]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[44]),
        .O(\mem_reg[5][44]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][44]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[44]),
        .I1(gmem_addr_10_reg_959[44]),
        .I2(gmem_addr_11_reg_965[44]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][44]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][44]_srl6_i_7 
       (.I0(\mem_reg[5][44]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][44]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [41]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[44] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][44]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][44]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][44]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][44]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][44]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][44]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][44]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][44]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[44]),
        .O(\mem_reg[5][44]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][45]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[45]),
        .I2(gmem_addr_4_reg_923[45]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[45]),
        .O(\mem_reg[5][45]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][45]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[45]),
        .I2(gmem_addr_1_reg_905[45]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[45]),
        .O(\mem_reg[5][45]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][45]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[45]),
        .I2(gmem_addr_7_reg_941[45]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[45]),
        .O(\mem_reg[5][45]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][45]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[45]),
        .I2(gmem_addr_13_reg_977[45]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[45]),
        .O(\mem_reg[5][45]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][45]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[45]),
        .I1(gmem_addr_10_reg_959[45]),
        .I2(gmem_addr_11_reg_965[45]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][45]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][45]_srl6_i_7 
       (.I0(\mem_reg[5][45]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][45]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [42]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[45] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][45]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][45]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][45]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][45]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][45]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][45]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][45]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][45]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[45]),
        .O(\mem_reg[5][45]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][46]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[46]),
        .I2(gmem_addr_4_reg_923[46]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[46]),
        .O(\mem_reg[5][46]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][46]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[46]),
        .I2(gmem_addr_1_reg_905[46]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[46]),
        .O(\mem_reg[5][46]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][46]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[46]),
        .I2(gmem_addr_7_reg_941[46]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[46]),
        .O(\mem_reg[5][46]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][46]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[46]),
        .I2(gmem_addr_13_reg_977[46]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[46]),
        .O(\mem_reg[5][46]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][46]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[46]),
        .I1(gmem_addr_10_reg_959[46]),
        .I2(gmem_addr_11_reg_965[46]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][46]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][46]_srl6_i_7 
       (.I0(\mem_reg[5][46]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][46]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [43]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[46] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][46]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][46]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][46]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][46]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][46]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][46]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][46]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][46]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[46]),
        .O(\mem_reg[5][46]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][47]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[47]),
        .I2(gmem_addr_4_reg_923[47]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[47]),
        .O(\mem_reg[5][47]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][47]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[47]),
        .I2(gmem_addr_1_reg_905[47]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[47]),
        .O(\mem_reg[5][47]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][47]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[47]),
        .I2(gmem_addr_7_reg_941[47]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[47]),
        .O(\mem_reg[5][47]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][47]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[47]),
        .I2(gmem_addr_13_reg_977[47]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[47]),
        .O(\mem_reg[5][47]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][47]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[47]),
        .I1(gmem_addr_10_reg_959[47]),
        .I2(gmem_addr_11_reg_965[47]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][47]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][47]_srl6_i_7 
       (.I0(\mem_reg[5][47]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][47]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [44]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[47] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][47]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][47]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][47]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][47]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][47]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][47]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][47]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][47]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[47]),
        .O(\mem_reg[5][47]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][48]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[48]),
        .I2(gmem_addr_4_reg_923[48]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[48]),
        .O(\mem_reg[5][48]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][48]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[48]),
        .I2(gmem_addr_1_reg_905[48]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[48]),
        .O(\mem_reg[5][48]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][48]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[48]),
        .I2(gmem_addr_7_reg_941[48]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[48]),
        .O(\mem_reg[5][48]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][48]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[48]),
        .I2(gmem_addr_13_reg_977[48]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[48]),
        .O(\mem_reg[5][48]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][48]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[48]),
        .I1(gmem_addr_10_reg_959[48]),
        .I2(gmem_addr_11_reg_965[48]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][48]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][48]_srl6_i_7 
       (.I0(\mem_reg[5][48]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][48]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [45]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[48] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][48]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][48]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][48]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][48]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][48]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][48]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][48]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][48]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[48]),
        .O(\mem_reg[5][48]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][49]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[49]),
        .I2(gmem_addr_4_reg_923[49]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[49]),
        .O(\mem_reg[5][49]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][49]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[49]),
        .I2(gmem_addr_1_reg_905[49]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[49]),
        .O(\mem_reg[5][49]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][49]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[49]),
        .I2(gmem_addr_7_reg_941[49]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[49]),
        .O(\mem_reg[5][49]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][49]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[49]),
        .I2(gmem_addr_13_reg_977[49]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[49]),
        .O(\mem_reg[5][49]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][49]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[49]),
        .I1(gmem_addr_10_reg_959[49]),
        .I2(gmem_addr_11_reg_965[49]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][49]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][49]_srl6_i_7 
       (.I0(\mem_reg[5][49]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][49]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [46]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[49] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][49]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][49]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][49]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][49]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][49]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][49]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][49]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][49]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[49]),
        .O(\mem_reg[5][49]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][4]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[4]),
        .I2(gmem_addr_4_reg_923[4]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[4]),
        .O(\mem_reg[5][4]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[4]),
        .I2(gmem_addr_1_reg_905[4]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[4]),
        .O(\mem_reg[5][4]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][4]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[4]),
        .I2(gmem_addr_7_reg_941[4]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[4]),
        .O(\mem_reg[5][4]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][4]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[4]),
        .I2(gmem_addr_13_reg_977[4]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[4]),
        .O(\mem_reg[5][4]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][4]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[4]),
        .I1(gmem_addr_10_reg_959[4]),
        .I2(gmem_addr_11_reg_965[4]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][4]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][4]_srl6_i_7 
       (.I0(\mem_reg[5][4]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][4]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [1]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[4] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][4]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][4]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][4]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][4]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][4]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][4]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][4]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[4]),
        .O(\mem_reg[5][4]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][50]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[50]),
        .I2(gmem_addr_4_reg_923[50]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[50]),
        .O(\mem_reg[5][50]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][50]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[50]),
        .I2(gmem_addr_1_reg_905[50]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[50]),
        .O(\mem_reg[5][50]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][50]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[50]),
        .I2(gmem_addr_7_reg_941[50]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[50]),
        .O(\mem_reg[5][50]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][50]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[50]),
        .I2(gmem_addr_13_reg_977[50]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[50]),
        .O(\mem_reg[5][50]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][50]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[50]),
        .I1(gmem_addr_10_reg_959[50]),
        .I2(gmem_addr_11_reg_965[50]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][50]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][50]_srl6_i_7 
       (.I0(\mem_reg[5][50]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][50]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [47]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[50] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][50]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][50]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][50]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][50]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][50]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][50]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][50]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][50]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[50]),
        .O(\mem_reg[5][50]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][51]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[51]),
        .I2(gmem_addr_4_reg_923[51]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[51]),
        .O(\mem_reg[5][51]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][51]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[51]),
        .I2(gmem_addr_1_reg_905[51]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[51]),
        .O(\mem_reg[5][51]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][51]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[51]),
        .I2(gmem_addr_7_reg_941[51]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[51]),
        .O(\mem_reg[5][51]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][51]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[51]),
        .I2(gmem_addr_13_reg_977[51]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[51]),
        .O(\mem_reg[5][51]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][51]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[51]),
        .I1(gmem_addr_10_reg_959[51]),
        .I2(gmem_addr_11_reg_965[51]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][51]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][51]_srl6_i_7 
       (.I0(\mem_reg[5][51]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][51]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [48]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[51] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][51]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][51]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][51]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][51]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][51]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][51]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][51]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][51]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[51]),
        .O(\mem_reg[5][51]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][52]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[52]),
        .I2(gmem_addr_4_reg_923[52]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[52]),
        .O(\mem_reg[5][52]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][52]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[52]),
        .I2(gmem_addr_1_reg_905[52]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[52]),
        .O(\mem_reg[5][52]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][52]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[52]),
        .I2(gmem_addr_7_reg_941[52]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[52]),
        .O(\mem_reg[5][52]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][52]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[52]),
        .I2(gmem_addr_13_reg_977[52]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[52]),
        .O(\mem_reg[5][52]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][52]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[52]),
        .I1(gmem_addr_10_reg_959[52]),
        .I2(gmem_addr_11_reg_965[52]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][52]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][52]_srl6_i_7 
       (.I0(\mem_reg[5][52]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][52]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [49]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[52] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][52]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][52]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][52]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][52]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][52]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][52]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][52]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][52]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[52]),
        .O(\mem_reg[5][52]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][53]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[53]),
        .I2(gmem_addr_4_reg_923[53]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[53]),
        .O(\mem_reg[5][53]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][53]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[53]),
        .I2(gmem_addr_1_reg_905[53]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[53]),
        .O(\mem_reg[5][53]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][53]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[53]),
        .I2(gmem_addr_7_reg_941[53]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[53]),
        .O(\mem_reg[5][53]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][53]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[53]),
        .I2(gmem_addr_13_reg_977[53]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[53]),
        .O(\mem_reg[5][53]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][53]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[53]),
        .I1(gmem_addr_10_reg_959[53]),
        .I2(gmem_addr_11_reg_965[53]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][53]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][53]_srl6_i_7 
       (.I0(\mem_reg[5][53]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][53]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [50]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[53] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][53]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][53]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][53]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][53]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][53]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][53]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][53]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][53]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[53]),
        .O(\mem_reg[5][53]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][54]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[54]),
        .I2(gmem_addr_4_reg_923[54]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[54]),
        .O(\mem_reg[5][54]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][54]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[54]),
        .I2(gmem_addr_1_reg_905[54]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[54]),
        .O(\mem_reg[5][54]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][54]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[54]),
        .I2(gmem_addr_7_reg_941[54]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[54]),
        .O(\mem_reg[5][54]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][54]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[54]),
        .I2(gmem_addr_13_reg_977[54]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[54]),
        .O(\mem_reg[5][54]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][54]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[54]),
        .I1(gmem_addr_10_reg_959[54]),
        .I2(gmem_addr_11_reg_965[54]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][54]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][54]_srl6_i_7 
       (.I0(\mem_reg[5][54]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][54]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [51]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[54] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][54]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][54]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][54]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][54]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][54]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][54]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][54]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][54]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[54]),
        .O(\mem_reg[5][54]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][55]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[55]),
        .I2(gmem_addr_4_reg_923[55]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[55]),
        .O(\mem_reg[5][55]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][55]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[55]),
        .I2(gmem_addr_1_reg_905[55]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[55]),
        .O(\mem_reg[5][55]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][55]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[55]),
        .I2(gmem_addr_7_reg_941[55]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[55]),
        .O(\mem_reg[5][55]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][55]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[55]),
        .I2(gmem_addr_13_reg_977[55]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[55]),
        .O(\mem_reg[5][55]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][55]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[55]),
        .I1(gmem_addr_10_reg_959[55]),
        .I2(gmem_addr_11_reg_965[55]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][55]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][55]_srl6_i_7 
       (.I0(\mem_reg[5][55]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][55]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [52]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[55] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][55]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][55]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][55]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][55]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][55]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][55]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][55]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][55]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[55]),
        .O(\mem_reg[5][55]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][56]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[56]),
        .I2(gmem_addr_4_reg_923[56]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[56]),
        .O(\mem_reg[5][56]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][56]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[56]),
        .I2(gmem_addr_1_reg_905[56]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[56]),
        .O(\mem_reg[5][56]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][56]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[56]),
        .I2(gmem_addr_7_reg_941[56]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[56]),
        .O(\mem_reg[5][56]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][56]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[56]),
        .I2(gmem_addr_13_reg_977[56]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[56]),
        .O(\mem_reg[5][56]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][56]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[56]),
        .I1(gmem_addr_10_reg_959[56]),
        .I2(gmem_addr_11_reg_965[56]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][56]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][56]_srl6_i_7 
       (.I0(\mem_reg[5][56]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][56]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [53]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[56] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][56]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][56]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][56]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][56]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][56]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][56]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][56]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][56]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[56]),
        .O(\mem_reg[5][56]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][57]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[57]),
        .I2(gmem_addr_4_reg_923[57]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[57]),
        .O(\mem_reg[5][57]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][57]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[57]),
        .I2(gmem_addr_1_reg_905[57]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[57]),
        .O(\mem_reg[5][57]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][57]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[57]),
        .I2(gmem_addr_7_reg_941[57]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[57]),
        .O(\mem_reg[5][57]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][57]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[57]),
        .I2(gmem_addr_13_reg_977[57]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[57]),
        .O(\mem_reg[5][57]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][57]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[57]),
        .I1(gmem_addr_10_reg_959[57]),
        .I2(gmem_addr_11_reg_965[57]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][57]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][57]_srl6_i_7 
       (.I0(\mem_reg[5][57]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][57]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [54]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[57] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][57]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][57]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][57]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][57]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][57]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][57]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][57]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][57]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[57]),
        .O(\mem_reg[5][57]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][58]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[58]),
        .I2(gmem_addr_4_reg_923[58]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[58]),
        .O(\mem_reg[5][58]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][58]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[58]),
        .I2(gmem_addr_1_reg_905[58]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[58]),
        .O(\mem_reg[5][58]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][58]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[58]),
        .I2(gmem_addr_7_reg_941[58]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[58]),
        .O(\mem_reg[5][58]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][58]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[58]),
        .I2(gmem_addr_13_reg_977[58]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[58]),
        .O(\mem_reg[5][58]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][58]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[58]),
        .I1(gmem_addr_10_reg_959[58]),
        .I2(gmem_addr_11_reg_965[58]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][58]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][58]_srl6_i_7 
       (.I0(\mem_reg[5][58]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][58]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [55]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[58] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][58]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][58]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][58]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][58]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][58]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][58]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][58]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][58]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[58]),
        .O(\mem_reg[5][58]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][59]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[59]),
        .I2(gmem_addr_4_reg_923[59]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[59]),
        .O(\mem_reg[5][59]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][59]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[59]),
        .I2(gmem_addr_1_reg_905[59]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[59]),
        .O(\mem_reg[5][59]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][59]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[59]),
        .I2(gmem_addr_7_reg_941[59]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[59]),
        .O(\mem_reg[5][59]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][59]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[59]),
        .I2(gmem_addr_13_reg_977[59]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[59]),
        .O(\mem_reg[5][59]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][59]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[59]),
        .I1(gmem_addr_10_reg_959[59]),
        .I2(gmem_addr_11_reg_965[59]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][59]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][59]_srl6_i_7 
       (.I0(\mem_reg[5][59]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][59]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [56]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[59] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][59]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][59]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][59]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][59]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][59]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][59]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][59]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][59]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[59]),
        .O(\mem_reg[5][59]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][5]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[5]),
        .I2(gmem_addr_4_reg_923[5]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[5]),
        .O(\mem_reg[5][5]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[5]),
        .I2(gmem_addr_1_reg_905[5]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[5]),
        .O(\mem_reg[5][5]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][5]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[5]),
        .I2(gmem_addr_7_reg_941[5]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[5]),
        .O(\mem_reg[5][5]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][5]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[5]),
        .I2(gmem_addr_13_reg_977[5]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[5]),
        .O(\mem_reg[5][5]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][5]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[5]),
        .I1(gmem_addr_10_reg_959[5]),
        .I2(gmem_addr_11_reg_965[5]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][5]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][5]_srl6_i_7 
       (.I0(\mem_reg[5][5]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][5]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [2]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[5] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][5]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][5]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][5]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][5]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][5]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][5]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][5]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[5]),
        .O(\mem_reg[5][5]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][60]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[60]),
        .I2(gmem_addr_4_reg_923[60]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[60]),
        .O(\mem_reg[5][60]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][60]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[60]),
        .I2(gmem_addr_1_reg_905[60]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[60]),
        .O(\mem_reg[5][60]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][60]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[60]),
        .I2(gmem_addr_7_reg_941[60]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[60]),
        .O(\mem_reg[5][60]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][60]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[60]),
        .I2(gmem_addr_13_reg_977[60]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[60]),
        .O(\mem_reg[5][60]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][60]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[60]),
        .I1(gmem_addr_10_reg_959[60]),
        .I2(gmem_addr_11_reg_965[60]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][60]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][60]_srl6_i_7 
       (.I0(\mem_reg[5][60]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][60]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [57]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[60] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][60]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][60]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][60]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][60]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][60]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][60]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][60]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][60]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[60]),
        .O(\mem_reg[5][60]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][61]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[61]),
        .I2(gmem_addr_4_reg_923[61]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[61]),
        .O(\mem_reg[5][61]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][61]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[61]),
        .I2(gmem_addr_1_reg_905[61]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[61]),
        .O(\mem_reg[5][61]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][61]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[61]),
        .I2(gmem_addr_7_reg_941[61]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[61]),
        .O(\mem_reg[5][61]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][61]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[61]),
        .I2(gmem_addr_13_reg_977[61]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[61]),
        .O(\mem_reg[5][61]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][61]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[61]),
        .I1(gmem_addr_10_reg_959[61]),
        .I2(gmem_addr_11_reg_965[61]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][61]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][61]_srl6_i_7 
       (.I0(\mem_reg[5][61]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][61]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [58]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[61] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][61]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][61]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][61]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][61]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][61]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][61]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][61]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][61]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[61]),
        .O(\mem_reg[5][61]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][62]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[62]),
        .I2(gmem_addr_4_reg_923[62]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[62]),
        .O(\mem_reg[5][62]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][62]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[62]),
        .I2(gmem_addr_1_reg_905[62]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[62]),
        .O(\mem_reg[5][62]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][62]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[62]),
        .I2(gmem_addr_7_reg_941[62]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[62]),
        .O(\mem_reg[5][62]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][62]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[62]),
        .I2(gmem_addr_13_reg_977[62]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[62]),
        .O(\mem_reg[5][62]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][62]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[62]),
        .I1(gmem_addr_10_reg_959[62]),
        .I2(gmem_addr_11_reg_965[62]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][62]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][62]_srl6_i_7 
       (.I0(\mem_reg[5][62]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][62]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [59]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[62] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][62]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][62]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][62]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][62]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][62]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][62]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][62]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][62]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[62]),
        .O(\mem_reg[5][62]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][63]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[63]),
        .I2(gmem_addr_4_reg_923[63]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[63]),
        .O(\mem_reg[5][63]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][63]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[63]),
        .I2(gmem_addr_1_reg_905[63]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[63]),
        .O(\mem_reg[5][63]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][63]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[63]),
        .I2(gmem_addr_7_reg_941[63]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[63]),
        .O(\mem_reg[5][63]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][63]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[63]),
        .I2(gmem_addr_13_reg_977[63]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[63]),
        .O(\mem_reg[5][63]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][63]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[63]),
        .I1(gmem_addr_10_reg_959[63]),
        .I2(gmem_addr_11_reg_965[63]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][63]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][63]_srl6_i_7 
       (.I0(\mem_reg[5][63]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][63]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [60]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[63] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][63]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][63]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][63]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][63]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][63]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][63]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][63]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[63]),
        .O(\mem_reg[5][63]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][6]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[6]),
        .I2(gmem_addr_4_reg_923[6]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[6]),
        .O(\mem_reg[5][6]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[6]),
        .I2(gmem_addr_1_reg_905[6]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[6]),
        .O(\mem_reg[5][6]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][6]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[6]),
        .I2(gmem_addr_7_reg_941[6]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[6]),
        .O(\mem_reg[5][6]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][6]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[6]),
        .I2(gmem_addr_13_reg_977[6]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[6]),
        .O(\mem_reg[5][6]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][6]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[6]),
        .I1(gmem_addr_10_reg_959[6]),
        .I2(gmem_addr_11_reg_965[6]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][6]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][6]_srl6_i_7 
       (.I0(\mem_reg[5][6]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][6]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [3]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[6] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][6]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][6]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][6]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][6]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][6]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][6]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][6]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[6]),
        .O(\mem_reg[5][6]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][7]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[7]),
        .I2(gmem_addr_4_reg_923[7]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[7]),
        .O(\mem_reg[5][7]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[7]),
        .I2(gmem_addr_1_reg_905[7]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[7]),
        .O(\mem_reg[5][7]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][7]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[7]),
        .I2(gmem_addr_7_reg_941[7]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[7]),
        .O(\mem_reg[5][7]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][7]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[7]),
        .I2(gmem_addr_13_reg_977[7]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[7]),
        .O(\mem_reg[5][7]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][7]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[7]),
        .I1(gmem_addr_10_reg_959[7]),
        .I2(gmem_addr_11_reg_965[7]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][7]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][7]_srl6_i_7 
       (.I0(\mem_reg[5][7]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][7]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [4]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[7] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][7]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][7]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][7]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][7]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][7]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][7]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][7]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[7]),
        .O(\mem_reg[5][7]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][8]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[8]),
        .I2(gmem_addr_4_reg_923[8]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[8]),
        .O(\mem_reg[5][8]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[8]),
        .I2(gmem_addr_1_reg_905[8]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[8]),
        .O(\mem_reg[5][8]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][8]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[8]),
        .I2(gmem_addr_7_reg_941[8]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[8]),
        .O(\mem_reg[5][8]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][8]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[8]),
        .I2(gmem_addr_13_reg_977[8]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[8]),
        .O(\mem_reg[5][8]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][8]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[8]),
        .I1(gmem_addr_10_reg_959[8]),
        .I2(gmem_addr_11_reg_965[8]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][8]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][8]_srl6_i_7 
       (.I0(\mem_reg[5][8]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][8]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [5]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[8] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][8]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][8]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][8]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][8]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][8]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][8]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][8]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[8]),
        .O(\mem_reg[5][8]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][9]_srl6_i_10 
       (.I0(m_axi_gmem_0_ARVALID10228_out),
        .I1(gmem_addr_5_reg_929[9]),
        .I2(gmem_addr_4_reg_923[9]),
        .I3(m_axi_gmem_0_ARVALID8221_out),
        .I4(m_axi_gmem_0_ARVALID12234_out),
        .I5(gmem_addr_6_reg_935[9]),
        .O(\mem_reg[5][9]_srl6_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_11 
       (.I0(m_axi_gmem_0_ARVALID4),
        .I1(gmem_addr_2_reg_911[9]),
        .I2(gmem_addr_1_reg_905[9]),
        .I3(m_axi_gmem_0_ARVALID6214_out),
        .I4(gmem_addr_3_reg_917[9]),
        .O(\mem_reg[5][9]_srl6_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][9]_srl6_i_12 
       (.I0(m_axi_gmem_0_ARVALID15244_out),
        .I1(gmem_addr_8_reg_947[9]),
        .I2(gmem_addr_7_reg_941[9]),
        .I3(m_axi_gmem_0_ARVALID14241_out),
        .I4(m_axi_gmem_0_ARVALID3),
        .I5(gmem_addr_9_reg_953[9]),
        .O(\mem_reg[5][9]_srl6_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    \mem_reg[5][9]_srl6_i_13 
       (.I0(m_axi_gmem_0_ARVALID13238_out),
        .I1(gmem_addr_14_reg_983[9]),
        .I2(gmem_addr_13_reg_977[9]),
        .I3(m_axi_gmem_0_ARVALID11231_out),
        .I4(m_axi_gmem_0_ARVALID15250_out),
        .I5(gmem_addr_15_reg_989[9]),
        .O(\mem_reg[5][9]_srl6_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \mem_reg[5][9]_srl6_i_14 
       (.I0(gmem_addr_12_reg_971[9]),
        .I1(gmem_addr_10_reg_959[9]),
        .I2(gmem_addr_11_reg_965[9]),
        .I3(m_axi_gmem_0_ARVALID9225_out),
        .I4(m_axi_gmem_0_ARVALID5211_out),
        .I5(m_axi_gmem_0_ARVALID7218_out),
        .O(\mem_reg[5][9]_srl6_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFE200E200E200)) 
    \mem_reg[5][9]_srl6_i_7 
       (.I0(\mem_reg[5][9]_srl6_i_8_n_0 ),
        .I1(\ap_CS_fsm_reg[11]_0 ),
        .I2(\mem_reg[5][9]_srl6_i_9_n_0 ),
        .I3(\mem_reg[5][3]_srl6_i_1 ),
        .I4(\mem_reg[5][63]_srl6_i_1 [6]),
        .I5(\mem_reg[5][3]_srl6_i_1_0 ),
        .O(\gmem_addr_16_reg_848_reg[9] ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_8 
       (.I0(\mem_reg[5][1]_srl6_i_13_n_0 ),
        .I1(\mem_reg[5][9]_srl6_i_10_n_0 ),
        .I2(\mem_reg[5][9]_srl6_i_11_n_0 ),
        .I3(\mem_reg[5][1]_srl6_i_10_n_0 ),
        .I4(\mem_reg[5][9]_srl6_i_12_n_0 ),
        .O(\mem_reg[5][9]_srl6_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \mem_reg[5][9]_srl6_i_9 
       (.I0(\mem_reg[5][1]_srl6_i_16_n_0 ),
        .I1(\mem_reg[5][9]_srl6_i_13_n_0 ),
        .I2(\mem_reg[5][9]_srl6_i_14_n_0 ),
        .I3(m_axi_gmem_0_ARVALID1),
        .I4(gmem_addr_16_reg_995[9]),
        .O(\mem_reg[5][9]_srl6_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4000400040000000)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(ap_block_pp0_stage15_subdone_grp33_done_reg_reg_n_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_0_WREADY),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1 mul_8s_8s_8_1_1_U1
       (.D(dout),
        .DI({tmp_product__0_carry__0_i_1_n_0,tmp_product__0_carry__0_i_2_n_0,tmp_product__0_carry__0_i_3_n_0}),
        .Q(reg_258[3:0]),
        .S({tmp_product__0_carry__0_i_4_n_0,tmp_product__0_carry__0_i_5_n_0,tmp_product__0_carry__0_i_6_n_0,tmp_product__0_carry__0_i_7_n_0}),
        .tmp_product__34_carry_i_4__1_0(tmp_product__22_carry__0_i_1_n_0),
        .tmp_product__34_carry_i_4__1_1(tmp_product__34_carry_i_4__1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_7 mul_8s_8s_8_1_1_U2
       (.D({mul_8s_8s_8_1_1_U2_n_0,mul_8s_8s_8_1_1_U2_n_1,mul_8s_8s_8_1_1_U2_n_2,mul_8s_8s_8_1_1_U2_n_3,mul_8s_8s_8_1_1_U2_n_4,mul_8s_8s_8_1_1_U2_n_5,mul_8s_8s_8_1_1_U2_n_6,mul_8s_8s_8_1_1_U2_n_7}),
        .DI({tmp_product__0_carry__0_i_1__0_n_0,tmp_product__0_carry__0_i_2__0_n_0,tmp_product__0_carry__0_i_3__0_n_0}),
        .Q(reg_258[3:0]),
        .S({tmp_product__0_carry__0_i_4__3_n_0,tmp_product__0_carry__0_i_5__0_n_0,tmp_product__0_carry__0_i_6__0_n_0,tmp_product__0_carry__0_i_7__0_n_0}),
        .tmp_product__34_carry_i_4__2_0(tmp_product__22_carry__0_i_1__3_n_0),
        .tmp_product__34_carry_i_4__2_1(tmp_product__34_carry_i_4__2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_8 mul_8s_8s_8_1_1_U3
       (.D({mul_8s_8s_8_1_1_U3_n_0,mul_8s_8s_8_1_1_U3_n_1,mul_8s_8s_8_1_1_U3_n_2,mul_8s_8s_8_1_1_U3_n_3,mul_8s_8s_8_1_1_U3_n_4,mul_8s_8s_8_1_1_U3_n_5,mul_8s_8s_8_1_1_U3_n_6,mul_8s_8s_8_1_1_U3_n_7}),
        .DI({tmp_product__0_carry__0_i_1__1_n_0,tmp_product__0_carry__0_i_2__2_n_0,tmp_product__0_carry__0_i_3__1_n_0}),
        .Q(reg_258[3:0]),
        .S({tmp_product__0_carry__0_i_4__2_n_0,tmp_product__0_carry__0_i_5__1_n_0,tmp_product__0_carry__0_i_6__1_n_0,tmp_product__0_carry__0_i_7__1_n_0}),
        .tmp_product__34_carry_i_4__3_0(tmp_product__22_carry__0_i_1__2_n_0),
        .tmp_product__34_carry_i_4__3_1(tmp_product__34_carry_i_4__3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_9 mul_8s_8s_8_1_1_U4
       (.D({mul_8s_8s_8_1_1_U4_n_0,mul_8s_8s_8_1_1_U4_n_1,mul_8s_8s_8_1_1_U4_n_2,mul_8s_8s_8_1_1_U4_n_3,mul_8s_8s_8_1_1_U4_n_4,mul_8s_8s_8_1_1_U4_n_5,mul_8s_8s_8_1_1_U4_n_6,mul_8s_8s_8_1_1_U4_n_7}),
        .DI({tmp_product__0_carry__0_i_1__4_n_0,tmp_product__0_carry__0_i_2__4_n_0,tmp_product__0_carry__0_i_3__4_n_0}),
        .Q(reg_254[3:0]),
        .S({tmp_product__0_carry__0_i_4__4_n_0,tmp_product__0_carry__0_i_5__4_n_0,tmp_product__0_carry__0_i_6__4_n_0,tmp_product__0_carry__0_i_7__4_n_0}),
        .tmp_product__34_carry_i_4__5_0(tmp_product__22_carry__0_i_1__6_n_0),
        .tmp_product__34_carry_i_4__5_1(tmp_product__34_carry_i_4__5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_10 mul_8s_8s_8_1_1_U5
       (.D({mul_8s_8s_8_1_1_U5_n_0,mul_8s_8s_8_1_1_U5_n_1,mul_8s_8s_8_1_1_U5_n_2,mul_8s_8s_8_1_1_U5_n_3,mul_8s_8s_8_1_1_U5_n_4,mul_8s_8s_8_1_1_U5_n_5,mul_8s_8s_8_1_1_U5_n_6,mul_8s_8s_8_1_1_U5_n_7}),
        .DI({tmp_product__0_carry__0_i_1__2_n_0,tmp_product__0_carry__0_i_2__1_n_0,tmp_product__0_carry__0_i_3__2_n_0}),
        .Q(reg_258[3:0]),
        .S({tmp_product__0_carry__0_i_4__1_n_0,tmp_product__0_carry__0_i_5__2_n_0,tmp_product__0_carry__0_i_6__2_n_0,tmp_product__0_carry__0_i_7__2_n_0}),
        .tmp_product__34_carry_i_4__0_0(tmp_product__22_carry__0_i_1__1_n_0),
        .tmp_product__34_carry_i_4__0_1(tmp_product__34_carry_i_4__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_11 mul_8s_8s_8_1_1_U6
       (.D({mul_8s_8s_8_1_1_U6_n_0,mul_8s_8s_8_1_1_U6_n_1,mul_8s_8s_8_1_1_U6_n_2,mul_8s_8s_8_1_1_U6_n_3,mul_8s_8s_8_1_1_U6_n_4,mul_8s_8s_8_1_1_U6_n_5,mul_8s_8s_8_1_1_U6_n_6,mul_8s_8s_8_1_1_U6_n_7}),
        .DI({tmp_product__0_carry__0_i_1__5_n_0,tmp_product__0_carry__0_i_2__5_n_0,tmp_product__0_carry__0_i_3__5_n_0}),
        .Q(reg_254[3:0]),
        .S({tmp_product__0_carry__0_i_4__6_n_0,tmp_product__0_carry__0_i_5__5_n_0,tmp_product__0_carry__0_i_6__5_n_0,tmp_product__0_carry__0_i_7__5_n_0}),
        .tmp_product__34_carry_i_4__6_0(tmp_product__22_carry__0_i_1__5_n_0),
        .tmp_product__34_carry_i_4__6_1(tmp_product__34_carry_i_4__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_12 mul_8s_8s_8_1_1_U7
       (.D({mul_8s_8s_8_1_1_U7_n_0,mul_8s_8s_8_1_1_U7_n_1,mul_8s_8s_8_1_1_U7_n_2,mul_8s_8s_8_1_1_U7_n_3,mul_8s_8s_8_1_1_U7_n_4,mul_8s_8s_8_1_1_U7_n_5,mul_8s_8s_8_1_1_U7_n_6,mul_8s_8s_8_1_1_U7_n_7}),
        .DI({tmp_product__0_carry__0_i_1__3_n_0,tmp_product__0_carry__0_i_2__3_n_0,tmp_product__0_carry__0_i_3__3_n_0}),
        .Q(reg_258[3:0]),
        .S({tmp_product__0_carry__0_i_4__0_n_0,tmp_product__0_carry__0_i_5__3_n_0,tmp_product__0_carry__0_i_6__3_n_0,tmp_product__0_carry__0_i_7__3_n_0}),
        .tmp_product__34_carry_i_4_0(tmp_product__22_carry__0_i_1__0_n_0),
        .tmp_product__34_carry_i_4_1(tmp_product__34_carry_i_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pointwise_conv_mul_8s_8s_8_1_1_13 mul_8s_8s_8_1_1_U8
       (.D({mul_8s_8s_8_1_1_U8_n_0,mul_8s_8s_8_1_1_U8_n_1,mul_8s_8s_8_1_1_U8_n_2,mul_8s_8s_8_1_1_U8_n_3,mul_8s_8s_8_1_1_U8_n_4,mul_8s_8s_8_1_1_U8_n_5,mul_8s_8s_8_1_1_U8_n_6,mul_8s_8s_8_1_1_U8_n_7}),
        .DI({tmp_product__0_carry__0_i_1__6_n_0,tmp_product__0_carry__0_i_2__6_n_0,tmp_product__0_carry__0_i_3__6_n_0}),
        .Q(reg_254[3:0]),
        .S({tmp_product__0_carry__0_i_4__5_n_0,tmp_product__0_carry__0_i_5__6_n_0,tmp_product__0_carry__0_i_6__6_n_0,tmp_product__0_carry__0_i_7__6_n_0}),
        .tmp_product__34_carry_i_4__4_0(tmp_product__22_carry__0_i_1__4_n_0),
        .tmp_product__34_carry_i_4__4_1(tmp_product__34_carry_i_4__4));
  FDRE \mul_ln34_11_reg_1016_reg[0] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_7),
        .Q(mul_ln34_11_reg_1016[0]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[1] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_6),
        .Q(mul_ln34_11_reg_1016[1]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[2] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_5),
        .Q(mul_ln34_11_reg_1016[2]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[3] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_4),
        .Q(mul_ln34_11_reg_1016[3]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[4] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_3),
        .Q(mul_ln34_11_reg_1016[4]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[5] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_2),
        .Q(mul_ln34_11_reg_1016[5]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[6] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_1),
        .Q(mul_ln34_11_reg_1016[6]),
        .R(1'b0));
  FDRE \mul_ln34_11_reg_1016_reg[7] 
       (.C(ap_clk),
        .CE(ce382_out),
        .D(mul_8s_8s_8_1_1_U3_n_0),
        .Q(mul_ln34_11_reg_1016[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln34_13_reg_1006[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_block_pp0_stage12_subdone_grp0_done_reg),
        .O(ce390_out));
  FDRE \mul_ln34_13_reg_1006_reg[0] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_7),
        .Q(mul_ln34_13_reg_1006[0]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[1] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_6),
        .Q(mul_ln34_13_reg_1006[1]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[2] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_5),
        .Q(mul_ln34_13_reg_1006[2]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[3] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_4),
        .Q(mul_ln34_13_reg_1006[3]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[4] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_3),
        .Q(mul_ln34_13_reg_1006[4]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[5] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_2),
        .Q(mul_ln34_13_reg_1006[5]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[6] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_1),
        .Q(mul_ln34_13_reg_1006[6]),
        .R(1'b0));
  FDRE \mul_ln34_13_reg_1006_reg[7] 
       (.C(ap_clk),
        .CE(ce390_out),
        .D(mul_8s_8s_8_1_1_U2_n_0),
        .Q(mul_ln34_13_reg_1006[7]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[0] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[0]),
        .Q(mul_ln34_15_reg_1001[0]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[1] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[1]),
        .Q(mul_ln34_15_reg_1001[1]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[2] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[2]),
        .Q(mul_ln34_15_reg_1001[2]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[3] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[3]),
        .Q(mul_ln34_15_reg_1001[3]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[4] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[4]),
        .Q(mul_ln34_15_reg_1001[4]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[5] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[5]),
        .Q(mul_ln34_15_reg_1001[5]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[6] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[6]),
        .Q(mul_ln34_15_reg_1001[6]),
        .R(1'b0));
  FDRE \mul_ln34_15_reg_1001_reg[7] 
       (.C(ap_clk),
        .CE(ce288_out),
        .D(dout[7]),
        .Q(mul_ln34_15_reg_1001[7]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_7),
        .Q(mul_ln34_1_reg_1066[0]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_6),
        .Q(mul_ln34_1_reg_1066[1]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_5),
        .Q(mul_ln34_1_reg_1066[2]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_4),
        .Q(mul_ln34_1_reg_1066[3]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_3),
        .Q(mul_ln34_1_reg_1066[4]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_2),
        .Q(mul_ln34_1_reg_1066[5]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_1),
        .Q(mul_ln34_1_reg_1066[6]),
        .R(1'b0));
  FDRE \mul_ln34_1_reg_1066_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_1),
        .D(mul_8s_8s_8_1_1_U8_n_0),
        .Q(mul_ln34_1_reg_1066[7]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_7),
        .Q(mul_ln34_3_reg_1051[0]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_6),
        .Q(mul_ln34_3_reg_1051[1]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_5),
        .Q(mul_ln34_3_reg_1051[2]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_4),
        .Q(mul_ln34_3_reg_1051[3]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_3),
        .Q(mul_ln34_3_reg_1051[4]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_2),
        .Q(mul_ln34_3_reg_1051[5]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_1),
        .Q(mul_ln34_3_reg_1051[6]),
        .R(1'b0));
  FDRE \mul_ln34_3_reg_1051_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U14_n_0),
        .D(mul_8s_8s_8_1_1_U7_n_0),
        .Q(mul_ln34_3_reg_1051[7]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[0] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_7),
        .Q(mul_ln34_5_reg_1041[0]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[1] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_6),
        .Q(mul_ln34_5_reg_1041[1]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[2] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_5),
        .Q(mul_ln34_5_reg_1041[2]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[3] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_4),
        .Q(mul_ln34_5_reg_1041[3]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[4] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_3),
        .Q(mul_ln34_5_reg_1041[4]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[5] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_2),
        .Q(mul_ln34_5_reg_1041[5]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[6] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_1),
        .Q(mul_ln34_5_reg_1041[6]),
        .R(1'b0));
  FDRE \mul_ln34_5_reg_1041_reg[7] 
       (.C(ap_clk),
        .CE(ce374_out),
        .D(mul_8s_8s_8_1_1_U6_n_0),
        .Q(mul_ln34_5_reg_1041[7]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[0] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_7),
        .Q(mul_ln34_7_reg_1031[0]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[1] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_6),
        .Q(mul_ln34_7_reg_1031[1]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[2] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_5),
        .Q(mul_ln34_7_reg_1031[2]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[3] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_4),
        .Q(mul_ln34_7_reg_1031[3]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[4] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_3),
        .Q(mul_ln34_7_reg_1031[4]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[5] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_2),
        .Q(mul_ln34_7_reg_1031[5]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[6] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_1),
        .Q(mul_ln34_7_reg_1031[6]),
        .R(1'b0));
  FDRE \mul_ln34_7_reg_1031_reg[7] 
       (.C(ap_clk),
        .CE(mac_muladd_8s_8s_8ns_8_4_1_U12_n_0),
        .D(mul_8s_8s_8_1_1_U5_n_0),
        .Q(mul_ln34_7_reg_1031[7]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_7),
        .Q(mul_ln34_9_reg_1021[0]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_6),
        .Q(mul_ln34_9_reg_1021[1]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_5),
        .Q(mul_ln34_9_reg_1021[2]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_4),
        .Q(mul_ln34_9_reg_1021[3]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[4] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_3),
        .Q(mul_ln34_9_reg_1021[4]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[5] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_2),
        .Q(mul_ln34_9_reg_1021[5]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[6] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_1),
        .Q(mul_ln34_9_reg_1021[6]),
        .R(1'b0));
  FDRE \mul_ln34_9_reg_1021_reg[7] 
       (.C(ap_clk),
        .CE(ce180_out),
        .D(mul_8s_8s_8_1_1_U4_n_0),
        .Q(mul_ln34_9_reg_1021[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[0]),
        .Q(\oc_fu_122_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[1]),
        .Q(\oc_fu_122_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[2]),
        .Q(\oc_fu_122_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[3]),
        .Q(\oc_fu_122_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[4]),
        .Q(\oc_fu_122_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \oc_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(oc_fu_122),
        .D(add_ln26_fu_276_p2[5]),
        .Q(\oc_fu_122_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \reg_254[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_n_0),
        .I2(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\reg_254[7]_i_2_n_0 ),
        .I5(\reg_254[7]_i_3_n_0 ),
        .O(reg_2540));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \reg_254[7]_i_2 
       (.I0(\reg_254[7]_i_4_n_0 ),
        .I1(\reg_254[7]_i_5_n_0 ),
        .O(\reg_254[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h004000F000400040)) 
    \reg_254[7]_i_3 
       (.I0(ap_block_pp0_stage15_subdone_grp21_done_reg),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_block_pp0_stage9_subdone_grp9_done_reg_reg_0),
        .I4(ap_block_pp0_stage12_subdone_grp15_done_reg),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(\reg_254[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000F00020002000)) 
    \reg_254[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_block_pp0_stage3_subdone_grp27_done_reg),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_subdone_grp23_done_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\reg_254[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22000000F2000000)) 
    \reg_254[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_block_pp0_stage7_subdone_grp31_done_reg),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_0_RVALID),
        .I5(ap_block_pp0_stage4_subdone_grp28_done_reg),
        .O(\reg_254[7]_i_5_n_0 ));
  FDRE \reg_254_reg[0] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [0]),
        .Q(reg_254[0]),
        .R(1'b0));
  FDRE \reg_254_reg[1] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [1]),
        .Q(reg_254[1]),
        .R(1'b0));
  FDRE \reg_254_reg[2] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [2]),
        .Q(reg_254[2]),
        .R(1'b0));
  FDRE \reg_254_reg[3] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [3]),
        .Q(reg_254[3]),
        .R(1'b0));
  FDRE \reg_254_reg[4] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [4]),
        .Q(reg_254[4]),
        .R(1'b0));
  FDRE \reg_254_reg[5] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [5]),
        .Q(reg_254[5]),
        .R(1'b0));
  FDRE \reg_254_reg[6] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [6]),
        .Q(reg_254[6]),
        .R(1'b0));
  FDRE \reg_254_reg[7] 
       (.C(ap_clk),
        .CE(reg_2540),
        .D(\reg_254_reg[7]_0 [7]),
        .Q(reg_254[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_258[7]_i_1 
       (.I0(\reg_258[7]_i_2_n_0 ),
        .I1(reg_2587180_out),
        .I2(reg_2587184_out),
        .I3(reg_2585171_out),
        .I4(reg_2586174_out),
        .O(reg_2580));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_258[7]_i_2 
       (.I0(\reg_258[7]_i_7_n_0 ),
        .I1(\reg_258[7]_i_8_n_0 ),
        .O(\reg_258[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20202000)) 
    \reg_258[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_block_pp0_stage13_subdone_grp17_done_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(gmem_0_RVALID),
        .I4(\icmp_ln26_reg_877_reg[0]_1 ),
        .O(reg_2587180_out));
  LUT5 #(
    .INIT(32'h22200000)) 
    \reg_258[7]_i_4 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_block_pp0_stage14_subdone_grp19_done_reg),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2587184_out));
  LUT5 #(
    .INIT(32'h22200000)) 
    \reg_258[7]_i_5 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_block_pp0_stage10_subdone_grp11_done_reg),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2585171_out));
  LUT5 #(
    .INIT(32'h22200000)) 
    \reg_258[7]_i_6 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_block_pp0_stage11_subdone_grp13_done_reg),
        .I2(\icmp_ln26_reg_877_reg[0]_1 ),
        .I3(gmem_0_RVALID),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_2586174_out));
  LUT6 #(
    .INIT(64'h2000F00020002000)) 
    \reg_258[7]_i_7 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_block_pp0_stage5_subdone_grp29_done_reg),
        .I2(gmem_0_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage6_subdone_grp30_done_reg),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(\reg_258[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44000000F4000000)) 
    \reg_258[7]_i_8 
       (.I0(ap_block_pp0_stage2_subdone_grp26_done_reg),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_0_RVALID),
        .I5(ap_block_pp0_stage1_subdone_grp25_done_reg_reg_n_0),
        .O(\reg_258[7]_i_8_n_0 ));
  FDRE \reg_258_reg[0] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [0]),
        .Q(reg_258[0]),
        .R(1'b0));
  FDRE \reg_258_reg[1] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [1]),
        .Q(reg_258[1]),
        .R(1'b0));
  FDRE \reg_258_reg[2] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [2]),
        .Q(reg_258[2]),
        .R(1'b0));
  FDRE \reg_258_reg[3] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [3]),
        .Q(reg_258[3]),
        .R(1'b0));
  FDRE \reg_258_reg[4] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [4]),
        .Q(reg_258[4]),
        .R(1'b0));
  FDRE \reg_258_reg[5] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [5]),
        .Q(reg_258[5]),
        .R(1'b0));
  FDRE \reg_258_reg[6] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [6]),
        .Q(reg_258[6]),
        .R(1'b0));
  FDRE \reg_258_reg[7] 
       (.C(ap_clk),
        .CE(reg_2580),
        .D(\reg_254_reg[7]_0 [7]),
        .Q(reg_258[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_1
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(reg_258[4]),
        .I3(tmp_product__34_carry_i_4__1[2]),
        .I4(tmp_product__34_carry_i_4__1[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_10
       (.I0(reg_258[6]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(tmp_product__34_carry_i_4__1[1]),
        .I3(reg_258[5]),
        .I4(tmp_product__34_carry_i_4__1[2]),
        .I5(reg_258[4]),
        .O(tmp_product__0_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__0
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__2[1]),
        .O(tmp_product__0_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__1
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__3[1]),
        .O(tmp_product__0_carry__0_i_10__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__2
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__0[1]),
        .O(tmp_product__0_carry__0_i_10__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_10__3
       (.I0(reg_258[6]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(tmp_product__34_carry_i_4[1]),
        .I3(reg_258[5]),
        .I4(tmp_product__34_carry_i_4[2]),
        .I5(reg_258[4]),
        .O(tmp_product__0_carry__0_i_10__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_10__4
       (.I0(tmp_product__34_carry_i_4__5[2]),
        .I1(reg_254[4]),
        .O(tmp_product__0_carry__0_i_10__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_10__5
       (.I0(reg_254[6]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(tmp_product__34_carry_i_4__6[1]),
        .I3(reg_254[5]),
        .I4(tmp_product__34_carry_i_4__6[2]),
        .I5(reg_254[4]),
        .O(tmp_product__0_carry__0_i_10__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_10__6
       (.I0(reg_254[6]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(tmp_product__34_carry_i_4__4[1]),
        .I3(reg_254[5]),
        .I4(tmp_product__34_carry_i_4__4[2]),
        .I5(reg_254[4]),
        .O(tmp_product__0_carry__0_i_10__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(tmp_product__34_carry_i_4__1[2]),
        .I3(reg_258[3]),
        .I4(tmp_product__34_carry_i_4__1[1]),
        .I5(reg_258[4]),
        .O(tmp_product__0_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__0
       (.I0(reg_258[6]),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(tmp_product__34_carry_i_4__0[1]),
        .I3(reg_258[5]),
        .I4(reg_258[4]),
        .I5(tmp_product__34_carry_i_4__0[2]),
        .O(tmp_product__0_carry__0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__1
       (.I0(reg_258[6]),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__34_carry_i_4__3[1]),
        .I3(reg_258[5]),
        .I4(reg_258[4]),
        .I5(tmp_product__34_carry_i_4__3[2]),
        .O(tmp_product__0_carry__0_i_11__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__2
       (.I0(reg_258[6]),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__34_carry_i_4__2[1]),
        .I3(reg_258[5]),
        .I4(reg_258[4]),
        .I5(tmp_product__34_carry_i_4__2[2]),
        .O(tmp_product__0_carry__0_i_11__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__3
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(tmp_product__34_carry_i_4[2]),
        .I3(reg_258[3]),
        .I4(tmp_product__34_carry_i_4[1]),
        .I5(reg_258[4]),
        .O(tmp_product__0_carry__0_i_11__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_11__4
       (.I0(tmp_product__34_carry_i_4__5[2]),
        .I1(reg_254[2]),
        .O(tmp_product__0_carry__0_i_11__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__5
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(tmp_product__34_carry_i_4__6[2]),
        .I3(reg_254[3]),
        .I4(tmp_product__34_carry_i_4__6[1]),
        .I5(reg_254[4]),
        .O(tmp_product__0_carry__0_i_11__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_11__6
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(tmp_product__34_carry_i_4__4[2]),
        .I3(reg_254[3]),
        .I4(tmp_product__34_carry_i_4__4[1]),
        .I5(reg_254[4]),
        .O(tmp_product__0_carry__0_i_11__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(tmp_product__34_carry_i_4__1[1]),
        .I3(reg_258[3]),
        .I4(tmp_product__34_carry_i_4__1[2]),
        .I5(reg_258[2]),
        .O(tmp_product__0_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__0
       (.I0(reg_258[2]),
        .I1(tmp_product__34_carry_i_4__2[1]),
        .O(tmp_product__0_carry__0_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__1
       (.I0(reg_258[2]),
        .I1(tmp_product__34_carry_i_4__3[1]),
        .O(tmp_product__0_carry__0_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__0_carry__0_i_12__2
       (.I0(reg_258[2]),
        .I1(tmp_product__34_carry_i_4__0[1]),
        .O(tmp_product__0_carry__0_i_12__2_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12__3
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(tmp_product__34_carry_i_4[1]),
        .I3(reg_258[3]),
        .I4(tmp_product__34_carry_i_4[2]),
        .I5(reg_258[2]),
        .O(tmp_product__0_carry__0_i_12__3_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12__4
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__5[0]),
        .I2(tmp_product__34_carry_i_4__5[2]),
        .I3(reg_254[3]),
        .I4(reg_254[4]),
        .I5(tmp_product__34_carry_i_4__5[1]),
        .O(tmp_product__0_carry__0_i_12__4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12__5
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(tmp_product__34_carry_i_4__6[1]),
        .I3(reg_254[3]),
        .I4(tmp_product__34_carry_i_4__6[2]),
        .I5(reg_254[2]),
        .O(tmp_product__0_carry__0_i_12__5_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_12__6
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(tmp_product__34_carry_i_4__4[1]),
        .I3(reg_254[3]),
        .I4(tmp_product__34_carry_i_4__4[2]),
        .I5(reg_254[2]),
        .O(tmp_product__0_carry__0_i_12__6_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_13
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(tmp_product__34_carry_i_4__0[1]),
        .I3(reg_258[3]),
        .I4(reg_258[2]),
        .I5(tmp_product__34_carry_i_4__0[2]),
        .O(tmp_product__0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_13__0
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__34_carry_i_4__3[1]),
        .I3(reg_258[3]),
        .I4(reg_258[2]),
        .I5(tmp_product__34_carry_i_4__3[2]),
        .O(tmp_product__0_carry__0_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    tmp_product__0_carry__0_i_13__1
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__34_carry_i_4__2[1]),
        .I3(reg_258[3]),
        .I4(reg_258[2]),
        .I5(tmp_product__34_carry_i_4__2[2]),
        .O(tmp_product__0_carry__0_i_13__1_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_1__0
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(reg_258[4]),
        .I4(tmp_product__34_carry_i_4__2[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_1__1
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(reg_258[4]),
        .I4(tmp_product__34_carry_i_4__3[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_1__2
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(tmp_product__34_carry_i_4__0[2]),
        .I3(reg_258[4]),
        .I4(tmp_product__34_carry_i_4__0[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__3
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(reg_258[4]),
        .I3(tmp_product__34_carry_i_4[1]),
        .I4(tmp_product__34_carry_i_4[2]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_1__4
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__5[0]),
        .I2(tmp_product__34_carry_i_4__5[1]),
        .I3(tmp_product__34_carry_i_4__5[2]),
        .I4(reg_254[4]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__5
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(reg_254[4]),
        .I3(tmp_product__34_carry_i_4__6[1]),
        .I4(tmp_product__34_carry_i_4__6[2]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_1__6
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(reg_254[4]),
        .I3(tmp_product__34_carry_i_4__4[1]),
        .I4(tmp_product__34_carry_i_4__4[2]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(reg_258[2]),
        .I3(tmp_product__34_carry_i_4__1[2]),
        .I4(tmp_product__34_carry_i_4__1[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__0
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__2[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__1
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(tmp_product__34_carry_i_4__0[2]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__0[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_2__2
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__3[1]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_2__3
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(reg_258[2]),
        .I3(tmp_product__34_carry_i_4[1]),
        .I4(tmp_product__34_carry_i_4[2]),
        .I5(reg_258[3]),
        .O(tmp_product__0_carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_2__4
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__5[0]),
        .I2(tmp_product__34_carry_i_4__5[1]),
        .I3(tmp_product__34_carry_i_4__5[2]),
        .I4(reg_254[2]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_2__5
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(reg_254[2]),
        .I3(tmp_product__34_carry_i_4__6[1]),
        .I4(tmp_product__34_carry_i_4__6[2]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_2__6
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(reg_254[2]),
        .I3(tmp_product__34_carry_i_4__4[1]),
        .I4(tmp_product__34_carry_i_4__4[2]),
        .I5(reg_254[3]),
        .O(tmp_product__0_carry__0_i_2__6_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_3
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(reg_258[2]),
        .I3(tmp_product__34_carry_i_4__1[2]),
        .I4(tmp_product__34_carry_i_4__1[1]),
        .I5(reg_258[1]),
        .O(tmp_product__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_3__0
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__2[1]),
        .I5(reg_258[1]),
        .O(tmp_product__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_3__1
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__3[1]),
        .I5(reg_258[1]),
        .O(tmp_product__0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    tmp_product__0_carry__0_i_3__2
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(reg_258[1]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__0[1]),
        .I5(tmp_product__34_carry_i_4__0[2]),
        .O(tmp_product__0_carry__0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__3
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(reg_258[2]),
        .I3(tmp_product__34_carry_i_4[1]),
        .I4(tmp_product__34_carry_i_4[2]),
        .I5(reg_258[1]),
        .O(tmp_product__0_carry__0_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    tmp_product__0_carry__0_i_3__4
       (.I0(reg_254[3]),
        .I1(tmp_product__34_carry_i_4__5[0]),
        .I2(tmp_product__34_carry_i_4__5[1]),
        .I3(tmp_product__34_carry_i_4__5[2]),
        .I4(reg_254[2]),
        .I5(reg_254[1]),
        .O(tmp_product__0_carry__0_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__5
       (.I0(reg_254[3]),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(reg_254[2]),
        .I3(tmp_product__34_carry_i_4__6[1]),
        .I4(tmp_product__34_carry_i_4__6[2]),
        .I5(reg_254[1]),
        .O(tmp_product__0_carry__0_i_3__5_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    tmp_product__0_carry__0_i_3__6
       (.I0(reg_254[3]),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(reg_254[2]),
        .I3(tmp_product__34_carry_i_4__4[1]),
        .I4(tmp_product__34_carry_i_4__4[2]),
        .I5(reg_254[1]),
        .O(tmp_product__0_carry__0_i_3__6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4
       (.I0(tmp_product__0_carry__0_i_8__0_n_0),
        .I1(tmp_product__34_carry_i_4__1[0]),
        .I2(tmp_product__0_carry__0_i_9_n_0),
        .O(tmp_product__0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__0
       (.I0(tmp_product__0_carry__0_i_8_n_0),
        .I1(tmp_product__34_carry_i_4[0]),
        .I2(tmp_product__0_carry__0_i_9__3_n_0),
        .O(tmp_product__0_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__1
       (.I0(tmp_product__0_carry__0_i_8__1_n_0),
        .I1(tmp_product__34_carry_i_4__0[0]),
        .I2(tmp_product__0_carry__0_i_9__2_n_0),
        .O(tmp_product__0_carry__0_i_4__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__2
       (.I0(tmp_product__0_carry__0_i_8__2_n_0),
        .I1(tmp_product__34_carry_i_4__3[0]),
        .I2(tmp_product__0_carry__0_i_9__1_n_0),
        .O(tmp_product__0_carry__0_i_4__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__3
       (.I0(tmp_product__0_carry__0_i_8__3_n_0),
        .I1(tmp_product__34_carry_i_4__2[0]),
        .I2(tmp_product__0_carry__0_i_9__0_n_0),
        .O(tmp_product__0_carry__0_i_4__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__4
       (.I0(tmp_product__0_carry__0_i_8__6_n_0),
        .I1(tmp_product__34_carry_i_4__5[0]),
        .I2(tmp_product__0_carry__0_i_9__4_n_0),
        .O(tmp_product__0_carry__0_i_4__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__5
       (.I0(tmp_product__0_carry__0_i_8__4_n_0),
        .I1(tmp_product__34_carry_i_4__4[0]),
        .I2(tmp_product__0_carry__0_i_9__6_n_0),
        .O(tmp_product__0_carry__0_i_4__5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_carry__0_i_4__6
       (.I0(tmp_product__0_carry__0_i_8__5_n_0),
        .I1(tmp_product__34_carry_i_4__6[0]),
        .I2(tmp_product__0_carry__0_i_9__5_n_0),
        .O(tmp_product__0_carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_5
       (.I0(tmp_product__0_carry__0_i_1_n_0),
        .I1(tmp_product__0_carry__0_i_10_n_0),
        .O(tmp_product__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_5__0
       (.I0(reg_258[3]),
        .I1(tmp_product__0_carry__0_i_10__0_n_0),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(tmp_product__34_carry_i_4__2[0]),
        .I4(reg_258[5]),
        .I5(tmp_product__0_carry__0_i_11__2_n_0),
        .O(tmp_product__0_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_5__1
       (.I0(reg_258[3]),
        .I1(tmp_product__0_carry__0_i_10__1_n_0),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(tmp_product__34_carry_i_4__3[0]),
        .I4(reg_258[5]),
        .I5(tmp_product__0_carry__0_i_11__1_n_0),
        .O(tmp_product__0_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_5__2
       (.I0(reg_258[3]),
        .I1(tmp_product__0_carry__0_i_10__2_n_0),
        .I2(tmp_product__34_carry_i_4__0[2]),
        .I3(tmp_product__34_carry_i_4__0[0]),
        .I4(reg_258[5]),
        .I5(tmp_product__0_carry__0_i_11__0_n_0),
        .O(tmp_product__0_carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_5__3
       (.I0(tmp_product__0_carry__0_i_1__3_n_0),
        .I1(tmp_product__0_carry__0_i_10__3_n_0),
        .O(tmp_product__0_carry__0_i_5__3_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_5__4
       (.I0(tmp_product__0_carry__0_i_1__4_n_0),
        .I1(tmp_product__0_carry__0_i_10__4_n_0),
        .I2(reg_254[5]),
        .I3(tmp_product__34_carry_i_4__5[1]),
        .I4(tmp_product__34_carry_i_4__5[0]),
        .I5(reg_254[6]),
        .O(tmp_product__0_carry__0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_5__5
       (.I0(tmp_product__0_carry__0_i_1__5_n_0),
        .I1(tmp_product__0_carry__0_i_10__5_n_0),
        .O(tmp_product__0_carry__0_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_5__6
       (.I0(tmp_product__0_carry__0_i_1__6_n_0),
        .I1(tmp_product__0_carry__0_i_10__6_n_0),
        .O(tmp_product__0_carry__0_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_6
       (.I0(tmp_product__0_carry__0_i_2_n_0),
        .I1(tmp_product__0_carry__0_i_11_n_0),
        .O(tmp_product__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_6__0
       (.I0(tmp_product__0_carry__0_i_2__0_n_0),
        .I1(tmp_product__0_carry__0_i_10__0_n_0),
        .I2(reg_258[3]),
        .I3(tmp_product__34_carry_i_4__2[2]),
        .I4(tmp_product__34_carry_i_4__2[0]),
        .I5(reg_258[5]),
        .O(tmp_product__0_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_6__1
       (.I0(tmp_product__0_carry__0_i_2__2_n_0),
        .I1(tmp_product__0_carry__0_i_10__1_n_0),
        .I2(reg_258[3]),
        .I3(tmp_product__34_carry_i_4__3[2]),
        .I4(tmp_product__34_carry_i_4__3[0]),
        .I5(reg_258[5]),
        .O(tmp_product__0_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_6__2
       (.I0(tmp_product__0_carry__0_i_2__1_n_0),
        .I1(tmp_product__0_carry__0_i_10__2_n_0),
        .I2(reg_258[3]),
        .I3(tmp_product__34_carry_i_4__0[2]),
        .I4(tmp_product__34_carry_i_4__0[0]),
        .I5(reg_258[5]),
        .O(tmp_product__0_carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_6__3
       (.I0(tmp_product__0_carry__0_i_2__3_n_0),
        .I1(tmp_product__0_carry__0_i_11__3_n_0),
        .O(tmp_product__0_carry__0_i_6__3_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_6__4
       (.I0(reg_254[3]),
        .I1(tmp_product__0_carry__0_i_11__4_n_0),
        .I2(tmp_product__34_carry_i_4__5[1]),
        .I3(tmp_product__34_carry_i_4__5[0]),
        .I4(reg_254[4]),
        .I5(tmp_product__0_carry__0_i_12__4_n_0),
        .O(tmp_product__0_carry__0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_6__5
       (.I0(tmp_product__0_carry__0_i_2__5_n_0),
        .I1(tmp_product__0_carry__0_i_11__5_n_0),
        .O(tmp_product__0_carry__0_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_6__6
       (.I0(tmp_product__0_carry__0_i_2__6_n_0),
        .I1(tmp_product__0_carry__0_i_11__6_n_0),
        .O(tmp_product__0_carry__0_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_7
       (.I0(tmp_product__0_carry__0_i_3_n_0),
        .I1(tmp_product__0_carry__0_i_12_n_0),
        .O(tmp_product__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_7__0
       (.I0(reg_258[1]),
        .I1(tmp_product__0_carry__0_i_12__0_n_0),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(tmp_product__34_carry_i_4__2[0]),
        .I4(reg_258[3]),
        .I5(tmp_product__0_carry__0_i_13__1_n_0),
        .O(tmp_product__0_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_7__1
       (.I0(reg_258[1]),
        .I1(tmp_product__0_carry__0_i_12__1_n_0),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(tmp_product__34_carry_i_4__3[0]),
        .I4(reg_258[3]),
        .I5(tmp_product__0_carry__0_i_13__0_n_0),
        .O(tmp_product__0_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h137F7F7FEC808080)) 
    tmp_product__0_carry__0_i_7__2
       (.I0(tmp_product__34_carry_i_4__0[2]),
        .I1(tmp_product__0_carry__0_i_12__2_n_0),
        .I2(reg_258[1]),
        .I3(tmp_product__34_carry_i_4__0[0]),
        .I4(reg_258[3]),
        .I5(tmp_product__0_carry__0_i_13_n_0),
        .O(tmp_product__0_carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_7__3
       (.I0(tmp_product__0_carry__0_i_3__3_n_0),
        .I1(tmp_product__0_carry__0_i_12__3_n_0),
        .O(tmp_product__0_carry__0_i_7__3_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    tmp_product__0_carry__0_i_7__4
       (.I0(tmp_product__0_carry__0_i_3__4_n_0),
        .I1(tmp_product__0_carry__0_i_11__4_n_0),
        .I2(reg_254[3]),
        .I3(tmp_product__34_carry_i_4__5[1]),
        .I4(tmp_product__34_carry_i_4__5[0]),
        .I5(reg_254[4]),
        .O(tmp_product__0_carry__0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_7__5
       (.I0(tmp_product__0_carry__0_i_3__5_n_0),
        .I1(tmp_product__0_carry__0_i_12__5_n_0),
        .O(tmp_product__0_carry__0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product__0_carry__0_i_7__6
       (.I0(tmp_product__0_carry__0_i_3__6_n_0),
        .I1(tmp_product__0_carry__0_i_12__6_n_0),
        .O(tmp_product__0_carry__0_i_7__6_n_0));
  LUT6 #(
    .INIT(64'h9D48088862B7F777)) 
    tmp_product__0_carry__0_i_8
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4[2]),
        .I2(reg_258[4]),
        .I3(tmp_product__34_carry_i_4[1]),
        .I4(reg_258[6]),
        .I5(reg_258[7]),
        .O(tmp_product__0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h9D48088862B7F777)) 
    tmp_product__0_carry__0_i_8__0
       (.I0(reg_258[5]),
        .I1(tmp_product__34_carry_i_4__1[2]),
        .I2(reg_258[4]),
        .I3(tmp_product__34_carry_i_4__1[1]),
        .I4(reg_258[6]),
        .I5(reg_258[7]),
        .O(tmp_product__0_carry__0_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hB52060A04ADF9F5F)) 
    tmp_product__0_carry__0_i_8__1
       (.I0(reg_258[5]),
        .I1(reg_258[4]),
        .I2(tmp_product__34_carry_i_4__0[2]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__0[1]),
        .I5(reg_258[7]),
        .O(tmp_product__0_carry__0_i_8__1_n_0));
  LUT6 #(
    .INIT(64'hB52060A04ADF9F5F)) 
    tmp_product__0_carry__0_i_8__2
       (.I0(reg_258[5]),
        .I1(reg_258[4]),
        .I2(tmp_product__34_carry_i_4__3[2]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__3[1]),
        .I5(reg_258[7]),
        .O(tmp_product__0_carry__0_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hB52060A04ADF9F5F)) 
    tmp_product__0_carry__0_i_8__3
       (.I0(reg_258[5]),
        .I1(reg_258[4]),
        .I2(tmp_product__34_carry_i_4__2[2]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__2[1]),
        .I5(reg_258[7]),
        .O(tmp_product__0_carry__0_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h9D48088862B7F777)) 
    tmp_product__0_carry__0_i_8__4
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__4[2]),
        .I2(reg_254[4]),
        .I3(tmp_product__34_carry_i_4__4[1]),
        .I4(reg_254[6]),
        .I5(reg_254[7]),
        .O(tmp_product__0_carry__0_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h9D48088862B7F777)) 
    tmp_product__0_carry__0_i_8__5
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__6[2]),
        .I2(reg_254[4]),
        .I3(tmp_product__34_carry_i_4__6[1]),
        .I4(reg_254[6]),
        .I5(reg_254[7]),
        .O(tmp_product__0_carry__0_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h94E420A06B1BDF5F)) 
    tmp_product__0_carry__0_i_8__6
       (.I0(reg_254[5]),
        .I1(tmp_product__34_carry_i_4__5[1]),
        .I2(tmp_product__34_carry_i_4__5[2]),
        .I3(reg_254[4]),
        .I4(reg_254[6]),
        .I5(reg_254[7]),
        .O(tmp_product__0_carry__0_i_8__6_n_0));
  LUT5 #(
    .INIT(32'h403FBF3F)) 
    tmp_product__0_carry__0_i_9
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__1[2]),
        .I2(reg_258[5]),
        .I3(tmp_product__34_carry_i_4__1[1]),
        .I4(reg_258[6]),
        .O(tmp_product__0_carry__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h40BF3F3F)) 
    tmp_product__0_carry__0_i_9__0
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__2[2]),
        .I2(reg_258[5]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__2[1]),
        .O(tmp_product__0_carry__0_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'h40BF3F3F)) 
    tmp_product__0_carry__0_i_9__1
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__3[2]),
        .I2(reg_258[5]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__3[1]),
        .O(tmp_product__0_carry__0_i_9__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'h40BF3F3F)) 
    tmp_product__0_carry__0_i_9__2
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4__0[2]),
        .I2(reg_258[5]),
        .I3(reg_258[6]),
        .I4(tmp_product__34_carry_i_4__0[1]),
        .O(tmp_product__0_carry__0_i_9__2_n_0));
  LUT5 #(
    .INIT(32'h403FBF3F)) 
    tmp_product__0_carry__0_i_9__3
       (.I0(reg_258[4]),
        .I1(tmp_product__34_carry_i_4[2]),
        .I2(reg_258[5]),
        .I3(tmp_product__34_carry_i_4[1]),
        .I4(reg_258[6]),
        .O(tmp_product__0_carry__0_i_9__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h403FBF3F)) 
    tmp_product__0_carry__0_i_9__4
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__5[2]),
        .I2(reg_254[5]),
        .I3(tmp_product__34_carry_i_4__5[1]),
        .I4(reg_254[6]),
        .O(tmp_product__0_carry__0_i_9__4_n_0));
  LUT5 #(
    .INIT(32'h403FBF3F)) 
    tmp_product__0_carry__0_i_9__5
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__6[2]),
        .I2(reg_254[5]),
        .I3(tmp_product__34_carry_i_4__6[1]),
        .I4(reg_254[6]),
        .O(tmp_product__0_carry__0_i_9__5_n_0));
  LUT5 #(
    .INIT(32'h403FBF3F)) 
    tmp_product__0_carry__0_i_9__6
       (.I0(reg_254[4]),
        .I1(tmp_product__34_carry_i_4__4[2]),
        .I2(reg_254[5]),
        .I3(tmp_product__34_carry_i_4__4[1]),
        .I4(reg_254[6]),
        .O(tmp_product__0_carry__0_i_9__6_n_0));
  LUT6 #(
    .INIT(64'hB88BBBBBB8B88888)) 
    tmp_product__22_carry__0_i_1
       (.I0(tmp_product__22_carry__0_i_2_n_0),
        .I1(tmp_product__34_carry_i_4__1[3]),
        .I2(reg_258[3]),
        .I3(reg_258[1]),
        .I4(tmp_product__34_carry_i_4__1[4]),
        .I5(tmp_product__22_carry__0_i_3_n_0),
        .O(tmp_product__22_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__0
       (.I0(tmp_product__22_carry__0_i_2__0_n_0),
        .I1(tmp_product__34_carry_i_4[3]),
        .I2(tmp_product__22_carry__0_i_3__3_n_0),
        .O(tmp_product__22_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__1
       (.I0(tmp_product__22_carry__0_i_2__1_n_0),
        .I1(tmp_product__34_carry_i_4__0[3]),
        .I2(tmp_product__22_carry__0_i_3__2_n_0),
        .O(tmp_product__22_carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__2
       (.I0(tmp_product__22_carry__0_i_2__2_n_0),
        .I1(tmp_product__34_carry_i_4__3[3]),
        .I2(tmp_product__22_carry__0_i_3__1_n_0),
        .O(tmp_product__22_carry__0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__3
       (.I0(tmp_product__22_carry__0_i_2__3_n_0),
        .I1(tmp_product__34_carry_i_4__2[3]),
        .I2(tmp_product__22_carry__0_i_3__0_n_0),
        .O(tmp_product__22_carry__0_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__4
       (.I0(tmp_product__22_carry__0_i_2__4_n_0),
        .I1(tmp_product__34_carry_i_4__4[3]),
        .I2(tmp_product__22_carry__0_i_3__6_n_0),
        .O(tmp_product__22_carry__0_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__22_carry__0_i_1__5
       (.I0(tmp_product__22_carry__0_i_2__5_n_0),
        .I1(tmp_product__34_carry_i_4__6[3]),
        .I2(tmp_product__22_carry__0_i_3__5_n_0),
        .O(tmp_product__22_carry__0_i_1__5_n_0));
  LUT6 #(
    .INIT(64'hB88BBBBBB8B88888)) 
    tmp_product__22_carry__0_i_1__6
       (.I0(tmp_product__22_carry__0_i_2__6_n_0),
        .I1(tmp_product__34_carry_i_4__5[3]),
        .I2(reg_254[3]),
        .I3(reg_254[1]),
        .I4(tmp_product__34_carry_i_4__5[4]),
        .I5(tmp_product__22_carry__0_i_3__4_n_0),
        .O(tmp_product__22_carry__0_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h48FFD75FB70028A0)) 
    tmp_product__22_carry__0_i_2
       (.I0(reg_258[3]),
        .I1(reg_258[1]),
        .I2(tmp_product__34_carry_i_4__1[4]),
        .I3(tmp_product__34_carry_i_4__1[5]),
        .I4(reg_258[2]),
        .I5(reg_258[4]),
        .O(tmp_product__22_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__0
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4[4]),
        .I2(reg_258[1]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4[5]),
        .I5(reg_258[4]),
        .O(tmp_product__22_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__1
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__0[4]),
        .I2(reg_258[1]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__0[5]),
        .I5(reg_258[4]),
        .O(tmp_product__22_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__2
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__3[4]),
        .I2(reg_258[1]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__3[5]),
        .I5(reg_258[4]),
        .O(tmp_product__22_carry__0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__3
       (.I0(reg_258[3]),
        .I1(tmp_product__34_carry_i_4__2[4]),
        .I2(reg_258[1]),
        .I3(reg_258[2]),
        .I4(tmp_product__34_carry_i_4__2[5]),
        .I5(reg_258[4]),
        .O(tmp_product__22_carry__0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__4
       (.I0(reg_254[3]),
        .I1(tmp_product__34_carry_i_4__4[4]),
        .I2(reg_254[1]),
        .I3(reg_254[2]),
        .I4(tmp_product__34_carry_i_4__4[5]),
        .I5(reg_254[4]),
        .O(tmp_product__22_carry__0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h60D7FF779F280088)) 
    tmp_product__22_carry__0_i_2__5
       (.I0(reg_254[3]),
        .I1(tmp_product__34_carry_i_4__6[4]),
        .I2(reg_254[1]),
        .I3(reg_254[2]),
        .I4(tmp_product__34_carry_i_4__6[5]),
        .I5(reg_254[4]),
        .O(tmp_product__22_carry__0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h48D7FF5FB72800A0)) 
    tmp_product__22_carry__0_i_2__6
       (.I0(reg_254[3]),
        .I1(reg_254[1]),
        .I2(tmp_product__34_carry_i_4__5[4]),
        .I3(reg_254[2]),
        .I4(tmp_product__34_carry_i_4__5[5]),
        .I5(reg_254[4]),
        .O(tmp_product__22_carry__0_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry__0_i_3
       (.I0(tmp_product__34_carry_i_4__1[5]),
        .I1(reg_258[2]),
        .O(tmp_product__22_carry__0_i_3_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__0
       (.I0(reg_258[3]),
        .I1(reg_258[2]),
        .I2(reg_258[1]),
        .I3(tmp_product__34_carry_i_4__2[4]),
        .I4(tmp_product__34_carry_i_4__2[5]),
        .O(tmp_product__22_carry__0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__1
       (.I0(reg_258[3]),
        .I1(reg_258[2]),
        .I2(reg_258[1]),
        .I3(tmp_product__34_carry_i_4__3[4]),
        .I4(tmp_product__34_carry_i_4__3[5]),
        .O(tmp_product__22_carry__0_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__2
       (.I0(reg_258[3]),
        .I1(reg_258[2]),
        .I2(reg_258[1]),
        .I3(tmp_product__34_carry_i_4__0[4]),
        .I4(tmp_product__34_carry_i_4__0[5]),
        .O(tmp_product__22_carry__0_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__3
       (.I0(reg_258[3]),
        .I1(reg_258[2]),
        .I2(reg_258[1]),
        .I3(tmp_product__34_carry_i_4[4]),
        .I4(tmp_product__34_carry_i_4[5]),
        .O(tmp_product__22_carry__0_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product__22_carry__0_i_3__4
       (.I0(reg_254[2]),
        .I1(tmp_product__34_carry_i_4__5[5]),
        .O(tmp_product__22_carry__0_i_3__4_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__5
       (.I0(reg_254[3]),
        .I1(reg_254[2]),
        .I2(reg_254[1]),
        .I3(tmp_product__34_carry_i_4__6[4]),
        .I4(tmp_product__34_carry_i_4__6[5]),
        .O(tmp_product__22_carry__0_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hA6CCAA00)) 
    tmp_product__22_carry__0_i_3__6
       (.I0(reg_254[3]),
        .I1(reg_254[2]),
        .I2(reg_254[1]),
        .I3(tmp_product__34_carry_i_4__4[4]),
        .I4(tmp_product__34_carry_i_4__4[5]),
        .O(tmp_product__22_carry__0_i_3__6_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
