{
  "family": "MKE15D7",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "MKE15D7": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTMRA_FlashConfig",
              "base": "0x00000400"
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            },
            "FPROT": {
              "offset": "0x0E",
              "size": 8,
              "description": "Non-volatile P-Flash Protection Register"
            },
            "DFPROT": {
              "offset": "0x0F",
              "size": 8,
              "description": "Non-volatile D-Flash Protection Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "FPROT": {
              "FPLS": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "FPLDIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FPHS": {
                "bit": 3,
                "description": "no description available",
                "width": 2
              },
              "FPHDIS": {
                "bit": 5,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "FPOPEN": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "DFPROT": {
              "DPS": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "DPOPEN": {
                "bit": 7,
                "description": "no description available"
              }
            }
          }
        },
        "AIPS": {
          "instances": [
            {
              "name": "AIPS",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRU": {
              "offset": "0x80",
              "size": 32,
              "description": "Peripheral Access Control Register U"
            }
          },
          "bits": {
            "MPRA": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master privilege level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master trusted for writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master trusted for read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRU": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor protect"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 16
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "DCHPRI3": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI2": {
              "offset": "0x101",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI1": {
              "offset": "0x102",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI0": {
              "offset": "0x103",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI7": {
              "offset": "0x104",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI6": {
              "offset": "0x105",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI5": {
              "offset": "0x106",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI4": {
              "offset": "0x107",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI11": {
              "offset": "0x108",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI10": {
              "offset": "0x109",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI9": {
              "offset": "0x10A",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI8": {
              "offset": "0x10B",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI13": {
              "offset": "0x10E",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "DCHPRI12": {
              "offset": "0x10F",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "RESERVED": {
                "bit": 18,
                "description": "no description available",
                "width": 14
              },
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Cancelled Channel Number",
                "width": 4
              },
              "RESERVED": {
                "bit": 17,
                "description": "no description available",
                "width": 14
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Cancelled"
              },
              "VLD": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set enable request",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "RESERVED": {
                "bit": 14,
                "description": "no description available",
                "width": 18
              }
            },
            "DCHPRI3": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI2": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI1": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI0": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI7": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI6": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI5": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI4": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI11": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI10": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI9": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI8": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI13": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "DCHPRI12": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability"
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption"
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination Data Transfer Size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo.",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "RESERVED": {
                "bit": 13,
                "description": "no description available",
                "width": 2
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "no description available",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes"
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Link Channel Number",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 4
              },
              "RESERVED": {
                "bit": 13,
                "description": "no description available",
                "width": 2
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FB": {
          "instances": [
            {
              "name": "FB",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CSAR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip Select Address Register"
            },
            "CSMR%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip Select Mask Register"
            },
            "CSCR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Chip Select Control Register"
            },
            "CSPMCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Chip Select port Multiplexing Control Register"
            }
          },
          "bits": {
            "CSAR%s": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "BA": {
                "bit": 16,
                "description": "Base Address",
                "width": 16
              }
            },
            "CSMR%s": {
              "V": {
                "bit": 0,
                "description": "Valid"
              },
              "RESERVED": {
                "bit": 9,
                "description": "no description available",
                "width": 7
              },
              "WP": {
                "bit": 8,
                "description": "Write Protect"
              },
              "BAM": {
                "bit": 16,
                "description": "Base Address Mask",
                "width": 16
              }
            },
            "CSCR%s": {
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 2
              },
              "BSTW": {
                "bit": 3,
                "description": "Burst-Write Enable"
              },
              "BSTR": {
                "bit": 4,
                "description": "Burst-Read Enable"
              },
              "BEM": {
                "bit": 5,
                "description": "Byte-Enable Mode"
              },
              "PS": {
                "bit": 6,
                "description": "Port Size",
                "width": 2
              },
              "AA": {
                "bit": 8,
                "description": "Auto-Acknowledge Enable"
              },
              "BLS": {
                "bit": 9,
                "description": "Byte-Lane Shift"
              },
              "WS": {
                "bit": 10,
                "description": "Wait States",
                "width": 6
              },
              "WRAH": {
                "bit": 16,
                "description": "Write Address Hold or Deselect",
                "width": 2
              },
              "RDAH": {
                "bit": 18,
                "description": "Read Address Hold or Deselect",
                "width": 2
              },
              "ASET": {
                "bit": 20,
                "description": "Address Setup",
                "width": 2
              },
              "EXTS": {
                "bit": 22,
                "description": "no description available"
              },
              "SWSEN": {
                "bit": 23,
                "description": "Secondary Wait State Enable"
              },
              "SWS": {
                "bit": 26,
                "description": "Secondary Wait States",
                "width": 6
              }
            },
            "CSPMCR": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 12
              },
              "GROUP5": {
                "bit": 12,
                "description": "FlexBus Signal Group 5 Multiplex control",
                "width": 4
              },
              "GROUP4": {
                "bit": 16,
                "description": "FlexBus Signal Group 4 Multiplex control",
                "width": 4
              },
              "GROUP3": {
                "bit": 20,
                "description": "FlexBus Signal Group 3 Multiplex control",
                "width": 4
              },
              "GROUP2": {
                "bit": 24,
                "description": "FlexBus Signal Group 2 Multiplex control",
                "width": 4
              },
              "GROUP1": {
                "bit": 28,
                "description": "FlexBus Signal Group 1 Multiplex control",
                "width": 4
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, slave port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, slave port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 3
              },
              "NRGD": {
                "bit": 8,
                "description": "Number Of Region Descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number Of Slave Ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "SPERR": {
                "bit": 27,
                "description": "Slave Port n Error",
                "width": 5
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error Read/Write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error Attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error Master Number",
                "width": 4
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error Access Control Detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "SRTADDR": {
                "bit": 5,
                "description": "Start Address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "ENDADDR": {
                "bit": 5,
                "description": "End Address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 23,
                "description": "no description available"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access Control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            }
          }
        },
        "IEVENT": {
          "instances": [
            {
              "name": "IEVENT",
              "base": "0x40019000"
            }
          ],
          "registers": {
            "DRL": {
              "offset": "0x00",
              "size": 32,
              "description": "iEvent Data Register: Low"
            },
            "CRL": {
              "offset": "0x80",
              "size": 32,
              "description": "iEvent Control Register: Low"
            },
            "IMXCR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "iEvent Input Mux Configuration Register"
            },
            "BFECR%s": {
              "offset": "0x104",
              "size": 32,
              "description": "iEvent Boolean Function Eva1ation Configuration Register"
            }
          },
          "bits": {
            "DRL": {
              "IN_A0": {
                "bit": 0,
                "description": "Event Inputs {A0}"
              },
              "IN_B0": {
                "bit": 1,
                "description": "Event Inputs {B0}"
              },
              "IN_C0": {
                "bit": 2,
                "description": "Event Inputs {C0}"
              },
              "IN_D0": {
                "bit": 3,
                "description": "Event Inputs {D0}"
              },
              "Output_FSM0": {
                "bit": 4,
                "description": "Output Finite State Machine 0",
                "width": 3
              },
              "Ev_Out0": {
                "bit": 7,
                "description": "Event Output 0"
              },
              "IN_A1": {
                "bit": 8,
                "description": "Event Inputs {A1}"
              },
              "IN_B1": {
                "bit": 9,
                "description": "Event Inputs {B1}"
              },
              "IN_C1": {
                "bit": 10,
                "description": "Event Inputs {C1}"
              },
              "IN_D1": {
                "bit": 11,
                "description": "Event Inputs {D1}"
              },
              "Output_FSM1": {
                "bit": 12,
                "description": "Output Finite State Machine 1",
                "width": 3
              },
              "Ev_Out1": {
                "bit": 15,
                "description": "Event Output 1"
              },
              "IN_A2": {
                "bit": 16,
                "description": "Event Inputs {A2}"
              },
              "IN_B2": {
                "bit": 17,
                "description": "Event Inputs {B2}"
              },
              "IN_C2": {
                "bit": 18,
                "description": "Event Inputs {C2}"
              },
              "IN_D2": {
                "bit": 19,
                "description": "Event Inputs {D2}"
              },
              "Output_FSM2": {
                "bit": 20,
                "description": "Output Finite State Machine 2",
                "width": 3
              },
              "Ev_Out2": {
                "bit": 23,
                "description": "Event Output 2"
              },
              "IN_A3": {
                "bit": 24,
                "description": "Event Inputs {A3}"
              },
              "IN_B3": {
                "bit": 25,
                "description": "Event Inputs {B3}"
              },
              "IN_C3": {
                "bit": 26,
                "description": "Event Inputs {C3}"
              },
              "IN_D3": {
                "bit": 27,
                "description": "Event Inputs {D3}"
              },
              "Output_FSM3": {
                "bit": 28,
                "description": "Output Finite State Machine 3",
                "width": 3
              },
              "Ev_Out3": {
                "bit": 31,
                "description": "Event Output 3"
              }
            },
            "CRL": {
              "Type0": {
                "bit": 0,
                "description": "Output Channel Type 0",
                "width": 2
              },
              "OSE0": {
                "bit": 2,
                "description": "One-Shot Enable 0"
              },
              "DDB0": {
                "bit": 3,
                "description": "Disable Done Broadcast 0"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 3
              },
              "RO0": {
                "bit": 7,
                "description": "Read-Only 0"
              },
              "Type1": {
                "bit": 8,
                "description": "Output Channel Type 1",
                "width": 2
              },
              "OSE1": {
                "bit": 10,
                "description": "One-Shot Enable 1"
              },
              "DDB1": {
                "bit": 11,
                "description": "Disable Done Broadcast 1"
              },
              "RO1": {
                "bit": 15,
                "description": "Read-Only 1"
              },
              "Type2": {
                "bit": 16,
                "description": "Output Channel Type 2",
                "width": 2
              },
              "OSE2": {
                "bit": 18,
                "description": "One-Shot Enable 2"
              },
              "DDB2": {
                "bit": 19,
                "description": "Disable Done Broadcast 2"
              },
              "RO2": {
                "bit": 23,
                "description": "Read-Only 2"
              },
              "Type3": {
                "bit": 24,
                "description": "Output Channel Type 3",
                "width": 2
              },
              "OSE3": {
                "bit": 26,
                "description": "One-Shot Enable 3"
              },
              "DDB3": {
                "bit": 27,
                "description": "Disable Done Broadcast 3"
              },
              "RO3": {
                "bit": 31,
                "description": "Read-Only 3"
              }
            },
            "IMXCR%s": {
              "D_Select": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "C_Select": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              },
              "B_Select": {
                "bit": 16,
                "description": "no description available",
                "width": 4
              },
              "A_Select": {
                "bit": 24,
                "description": "no description available",
                "width": 4
              }
            },
            "BFECR%s": {
              "PT3_DC": {
                "bit": 0,
                "description": "Product Term 3, D input Configuration",
                "width": 2
              },
              "PT3_CC": {
                "bit": 2,
                "description": "Product Term 3, C input Configuration",
                "width": 2
              },
              "PT3_BC": {
                "bit": 4,
                "description": "Product Term 3, B input Configuration",
                "width": 2
              },
              "PT3_AC": {
                "bit": 6,
                "description": "Product Term 3, A input Configuration",
                "width": 2
              },
              "PT2_DC": {
                "bit": 8,
                "description": "Product Term 2, D input Configuration",
                "width": 2
              },
              "PT2_CC": {
                "bit": 10,
                "description": "Product Term 2, C input Configuration",
                "width": 2
              },
              "PT2_BC": {
                "bit": 12,
                "description": "Product Term 2, B input Configuration",
                "width": 2
              },
              "PT2_AC": {
                "bit": 14,
                "description": "Product Term 2, A input Configuration",
                "width": 2
              },
              "PT1_DC": {
                "bit": 16,
                "description": "Product Term 1, D input Configuration",
                "width": 2
              },
              "PT1_CC": {
                "bit": 18,
                "description": "Product Term 1, C input Configuration",
                "width": 2
              },
              "PT1_BC": {
                "bit": 20,
                "description": "Product Term 1, B input Configuration",
                "width": 2
              },
              "PT1_AC": {
                "bit": 22,
                "description": "Product Term 1, A input Configuration",
                "width": 2
              },
              "PT0_DC": {
                "bit": 24,
                "description": "Product Term 0, D input Configuration",
                "width": 2
              },
              "PT0_CC": {
                "bit": 26,
                "description": "Product Term 0, C input Configuration",
                "width": 2
              },
              "PT0_BC": {
                "bit": 28,
                "description": "Product Term 0, B input Configuration",
                "width": 2
              },
              "PT0_AC": {
                "bit": 30,
                "description": "Product Term 0, A input Configuration",
                "width": 2
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            },
            "PFB1CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Bank 1 Control Register"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x110",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x130",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sU": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW0S%sL": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW1S%sU": {
              "offset": "0x220",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW1S%sL": {
              "offset": "0x224",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW2S%sU": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW2S%sL": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            },
            "DATAW3S%sU": {
              "offset": "0x260",
              "size": 32,
              "description": "Cache Data Storage (upper word)"
            },
            "DATAW3S%sL": {
              "offset": "0x264",
              "size": 32,
              "description": "Cache Data Storage (lower word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0SEBE": {
                "bit": 0,
                "description": "Bank 0 Single Entry Buffer Enable"
              },
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0ICE": {
                "bit": 3,
                "description": "Bank 0 Instruction Cache Enable"
              },
              "B0DCE": {
                "bit": 4,
                "description": "Bank 0 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available"
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            },
            "PFB1CR": {
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 9
              },
              "B1MW": {
                "bit": 17,
                "description": "Bank 1 Memory Width",
                "width": 2
              },
              "B1RWSC": {
                "bit": 28,
                "description": "Bank 1 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "RESERVED": {
                "bit": 19,
                "description": "no description available",
                "width": 13
              },
              "tag": {
                "bit": 6,
                "description": "13-bit tag for cache entry",
                "width": 13
              }
            },
            "DATAW0S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sU": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sL": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40023000",
              "irq": 69
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 30
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 29
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40024000"
            }
          ],
          "registers": {
            "CRCLL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_CRCLL register."
            },
            "CRC": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "CRCL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_CRCL register."
            },
            "CRCLU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_CRCLU register."
            },
            "CRCHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_CRCHL register."
            },
            "CRCH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_CRCH register."
            },
            "CRCHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_CRCHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "CRCLL": {
              "CRCLL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRC": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "CRCL": {
              "CRCL": {
                "bit": 0,
                "description": "CRCL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCLU": {
              "CRCLU": {
                "bit": 0,
                "description": "CRCLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCHL": {
              "CRCHL": {
                "bit": 0,
                "description": "CRCHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CRCH": {
              "CRCH": {
                "bit": 0,
                "description": "CRCL stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "CRCHU": {
              "CRCHU": {
                "bit": 0,
                "description": "CRCHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "TCRC": {
                "bit": 24,
                "description": "no description available"
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40025000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 Register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB1": {
          "instances": [
            {
              "name": "PDB1",
              "base": "0x40026000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 Register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB2": {
          "instances": [
            {
              "name": "PDB2",
              "base": "0x40027000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 Register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "PDB3": {
          "instances": [
            {
              "name": "PDB3",
              "base": "0x40028000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay Register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control Register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status Register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 Register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 Register"
            },
            "CHDLY2": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel n Delay 2 Register"
            },
            "CHDLY3": {
              "offset": "0x24",
              "size": 32,
              "description": "Channel n Delay 3 Register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable Register"
            },
            "PODLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay Register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable."
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY2": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CHDLY3": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "PODLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40029000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x4002A000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4002B000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM3": {
          "instances": [
            {
              "name": "FTM3",
              "base": "0x4002C000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 20
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 21
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "RESERVED": {
                "bit": 21,
                "description": "no description available",
                "width": 11
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "no description available"
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "no description available"
              },
              "SWOM": {
                "bit": 10,
                "description": "no description available"
              },
              "SWINVC": {
                "bit": 11,
                "description": "no description available"
              },
              "SWSOC": {
                "bit": 12,
                "description": "no description available"
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "no description available"
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "no description available"
              },
              "HWOM": {
                "bit": 18,
                "description": "no description available"
              },
              "HWINVC": {
                "bit": 19,
                "description": "no description available"
              },
              "HWSOC": {
                "bit": 20,
                "description": "no description available"
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "RESERVED": {
                "bit": 10,
                "description": "no description available",
                "width": 22
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4002D000"
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Status and Control Register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Modulo Register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Counter Register"
            }
          },
          "bits": {
            "SC": {
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              },
              "RTCO": {
                "bit": 4,
                "description": "Real-Time Counter Output"
              },
              "DMAE": {
                "bit": 5,
                "description": "DMA Enable"
              },
              "RTIE": {
                "bit": 6,
                "description": "Real-Time Interrupt Enable"
              },
              "RTIF": {
                "bit": 7,
                "description": "Real-Time Interrupt Flag"
              },
              "RTCPS": {
                "bit": 8,
                "description": "Real-Time Clock Prescaler Select",
                "width": 3
              },
              "RTCLKS": {
                "bit": 14,
                "description": "Real-Time Clock Source Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "RTC Modulo",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "RTC Count",
                "width": 16
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40030000"
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "General Control and Status Register"
            },
            "SCANC": {
              "offset": "0x04",
              "size": 32,
              "description": "SCAN Control Register"
            },
            "PEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Enable Register"
            },
            "CNTR%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Counter Register"
            },
            "THRESHOLD": {
              "offset": "0x120",
              "size": 32,
              "description": "Low Power Channel Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "STPE": {
                "bit": 0,
                "description": "no description available"
              },
              "STM": {
                "bit": 1,
                "description": "Scan Trigger Mode. User is allowed to change this bit when TSI is not working in progress."
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              },
              "ESOR": {
                "bit": 4,
                "description": "End-of-Scan or Out-of-Range Interrupt select"
              },
              "ERIE": {
                "bit": 5,
                "description": "Error Interrupt Enable"
              },
              "TSIIE": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Module Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "SWTS": {
                "bit": 8,
                "description": "Software Trigger Start"
              },
              "SCNIP": {
                "bit": 9,
                "description": "Scan In Progress status"
              },
              "OVRF": {
                "bit": 12,
                "description": "Overrun error Flag. This flag is set when a scan trigger occurs while a scan is still in progress. Write \"1\", when this flag is set, to clear it.."
              },
              "EXTERF": {
                "bit": 13,
                "description": "External Electrode error occurred"
              },
              "OUTRGF": {
                "bit": 14,
                "description": "Out of Range Flag."
              },
              "EOSF": {
                "bit": 15,
                "description": "End of Scan Flag."
              },
              "PS": {
                "bit": 16,
                "description": "Electrode Oscillator prescaler. .",
                "width": 3
              },
              "NSCN": {
                "bit": 19,
                "description": "Number of Consecutive Scans per Electrode electrode.",
                "width": 5
              }
            },
            "SCANC": {
              "AMPSC": {
                "bit": 0,
                "description": "Active Mode Prescaler",
                "width": 3
              },
              "AMCLKS": {
                "bit": 3,
                "description": "Active Mode Clock Source",
                "width": 2
              },
              "RESERVED": {
                "bit": 27,
                "description": "no description available"
              },
              "SMOD": {
                "bit": 8,
                "description": "Scan Module",
                "width": 8
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "External OSC Charge Current select",
                "width": 3
              },
              "DVOLT": {
                "bit": 20,
                "description": "no description available",
                "width": 2
              },
              "REFCHRG": {
                "bit": 24,
                "description": "Ref OSC Charge Current select",
                "width": 3
              },
              "RW": {
                "bit": 28,
                "description": "R/W",
                "width": 4
              }
            },
            "PEN": {
              "PEN0": {
                "bit": 0,
                "description": "Touch Sensing Input Pin Enable Register 0"
              },
              "PEN1": {
                "bit": 1,
                "description": "Touch Sensing Input Pin Enable Register 1"
              },
              "PEN2": {
                "bit": 2,
                "description": "Touch Sensing Input Pin Enable Register 2"
              },
              "PEN3": {
                "bit": 3,
                "description": "Touch Sensing Input Pin Enable Register 3"
              },
              "PEN4": {
                "bit": 4,
                "description": "Touch Sensing Input Pin Enable Register 4"
              },
              "PEN5": {
                "bit": 5,
                "description": "Touch Sensing Input Pin Enable Register 5"
              },
              "PEN6": {
                "bit": 6,
                "description": "Touch Sensing Input Pin Enable Register 6"
              },
              "PEN7": {
                "bit": 7,
                "description": "Touch Sensing Input Pin Enable Register 7"
              },
              "PEN8": {
                "bit": 8,
                "description": "Touch Sensing Input Pin Enable Register 8"
              },
              "PEN9": {
                "bit": 9,
                "description": "Touch Sensing Input Pin Enable Register 9"
              },
              "PEN10": {
                "bit": 10,
                "description": "Touch Sensing Input Pin Enable Register 10"
              },
              "PEN11": {
                "bit": 11,
                "description": "Touch Sensing Input Pin Enable Register 11"
              },
              "PEN12": {
                "bit": 12,
                "description": "Touch Sensing Input Pin Enable Register 12"
              },
              "PEN13": {
                "bit": 13,
                "description": "Touch Sensing Input Pin Enable Register 13"
              },
              "PEN14": {
                "bit": 14,
                "description": "Touch Sensing Input Pin Enable Register 14"
              },
              "PEN15": {
                "bit": 15,
                "description": "Touch Sensing Input Pin Enable Register 15"
              },
              "LPSP": {
                "bit": 16,
                "description": "Low Power Scan Pin",
                "width": 4
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              }
            },
            "CNTR%s": {
              "CNTN1": {
                "bit": 0,
                "description": "TouchSensing Channel n-1 16-bit counter value",
                "width": 16
              },
              "CNTN": {
                "bit": 16,
                "description": "TouchSensing Channel n 16-bit counter value",
                "width": 16
              }
            },
            "THRESHOLD": {
              "HTHH": {
                "bit": 0,
                "description": "Touch Sensing Channel High Threshold value",
                "width": 16
              },
              "LTHH": {
                "bit": 16,
                "description": "Touch Sensing Channel Low Threshold value",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "SOPT2": {
              "offset": "0x04",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT3": {
              "offset": "0x08",
              "size": 32,
              "description": "System Options Register 3"
            },
            "SOPT4": {
              "offset": "0x0C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x10",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT6": {
              "offset": "0x14",
              "size": 32,
              "description": "System Options Register 6"
            },
            "SOPT7": {
              "offset": "0x18",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x24",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC5": {
              "offset": "0x38",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x3C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x40",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x44",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "UIDH": {
              "offset": "0x54",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x58",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x5C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x60",
              "size": 32,
              "description": "Unique Identification Register Low"
            }
          },
          "bits": {
            "SOPT2": {
              "FLLENSTOP4": {
                "bit": 0,
                "description": "no description available"
              },
              "RESETIFE": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 30,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELA13": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELA12": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELA3": {
                "bit": 8,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELA2": {
                "bit": 10,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELE1": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "OBEPADSELE0": {
                "bit": 14,
                "description": "no description available",
                "width": 2
              },
              "FBSL": {
                "bit": 16,
                "description": "FlexBus security level",
                "width": 2
              },
              "TRACECLKSEL": {
                "bit": 18,
                "description": "Debug trace clock select"
              },
              "RAMSIZE": {
                "bit": 21,
                "description": "The RAM size in the device."
              },
              "FSIZE": {
                "bit": 26,
                "description": "The flash size of the device.",
                "width": 2
              },
              "TSIEN": {
                "bit": 28,
                "description": "no description available"
              },
              "MAXCLK": {
                "bit": 29,
                "description": "no description available"
              }
            },
            "SOPT3": {
              "FTM0_PDB": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "FTM1_PDB": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              },
              "FTM2_PDB": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              },
              "FTM3_PDB": {
                "bit": 12,
                "description": "no description available",
                "width": 4
              },
              "FTM_SYNC0": {
                "bit": 16,
                "description": "no description available"
              },
              "FTM_SYNC1": {
                "bit": 17,
                "description": "no description available"
              },
              "FTM_SYNC2": {
                "bit": 18,
                "description": "no description available"
              },
              "FTM_SYNC3": {
                "bit": 19,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FTM0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FTM0 Fault 1 Select"
              },
              "FTM0FLT2": {
                "bit": 2,
                "description": "FTM0 Fault 2 Select"
              },
              "FTM0FLT3": {
                "bit": 3,
                "description": "FTM0 Fault 3 Select"
              },
              "RESERVED": {
                "bit": 28,
                "description": "no description available",
                "width": 4
              },
              "FTM3FLT0": {
                "bit": 12,
                "description": "FTM3 Fault 0 Select"
              },
              "FTM3FLT1": {
                "bit": 13,
                "description": "FTM3 Fault 1 Select"
              },
              "FTM3FLT2": {
                "bit": 14,
                "description": "FTM3 Fault 2 Select"
              },
              "FTM3FLT3": {
                "bit": 15,
                "description": "FTM3 Fault 3 Select"
              },
              "FTM1CH0SRC": {
                "bit": 20,
                "description": "FTM1 channel 0 input capture source select",
                "width": 2
              },
              "FTM2CH0SRC": {
                "bit": 22,
                "description": "FTM2 channel 0 input capture source select",
                "width": 2
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 External Clock Pin Select"
              },
              "FTM1CLKSEL": {
                "bit": 25,
                "description": "FTM1 External Clock Pin Select"
              },
              "FTM2CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 2 External Clock Pin Select"
              },
              "FTM3CLKSEL": {
                "bit": 27,
                "description": "FlexTimer 3 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "UART0TXSRC": {
                "bit": 0,
                "description": "UART 0 transmit data source select",
                "width": 2
              },
              "UART0RXSRC": {
                "bit": 2,
                "description": "UART 0 receive data source select",
                "width": 2
              },
              "UART1TXSRC": {
                "bit": 4,
                "description": "UART 1 transmit data source select",
                "width": 2
              },
              "UART1RXSRC": {
                "bit": 6,
                "description": "UART 1 receive data source select",
                "width": 2
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            },
            "SOPT6": {
              "CLKDIV": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              },
              "CLKOS": {
                "bit": 4,
                "description": "Clock source select",
                "width": 4
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC1TRGSEL": {
                "bit": 4,
                "description": "ADC1 trigger select",
                "width": 4
              },
              "ADC2TRGSEL": {
                "bit": 8,
                "description": "ADC2 trigger select",
                "width": 4
              },
              "ADC3TRGSEL": {
                "bit": 12,
                "description": "ADC3 trigger select",
                "width": 4
              },
              "CMP0WS": {
                "bit": 16,
                "description": "CMP0 windows select",
                "width": 2
              },
              "CMP1WS": {
                "bit": 18,
                "description": "CMP1 windows select",
                "width": 2
              },
              "CMP2WS": {
                "bit": 20,
                "description": "CMP2 windows select",
                "width": 2
              },
              "CMP3WS": {
                "bit": 22,
                "description": "CMP3 windows select",
                "width": 2
              },
              "RESERVED": {
                "bit": 24,
                "description": "no description available",
                "width": 4
              },
              "ADC0ALTTRGEN": {
                "bit": 28,
                "description": "ADC0 alternate trigger enable"
              },
              "ADC1ALTTRGEN": {
                "bit": 29,
                "description": "ADC1 alternate trigger enable"
              },
              "ADC2ALTTRGEN": {
                "bit": 30,
                "description": "ADC2 alternate trigger enable"
              },
              "ADC3ALTTRGEN": {
                "bit": 31,
                "description": "ADC3 alternate trigger enable"
              }
            },
            "SDID": {
              "BOID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "DIEID": {
                "bit": 4,
                "description": "Device family identification",
                "width": 2
              },
              "RESERVED": {
                "bit": 16,
                "description": "no description available",
                "width": 16
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              }
            },
            "SCGC5": {
              "RESERVED": {
                "bit": 20,
                "description": "no description available",
                "width": 12
              },
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "CMT": {
                "bit": 2,
                "description": "CMT Clock Gate Control"
              },
              "IIC0": {
                "bit": 7,
                "description": "IIC0 Clock Gate Control"
              },
              "IIC1": {
                "bit": 8,
                "description": "IIC1 Clock Gate Control"
              },
              "UART0": {
                "bit": 9,
                "description": "UART0 Clock Gate Control"
              },
              "UART1": {
                "bit": 10,
                "description": "UART1 Clock Gate Control"
              },
              "UART2": {
                "bit": 11,
                "description": "UART2 Clock Gate Control"
              },
              "UART3": {
                "bit": 12,
                "description": "UART3 Clock Gate Control"
              },
              "SPI0": {
                "bit": 14,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 15,
                "description": "SPI1 Clock Gate Control"
              },
              "ACMP0": {
                "bit": 16,
                "description": "ACMP0 Clock Gate Control"
              },
              "ACMP1": {
                "bit": 17,
                "description": "ACMP1 Clock Gate Control"
              },
              "ACMP2": {
                "bit": 18,
                "description": "ACMP2 Clock Gate Control"
              },
              "ACMP3": {
                "bit": 19,
                "description": "ACMP3 Clock Gate Control"
              }
            },
            "SCGC6": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMAMUX Clock Gate Control"
              },
              "PIT": {
                "bit": 3,
                "description": "PIT Clock Gate Control"
              },
              "CRC": {
                "bit": 4,
                "description": "CRC Clock Gate Control"
              },
              "PDB0": {
                "bit": 5,
                "description": "PDB0 Clock Gate Control"
              },
              "PDB1": {
                "bit": 6,
                "description": "PDB1 Clock Gate Control"
              },
              "PDB2": {
                "bit": 7,
                "description": "PDB2 Clock Gate Control"
              },
              "PDB3": {
                "bit": 8,
                "description": "PDB3 Clock Gate Control"
              },
              "FTM0": {
                "bit": 9,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 10,
                "description": "FTM1 Clock Gate Control"
              },
              "FTM2": {
                "bit": 11,
                "description": "FTM2 Clock Gate Control"
              },
              "FTM3": {
                "bit": 12,
                "description": "FTM3 Clock Gate Control"
              },
              "RTC": {
                "bit": 13,
                "description": "RTC Clock Gate Control"
              },
              "TSI": {
                "bit": 16,
                "description": "TSI Clock Gate Control"
              },
              "PORTA": {
                "bit": 19,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 20,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 21,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 22,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 23,
                "description": "Port E Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "ADC1": {
                "bit": 28,
                "description": "ADC1 Clock Gate Control"
              },
              "ADC2": {
                "bit": 29,
                "description": "ADC2 Clock Gate Control"
              },
              "ADC3": {
                "bit": 30,
                "description": "ADC3 Clock Gate Control"
              }
            },
            "SCGC7": {
              "FLEXBUS": {
                "bit": 0,
                "description": "FlexBus Clock Gate Control"
              },
              "DMA": {
                "bit": 1,
                "description": "DMA Clock Gate Control"
              },
              "MPU": {
                "bit": 2,
                "description": "MPU Clock Gate Control"
              },
              "IEVT": {
                "bit": 3,
                "description": "IEVT Clock Gate Control"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 28
              }
            },
            "CLKDIV1": {
              "RESERVED": {
                "bit": 30,
                "description": "no description available",
                "width": 2
              },
              "OUTDIV5": {
                "bit": 12,
                "description": "Clock 5 output divider value",
                "width": 2
              },
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 2
              },
              "OUTDIV3": {
                "bit": 20,
                "description": "Clock 3 output divider value",
                "width": 2
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 2
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 2
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification (bits [63:32]",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40033000"
            },
            {
              "name": "PORTB",
              "base": "0x40034000"
            },
            {
              "name": "PORTC",
              "base": "0x40035000"
            },
            {
              "name": "PORTD",
              "base": "0x40036000"
            },
            {
              "name": "PORTE",
              "base": "0x40037000"
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            },
            "DFER": {
              "offset": "0xC0",
              "size": 32,
              "description": "Digital Filter Enable Register"
            },
            "DFCR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Digital Filter Clock Register"
            },
            "DFWR": {
              "offset": "0xC8",
              "size": 32,
              "description": "Digital Filter Width Register"
            }
          },
          "bits": {
            "PCR%s": {
              "RESERVED": {
                "bit": 25,
                "description": "no description available",
                "width": 7
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            },
            "DFER": {
              "DFE": {
                "bit": 0,
                "description": "Digital Filter Enable",
                "width": 32
              }
            },
            "DFCR": {
              "CS": {
                "bit": 0,
                "description": "Clock Source"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 31
              }
            },
            "DFWR": {
              "FILT": {
                "bit": 0,
                "description": "Filter Length",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 27
              }
            }
          }
        },
        "FTMRA": {
          "instances": [
            {
              "name": "FTMRA",
              "base": "0x40039000",
              "irq": 34
            }
          ],
          "registers": {
            "FSEC": {
              "offset": "0x00",
              "size": 8,
              "description": "Flash Security Register"
            },
            "FCLKDIV": {
              "offset": "0x01",
              "size": 8,
              "description": "Flash Clock Divider Register"
            },
            "FECCRIX": {
              "offset": "0x02",
              "size": 8,
              "description": "Flash ECCR Index Register"
            },
            "FCCOBIX": {
              "offset": "0x03",
              "size": 8,
              "description": "Flash Common Command Object Index Register"
            },
            "FERCNFG": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Error Configuration Register"
            },
            "FCNFG": {
              "offset": "0x05",
              "size": 8,
              "description": "Flash Configuration Register"
            },
            "FERSTAT": {
              "offset": "0x06",
              "size": 8,
              "description": "Flash Error Status Register"
            },
            "FSTAT": {
              "offset": "0x07",
              "size": 8,
              "description": "Flash Status Register"
            },
            "DFPROT": {
              "offset": "0x08",
              "size": 8,
              "description": "D-Flash Protection Register"
            },
            "FPROT": {
              "offset": "0x09",
              "size": 8,
              "description": "P-Flash Protection Register"
            },
            "FCCOBLO": {
              "offset": "0x0A",
              "size": 8,
              "description": "Flash Common Command Object Low Register"
            },
            "FCCOBHI": {
              "offset": "0x0B",
              "size": 8,
              "description": "Flash Common Command Object High Register"
            },
            "FECCRLO": {
              "offset": "0x0E",
              "size": 8,
              "description": "Flash ECC Error Results Low Register"
            },
            "FECCRHI": {
              "offset": "0x0F",
              "size": 8,
              "description": "Flash ECC Error Results High Register"
            },
            "FOPT": {
              "offset": "0x11",
              "size": 8,
              "description": "Flash Option Register"
            }
          },
          "bits": {
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "RNV": {
                "bit": 2,
                "description": "Reserved Nonvolatile Bits",
                "width": 4
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FCLKDIV": {
              "FDIV": {
                "bit": 0,
                "description": "Clock Divider Bits",
                "width": 7
              },
              "FDIVLD": {
                "bit": 7,
                "description": "Clock Divider Loaded"
              }
            },
            "FECCRIX": {
              "ECCRIX": {
                "bit": 0,
                "description": "ECC Error Register Index",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "FCCOBIX": {
              "CCOBIX": {
                "bit": 0,
                "description": "Common Command Register Index",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "FERCNFG": {
              "SFDIE": {
                "bit": 0,
                "description": "Single Bit Fault Detect Interrupt Enable"
              },
              "DFDIE": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Enable"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 6
              }
            },
            "FCNFG": {
              "FSFD": {
                "bit": 0,
                "description": "Force Single Bit Fault Detect"
              },
              "FDFD": {
                "bit": 1,
                "description": "Force Double Bit Fault Detect"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "IGNSF": {
                "bit": 4,
                "description": "Ignore Single Bit Fault"
              },
              "ERSAREQ": {
                "bit": 5,
                "description": "Erase All Request"
              },
              "CCIE": {
                "bit": 7,
                "description": "Command Complete Interrupt Enable"
              }
            },
            "FERSTAT": {
              "SFDIF": {
                "bit": 0,
                "description": "Single Bit Fault Detect Interrupt Flag"
              },
              "DFDIF": {
                "bit": 1,
                "description": "Double Bit Fault Detect Interrupt Flag"
              },
              "RESERVED": {
                "bit": 2,
                "description": "no description available",
                "width": 6
              }
            },
            "FSTAT": {
              "MGSTAT": {
                "bit": 0,
                "description": "MGATE Command Completion Status Flag",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "MGBUSY": {
                "bit": 3,
                "description": "MGATE Busy Flag"
              },
              "FPVIOL": {
                "bit": 4,
                "description": "Flash Protection Violation Flag"
              },
              "ACCERR": {
                "bit": 5,
                "description": "Flash Access Error Flag"
              },
              "CCIF": {
                "bit": 7,
                "description": "Command Complete Interrupt Flag"
              }
            },
            "DFPROT": {
              "DPS": {
                "bit": 0,
                "description": "EraseD-Flash Protection Size",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 2
              },
              "DPOPEN": {
                "bit": 7,
                "description": "D-Flash Protection Control"
              }
            },
            "FPROT": {
              "FPLS": {
                "bit": 0,
                "description": "Flash Protection Lower Address Size",
                "width": 2
              },
              "FPLDIS": {
                "bit": 2,
                "description": "Flash Protection Lower Address Range Disable"
              },
              "FPHS": {
                "bit": 3,
                "description": "Flash Protection Higher Address Size",
                "width": 2
              },
              "FPHDIS": {
                "bit": 5,
                "description": "Flash Protection Higher Address Range Disable"
              },
              "RNV": {
                "bit": 6,
                "description": "Reserved Nonvolatile Bit"
              },
              "FPOPEN": {
                "bit": 7,
                "description": "Flash Protection Operation Enable"
              }
            },
            "FCCOBLO": {
              "CCOBn": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FCCOBHI": {
              "CCOBn": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FECCRLO": {
              "ECCR": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FECCRHI": {
              "ECCR": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "FOPT": {
              "NV": {
                "bit": 0,
                "description": "Nonvolatile Bits",
                "width": 8
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x4003A000",
              "irq": 38
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "no description available"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "no description available"
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "no description available"
              },
              "WINEN": {
                "bit": 3,
                "description": "no description available"
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "no description available"
              },
              "DBGEN": {
                "bit": 5,
                "description": "no description available"
              },
              "STOPEN": {
                "bit": 6,
                "description": "no description available"
              },
              "WAITEN": {
                "bit": 7,
                "description": "no description available"
              },
              "STNDBYEN": {
                "bit": 8,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 15,
                "description": "no description available"
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "no description available"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "no description available"
              },
              "BYTESEL": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "no description available"
              }
            },
            "STCTRLL": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 15
              },
              "INTFLG": {
                "bit": 15,
                "description": "no description available"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "no description available",
                "width": 16
              }
            },
            "PRESC": {
              "RESERVED": {
                "bit": 11,
                "description": "no description available",
                "width": 5
              },
              "PRESCVAL": {
                "bit": 8,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000"
            },
            {
              "name": "ADC1",
              "base": "0x4003C000"
            },
            {
              "name": "ADC2",
              "base": "0x4003D000"
            },
            {
              "name": "ADC3",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "SC1": {
              "offset": "0x00",
              "size": 16,
              "description": "Status and Control Register 1"
            },
            "SC2": {
              "offset": "0x02",
              "size": 16,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x04",
              "size": 16,
              "description": "Status and Control Register 3"
            },
            "SC4": {
              "offset": "0x06",
              "size": 16,
              "description": "Status and Control Register 4"
            },
            "R": {
              "offset": "0x08",
              "size": 16,
              "description": "Conversion Result Register"
            },
            "CVA": {
              "offset": "0x0A",
              "size": 16,
              "description": "Compare Value Register A"
            },
            "CVB": {
              "offset": "0x0C",
              "size": 16,
              "description": "Compare Value Register B"
            },
            "APCTL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Pin Control Register"
            }
          },
          "bits": {
            "SC1": {
              "ADCH": {
                "bit": 0,
                "description": "Input Channel Select",
                "width": 5
              },
              "ADCO": {
                "bit": 5,
                "description": "Continuous Conversion Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "SC2": {
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "FFULL": {
                "bit": 2,
                "description": "Result FIFO full"
              },
              "FEMPTY": {
                "bit": 3,
                "description": "Result FIFO empty"
              },
              "ACDSEL": {
                "bit": 4,
                "description": "Compare Data Selection"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion Mode Selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Long Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "SC4": {
              "AFDEP": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              },
              "ACFSEL": {
                "bit": 5,
                "description": "no description available"
              },
              "ASCANE": {
                "bit": 6,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable"
              }
            },
            "R": {
              "ADR": {
                "bit": 0,
                "description": "Conversion Result",
                "width": 16
              }
            },
            "CVA": {
              "VA": {
                "bit": 0,
                "description": "Lower limit compare value",
                "width": 16
              }
            },
            "CVB": {
              "VB": {
                "bit": 0,
                "description": "Upper limit compare value",
                "width": 16
              }
            },
            "APCTL": {
              "ADPC0": {
                "bit": 0,
                "description": "ADC Pin Control 0"
              },
              "ADPC1": {
                "bit": 1,
                "description": "ADC Pin Control 1"
              },
              "ADPC2": {
                "bit": 2,
                "description": "ADC Pin Control 2"
              },
              "ADPC3": {
                "bit": 3,
                "description": "ADC Pin Control 3"
              },
              "ADPC4": {
                "bit": 4,
                "description": "ADC Pin Control 4"
              },
              "ADPC5": {
                "bit": 5,
                "description": "ADC Pin Control 5"
              },
              "ADPC6": {
                "bit": 6,
                "description": "ADC Pin Control 6"
              },
              "ADPC7": {
                "bit": 7,
                "description": "ADC Pin Control 7"
              },
              "ADPC8": {
                "bit": 8,
                "description": "ADC Pin Control 8"
              },
              "ADPC9": {
                "bit": 9,
                "description": "ADC Pin Control 9"
              },
              "ADPC10": {
                "bit": 10,
                "description": "ADC Pin Control 10"
              },
              "ADPC11": {
                "bit": 11,
                "description": "ADC Pin Control 11"
              },
              "RESERVED": {
                "bit": 12,
                "description": "no description available",
                "width": 4
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40042000"
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access Register"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 5
              },
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 7
              }
            }
          }
        },
        "ICS": {
          "instances": [
            {
              "name": "ICS",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "ICS Control Register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "ICS Control Register 2"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "ICS Control Register 3"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "ICS Control Register 4"
            },
            "S": {
              "offset": "0x04",
              "size": 8,
              "description": "ICS Status Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "RDIV": {
                "bit": 3,
                "description": "Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "FRDIV": {
                "bit": 2,
                "description": "Fine Reference Divider",
                "width": 2
              },
              "LP": {
                "bit": 4,
                "description": "Low Power Select"
              },
              "BDIV": {
                "bit": 5,
                "description": "Bus Frequency Divider",
                "width": 3
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "RESERVED": {
                "bit": 1,
                "description": "no description available",
                "width": 4
              },
              "CME": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "RLOLIE": {
                "bit": 6,
                "description": "Loss of Rough Lock Interrupt Enable"
              },
              "FLOLIE": {
                "bit": 7,
                "description": "Loss of Fine Lock Interrupt Enable"
              }
            },
            "S": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 2
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "RLOCK": {
                "bit": 5,
                "description": "Rough Lock Status"
              },
              "FLOCK": {
                "bit": 6,
                "description": "Fine Lock Status"
              },
              "LOLS": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40045000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            }
          },
          "bits": {
            "CR": {
              "OSCINIT": {
                "bit": 0,
                "description": "OSC Initialization"
              },
              "HGO": {
                "bit": 1,
                "description": "High Gain Oscillator Select"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available"
              },
              "OSCOS": {
                "bit": 4,
                "description": "OSC Output Select"
              },
              "OSCSTEN": {
                "bit": 5,
                "description": "OSC Enable in Stop mode"
              },
              "OSCEN": {
                "bit": 7,
                "description": "OSC Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40047000",
              "irq": 40
            },
            {
              "name": "I2C1",
              "base": "0x40048000"
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            }
          },
          "bits": {
            "A1": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 5
              },
              "STOPIE": {
                "bit": 5,
                "description": "I2C Bus Stop Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available"
              },
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40049000"
            },
            {
              "name": "UART1",
              "base": "0x4004A000"
            },
            {
              "name": "UART2",
              "base": "0x4004B000",
              "irq": 65
            },
            {
              "name": "UART3",
              "base": "0x4004C000"
            }
          ],
          "registers": {
            "BDH": {
              "offset": "0x00",
              "size": 8,
              "description": "UART Baud Rate Registers: High"
            },
            "BDL": {
              "offset": "0x01",
              "size": 8,
              "description": "UART Baud Rate Registers: Low"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "UART Control Register 1"
            },
            "C2": {
              "offset": "0x03",
              "size": 8,
              "description": "UART Control Register 2"
            },
            "S1": {
              "offset": "0x04",
              "size": 8,
              "description": "UART Status Register 1"
            },
            "S2": {
              "offset": "0x05",
              "size": 8,
              "description": "UART Status Register 2"
            },
            "C3": {
              "offset": "0x06",
              "size": 8,
              "description": "UART Control Register 3"
            },
            "D": {
              "offset": "0x07",
              "size": 8,
              "description": "UART Data Register"
            },
            "MA1": {
              "offset": "0x08",
              "size": 8,
              "description": "UART Match Address Registers 1"
            },
            "MA2": {
              "offset": "0x09",
              "size": 8,
              "description": "UART Match Address Registers 2"
            },
            "C4": {
              "offset": "0x0A",
              "size": 8,
              "description": "UART Control Register 4"
            },
            "C5": {
              "offset": "0x0B",
              "size": 8,
              "description": "UART Control Register 5"
            },
            "ED": {
              "offset": "0x0C",
              "size": 8,
              "description": "UART Extended Data Register"
            },
            "MODEM": {
              "offset": "0x0D",
              "size": 8,
              "description": "UART Modem Register"
            },
            "IR": {
              "offset": "0x0E",
              "size": 8,
              "description": "UART Infrared Register"
            },
            "PFIFO": {
              "offset": "0x10",
              "size": 8,
              "description": "UART FIFO Parameters"
            },
            "CFIFO": {
              "offset": "0x11",
              "size": 8,
              "description": "UART FIFO Control Register"
            },
            "SFIFO": {
              "offset": "0x12",
              "size": 8,
              "description": "UART FIFO Status Register"
            },
            "TWFIFO": {
              "offset": "0x13",
              "size": 8,
              "description": "UART FIFO Transmit Watermark"
            },
            "TCFIFO": {
              "offset": "0x14",
              "size": 8,
              "description": "UART FIFO Transmit Count"
            },
            "RWFIFO": {
              "offset": "0x15",
              "size": 8,
              "description": "UART FIFO Receive Watermark"
            },
            "RCFIFO": {
              "offset": "0x16",
              "size": 8,
              "description": "UART FIFO Receive Count"
            }
          },
          "bits": {
            "BDH": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "RXEDGIE": {
                "bit": 6,
                "description": "RxD Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt or DMA Request Enable"
              }
            },
            "BDL": {
              "SBR": {
                "bit": 0,
                "description": "UART Baud Rate Bits",
                "width": 8
              }
            },
            "C1": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-bit or 8-bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "UARTSWAI": {
                "bit": 6,
                "description": "UART Stops in Wait Mode"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              }
            },
            "C2": {
              "SBK": {
                "bit": 0,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 4,
                "description": "Idle Line Interrupt DMA Transfer Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receiver Full Interrupt or DMA Transfer Enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission Complete Interrupt or DMA Transfer Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmitter Interrupt or DMA Transfer Enable."
              }
            },
            "S1": {
              "PF": {
                "bit": 0,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 2,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 3,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 4,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 6,
                "description": "Transmit Complete Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Register Empty Flag"
              }
            },
            "S2": {
              "RAF": {
                "bit": 0,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 1,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 2,
                "description": "Break Transmit Character Length"
              },
              "RWUID": {
                "bit": 3,
                "description": "Receive Wakeup Idle Detect"
              },
              "RXINV": {
                "bit": 4,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 5,
                "description": "Most Significant Bit First"
              },
              "RXEDGIF": {
                "bit": 6,
                "description": "RxD Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 7,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "C3": {
              "PEIE": {
                "bit": 0,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 1,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 2,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 3,
                "description": "Overrun Error Interrupt Enable"
              },
              "TXINV": {
                "bit": 4,
                "description": "Transmit Data Inversion."
              },
              "TXDIR": {
                "bit": 5,
                "description": "Transmitter Pin Data Direction in Single-Wire mode"
              },
              "T8": {
                "bit": 6,
                "description": "Transmit Bit 8"
              },
              "R8": {
                "bit": 7,
                "description": "Received Bit 8"
              }
            },
            "D": {
              "RT": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "MA1": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "MA2": {
              "MA": {
                "bit": 0,
                "description": "Match Address",
                "width": 8
              }
            },
            "C4": {
              "BRFA": {
                "bit": 0,
                "description": "Baud Rate Fine Adjust",
                "width": 5
              },
              "M10": {
                "bit": 5,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 6,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 7,
                "description": "Match Address Mode Enable 1"
              }
            },
            "C5": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "LBKDDMAS": {
                "bit": 3,
                "description": "LIN Break Detect DMA Select Bit"
              },
              "ILDMAS": {
                "bit": 4,
                "description": "Idle Line DMA Select"
              },
              "RDMAS": {
                "bit": 5,
                "description": "Receiver Full DMA Select"
              },
              "TCDMAS": {
                "bit": 6,
                "description": "Transmission Complete DMA Select"
              },
              "TDMAS": {
                "bit": 7,
                "description": "Transmitter DMA Select"
              }
            },
            "ED": {
              "RESERVED": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "PARITYE": {
                "bit": 6,
                "description": "no description available"
              },
              "NOISY": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "MODEM": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "RESERVED": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              }
            },
            "IR": {
              "TNP": {
                "bit": 0,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 2,
                "description": "Infrared enable"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "PFIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              }
            },
            "CFIFO": {
              "RXUFE": {
                "bit": 0,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 1,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXOFE": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Enable"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 6,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 7,
                "description": "Transmit FIFO/Buffer Flush"
              }
            },
            "SFIFO": {
              "RXUF": {
                "bit": 0,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 1,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXOF": {
                "bit": 2,
                "description": "Receiver Buffer Overflow Flag"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 3
              },
              "RXEMPT": {
                "bit": 6,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 7,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "TWFIFO": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              }
            },
            "TCFIFO": {
              "TXCOUNT": {
                "bit": 0,
                "description": "Transmit Counter",
                "width": 8
              }
            },
            "RWFIFO": {
              "RXWATER": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 8
              }
            },
            "RCFIFO": {
              "RXCOUNT": {
                "bit": 0,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4004E000",
              "irq": 41
            },
            {
              "name": "SPI1",
              "base": "0x4004F000",
              "irq": 42
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI control register 1"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI control register 2"
            },
            "BR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI baud rate register"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI status register"
            },
            "DH": {
              "offset": "0x04",
              "size": 8,
              "description": "SPI data register high"
            },
            "DL": {
              "offset": "0x05",
              "size": 8,
              "description": "SPI data register low"
            },
            "MH": {
              "offset": "0x06",
              "size": 8,
              "description": "SPI match register high"
            },
            "ML": {
              "offset": "0x07",
              "size": 8,
              "description": "SPI match register low"
            },
            "C3": {
              "offset": "0x08",
              "size": 8,
              "description": "SPI control register 3"
            },
            "CI": {
              "offset": "0x09",
              "size": 8,
              "description": "SPI clear interrupt register"
            }
          },
          "bits": {
            "C1": {
              "LSBFE": {
                "bit": 0,
                "description": "LSB first (shifter direction)"
              },
              "SSOE": {
                "bit": 1,
                "description": "Slave select output enable"
              },
              "CPHA": {
                "bit": 2,
                "description": "Clock phase"
              },
              "CPOL": {
                "bit": 3,
                "description": "Clock polarity"
              },
              "MSTR": {
                "bit": 4,
                "description": "Master/slave mode select"
              },
              "SPTIE": {
                "bit": 5,
                "description": "SPI transmit interrupt enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI system enable"
              },
              "SPIE": {
                "bit": 7,
                "description": "SPI interrupt enable: for SPRF and MODF (when FIFO is not supported or not enabled) or for read FIFO (when FIFO is supported and enabled)"
              }
            },
            "C2": {
              "SPC0": {
                "bit": 0,
                "description": "SPI pin control 0"
              },
              "SPISWAI": {
                "bit": 1,
                "description": "SPI stop in wait mode"
              },
              "RXDMAE": {
                "bit": 2,
                "description": "Receive DMA enable"
              },
              "BIDIROE": {
                "bit": 3,
                "description": "Bidirectional mode output enable"
              },
              "MODFEN": {
                "bit": 4,
                "description": "Master mode-fault function enable"
              },
              "TXDMAE": {
                "bit": 5,
                "description": "Transmit DMA enable"
              },
              "SPIMODE": {
                "bit": 6,
                "description": "SPI 8-bit or 16-bit mode"
              },
              "SPMIE": {
                "bit": 7,
                "description": "SPI match interrupt enable"
              }
            },
            "BR": {
              "SPR": {
                "bit": 0,
                "description": "SPI baud rate divisor",
                "width": 4
              },
              "SPPR": {
                "bit": 4,
                "description": "SPI baud rate prescale divisor",
                "width": 3
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              }
            },
            "S": {
              "RFIFOEF": {
                "bit": 0,
                "description": "SPI read FIFO empty flag"
              },
              "TXFULLF": {
                "bit": 1,
                "description": "Transmit FIFO full flag"
              },
              "TNEAREF": {
                "bit": 2,
                "description": "Transmit FIFO nearly empty flag"
              },
              "RNFULLF": {
                "bit": 3,
                "description": "Receive FIFO nearly full flag"
              },
              "MODF": {
                "bit": 4,
                "description": "Master mode fault flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI transmit buffer empty flag (when FIFO is not supported or not enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)"
              },
              "SPMF": {
                "bit": 6,
                "description": "SPI match flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI read buffer full flag (when FIFO is not supported or not enabled) or SPI read FIFO FULL flag (when FIFO is supported and enabled)"
              }
            },
            "DH": {
              "Bits": {
                "bit": 0,
                "description": "Data (high byte)",
                "width": 8
              }
            },
            "DL": {
              "Bits": {
                "bit": 0,
                "description": "Data (low byte)",
                "width": 8
              }
            },
            "MH": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (high byte)",
                "width": 8
              }
            },
            "ML": {
              "Bits": {
                "bit": 0,
                "description": "Hardware compare value (low byte)",
                "width": 8
              }
            },
            "C3": {
              "FIFOMODE": {
                "bit": 0,
                "description": "FIFO mode enable"
              },
              "RNFULLIEN": {
                "bit": 1,
                "description": "Receive FIFO nearly full interrupt enable"
              },
              "TNEARIEN": {
                "bit": 2,
                "description": "Transmit FIFO nearly empty interrupt enable"
              },
              "INTCLR": {
                "bit": 3,
                "description": "Interrupt clearing mechanism select"
              },
              "RNFULLF_MARK": {
                "bit": 4,
                "description": "Receive FIFO nearly full watermark"
              },
              "TNEAREF_MARK": {
                "bit": 5,
                "description": "Transmit FIFO nearly empty watermark"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            },
            "CI": {
              "SPRFCI": {
                "bit": 0,
                "description": "Receive FIFO full flag clear interrupt"
              },
              "SPTEFCI": {
                "bit": 1,
                "description": "Transmit FIFO empty flag clear interrupt"
              },
              "RNFULLFCI": {
                "bit": 2,
                "description": "Receive FIFO nearly full flag clear interrupt"
              },
              "TNEAREFCI": {
                "bit": 3,
                "description": "Transmit FIFO nearly empty flag clear interrupt"
              },
              "RXFOF": {
                "bit": 4,
                "description": "Receive FIFO overflow flag"
              },
              "TXFOF": {
                "bit": 5,
                "description": "Transmit FIFO overflow flag"
              },
              "RXFERR": {
                "bit": 6,
                "description": "Receive FIFO error flag"
              },
              "TXFERR": {
                "bit": 7,
                "description": "Transmit FIFO error flag"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40050000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            },
            "MUXPE": {
              "offset": "0x06",
              "size": 8,
              "description": "MUX Pin Enable Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "PSEL": {
                "bit": 4,
                "description": "Plus Input MUX Control",
                "width": 2
              }
            },
            "MUXPE": {
              "INPE": {
                "bit": 0,
                "description": "Positive Input Pin Enable",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40051000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            },
            "MUXPE": {
              "offset": "0x06",
              "size": 8,
              "description": "MUX Pin Enable Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "PSEL": {
                "bit": 4,
                "description": "Plus Input MUX Control",
                "width": 2
              }
            },
            "MUXPE": {
              "INPE": {
                "bit": 0,
                "description": "Positive Input Pin Enable",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            }
          }
        },
        "CMP2": {
          "instances": [
            {
              "name": "CMP2",
              "base": "0x40052000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            },
            "MUXPE": {
              "offset": "0x06",
              "size": 8,
              "description": "MUX Pin Enable Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "PSEL": {
                "bit": 4,
                "description": "Plus Input MUX Control",
                "width": 2
              }
            },
            "MUXPE": {
              "INPE": {
                "bit": 0,
                "description": "Positive Input Pin Enable",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            }
          }
        },
        "CMP3": {
          "instances": [
            {
              "name": "CMP3",
              "base": "0x40053000"
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            },
            "MUXPE": {
              "offset": "0x06",
              "size": 8,
              "description": "MUX Pin Enable Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input MUX Control",
                "width": 2
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "PSEL": {
                "bit": 4,
                "description": "Plus Input MUX Control",
                "width": 2
              }
            },
            "MUXPE": {
              "INPE": {
                "bit": 0,
                "description": "Positive Input Pin Enable",
                "width": 3
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x40054000",
              "irq": 36
            }
          ],
          "registers": {
            "SPMSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "System Power Management Status and Control 1 Register"
            },
            "SPMSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "System Power Management Status and Control 2 Register"
            }
          },
          "bits": {
            "SPMSC1": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "BGBDS": {
                "bit": 1,
                "description": "Bandgap Buffer Drive Select"
              },
              "LVDE": {
                "bit": 2,
                "description": "Low-Voltage Detect Enable"
              },
              "LVDSE": {
                "bit": 3,
                "description": "Low-Voltage Detect Stop Enable"
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "SPMSC2": {
              "RESERVED": {
                "bit": 7,
                "description": "no description available"
              },
              "LVWV": {
                "bit": 4,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVDV": {
                "bit": 6,
                "description": "Low-Voltage Detect Voltage Select"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x40056000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "SMC Power Mode Protection Register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "SMC Power Mode Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "SMC Power Mode Status Register"
            }
          },
          "bits": {
            "PMPROT": {
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very Low Power Stop Mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              }
            },
            "PMSTAT": {
              "RUN": {
                "bit": 0,
                "description": "CurrCurrent Power mode is run"
              },
              "STOP": {
                "bit": 1,
                "description": "Current Power mode is STOP"
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              },
              "VLPS": {
                "bit": 4,
                "description": "Current Power mode is VLPS"
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x40057000"
            }
          ],
          "registers": {
            "SRSL": {
              "offset": "0x00",
              "size": 8,
              "description": "RCM System Reset Status Low Register"
            },
            "SRSH": {
              "offset": "0x01",
              "size": 8,
              "description": "RCM System Reset Status High Register"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "RCM RESETb Pin Filter Control Register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "RCM RESETb Pin Filter Width Register"
            }
          },
          "bits": {
            "SRSL": {
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 2
              },
              "LVD": {
                "bit": 1,
                "description": "Low Voltage Detect"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss Of Clock Reset"
              },
              "COP": {
                "bit": 5,
                "description": "COP Watchdog Reset"
              },
              "PIN": {
                "bit": 6,
                "description": "External RESETb Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power On Reset"
              }
            },
            "SRSH": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG Reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "CPU LOCKUP Reset"
              },
              "SW": {
                "bit": 2,
                "description": "Software Reset"
              },
              "MDMAP": {
                "bit": 3,
                "description": "MDM-AP system reset request"
              },
              "RESERVED": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Modes"
              },
              "RESERVED": {
                "bit": 3,
                "description": "no description available",
                "width": 5
              }
            },
            "RPFW": {
              "RSTFLTSS": {
                "bit": 0,
                "description": "RESETb Pin bus clock filter width",
                "width": 5
              },
              "RESERVED": {
                "bit": 5,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "PTA": {
          "instances": [
            {
              "name": "PTA",
              "base": "0x4007F000",
              "irq": 75
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTB": {
          "instances": [
            {
              "name": "PTB",
              "base": "0x4007F040",
              "irq": 76
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTC": {
          "instances": [
            {
              "name": "PTC",
              "base": "0x4007F080",
              "irq": 77
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTD": {
          "instances": [
            {
              "name": "PTD",
              "base": "0x4007F0C0",
              "irq": 78
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "PTE": {
          "instances": [
            {
              "name": "PTE",
              "base": "0x4007F100",
              "irq": 79
            }
          ],
          "registers": {
            "PDOR": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Data Output Register"
            },
            "PSOR": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Set Output Register"
            },
            "PCOR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Clear Output Register"
            },
            "PTOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Toggle Output Register"
            },
            "PDIR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Data Input Register"
            },
            "PDDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Data Direction Register"
            }
          },
          "bits": {
            "PDOR": {
              "PDO": {
                "bit": 0,
                "description": "Port Data Output",
                "width": 32
              }
            },
            "PSOR": {
              "PTSO": {
                "bit": 0,
                "description": "Port Set Output",
                "width": 32
              }
            },
            "PCOR": {
              "PTCO": {
                "bit": 0,
                "description": "Port Clear Output",
                "width": 32
              }
            },
            "PTOR": {
              "PTTO": {
                "bit": 0,
                "description": "Port Toggle Output",
                "width": 32
              }
            },
            "PDIR": {
              "PDI": {
                "bit": 0,
                "description": "Port Data Input",
                "width": 32
              }
            },
            "PDDR": {
              "PDD": {
                "bit": 0,
                "description": "Port Data Direction",
                "width": 32
              }
            }
          }
        },
        "SystemControl": {
          "instances": [
            {
              "name": "SystemControl",
              "base": "0xE000E000",
              "irq": 3
            }
          ],
          "registers": {
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register,"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control and State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt and Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration and Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handler Priority Register 1"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handler Priority Register 2"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handler Priority Register 3"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Registers"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "HardFault Status register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "MemManage Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "BusFault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            }
          },
          "bits": {
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disables interruption of multi-cycle instructions."
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disables write buffer use during default memory map accesses."
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disables folding of IT instructions."
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Indicates patch release: 0x0 = Patch 0",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Indicates part number",
                "width": 12
              },
              "RESERVED": {
                "bit": 19,
                "description": "(Constant) Reads as 1"
              },
              "VARIANT": {
                "bit": 20,
                "description": "Indicates processor revision: 0x2 = Revision 2",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementer code",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active exception number",
                "width": 9
              },
              "RESERVED": {
                "bit": 30,
                "description": "Reserved"
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "no description available"
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Exception number of the highest priority pending enabled exception",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "no description available"
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "no description available"
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "no description available"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "no description available"
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "no description available"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "no description available"
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "VTOR": {
              "RESERVED": {
                "bit": 6,
                "description": "Reserved"
              },
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset",
                "width": 25
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "no description available"
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "no description available"
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 14,
                "description": "Reserved"
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. This field determines the split of group priority from subpriority.",
                "width": 3
              },
              "ENDIANNESS": {
                "bit": 15,
                "description": "no description available"
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key",
                "width": 16
              }
            },
            "SCR": {
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "no description available"
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "no description available"
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "CCR": {
              "NONBASETHRDENA": {
                "bit": 0,
                "description": "no description available"
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "Enables unprivileged software access to the STIR"
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Enables unaligned access traps"
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Indicates stack alignment on exception entry"
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4, MemManage",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5, BusFault",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6, UsageFault",
                "width": 8
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "SHPR2": {
              "RESERVED": {
                "bit": 23,
                "description": "Reserved"
              },
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11, SVCall",
                "width": 8
              }
            },
            "SHPR3": {
              "RESERVED": {
                "bit": 15,
                "description": "Reserved"
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14, PendSV",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15, SysTick exception",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "no description available"
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "no description available"
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "no description available"
              },
              "MONITORACT": {
                "bit": 8,
                "description": "no description available"
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "no description available"
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "no description available"
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "no description available"
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "no description available"
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "no description available"
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "no description available"
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "no description available"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "no description available"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "no description available"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "no description available"
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "no description available"
              },
              "MSTKERR": {
                "bit": 4,
                "description": "no description available"
              },
              "MLSPERR": {
                "bit": 5,
                "description": "no description available"
              },
              "MMARVALID": {
                "bit": 7,
                "description": "no description available"
              },
              "IBUSERR": {
                "bit": 8,
                "description": "no description available"
              },
              "PRECISERR": {
                "bit": 9,
                "description": "no description available"
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "no description available"
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "no description available"
              },
              "STKERR": {
                "bit": 12,
                "description": "no description available"
              },
              "LSPERR": {
                "bit": 13,
                "description": "no description available"
              },
              "BFARVALID": {
                "bit": 15,
                "description": "no description available"
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "no description available"
              },
              "INVSTATE": {
                "bit": 17,
                "description": "no description available"
              },
              "INVPC": {
                "bit": 18,
                "description": "no description available"
              },
              "NOCP": {
                "bit": 19,
                "description": "no description available"
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "no description available"
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "no description available"
              }
            },
            "HFSR": {
              "RESERVED": {
                "bit": 29,
                "description": "Reserved"
              },
              "VECTTBL": {
                "bit": 1,
                "description": "no description available"
              },
              "FORCED": {
                "bit": 30,
                "description": "no description available"
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "no description available"
              },
              "BKPT": {
                "bit": 1,
                "description": "no description available"
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "no description available"
              },
              "VCATCH": {
                "bit": 3,
                "description": "no description available"
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 31,
                "description": "Reserved"
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of MemManage fault location",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address of the BusFault location",
                "width": 32
              }
            },
            "AFSR": {
              "AUXFAULT": {
                "bit": 0,
                "description": "Latched version of the AUXFAULT inputs",
                "width": 32
              }
            }
          }
        },
        "SysTick": {
          "instances": [
            {
              "name": "SysTick",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "no description available"
              },
              "TICKINT": {
                "bit": 1,
                "description": "no description available"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "no description available"
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "no description available"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0",
                "width": 24
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed",
                "width": 24
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Reload value to use for 10ms timing",
                "width": 24
              },
              "RESERVED": {
                "bit": 29,
                "description": "no description available"
              },
              "SKEW": {
                "bit": 30,
                "description": "no description available"
              },
              "NOREF": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            }
          ],
          "registers": {
            "NVICISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set Enable Register n"
            },
            "NVICICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear Enable Register n"
            },
            "NVICISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set Pending Register n"
            },
            "NVICICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICICPR3": {
              "offset": "0x18C",
              "size": 32,
              "description": "Interrupt Clear Pending Register n"
            },
            "NVICIABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active bit Register n"
            },
            "NVICIP0": {
              "offset": "0x300",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP1": {
              "offset": "0x301",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP2": {
              "offset": "0x302",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP3": {
              "offset": "0x303",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP4": {
              "offset": "0x304",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP5": {
              "offset": "0x305",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP6": {
              "offset": "0x306",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP7": {
              "offset": "0x307",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP8": {
              "offset": "0x308",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP9": {
              "offset": "0x309",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP10": {
              "offset": "0x30A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP11": {
              "offset": "0x30B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP12": {
              "offset": "0x30C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP13": {
              "offset": "0x30D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP14": {
              "offset": "0x30E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP15": {
              "offset": "0x30F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP16": {
              "offset": "0x310",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP17": {
              "offset": "0x311",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP18": {
              "offset": "0x312",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP19": {
              "offset": "0x313",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP20": {
              "offset": "0x314",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP21": {
              "offset": "0x315",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP22": {
              "offset": "0x316",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP23": {
              "offset": "0x317",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP24": {
              "offset": "0x318",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP25": {
              "offset": "0x319",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP26": {
              "offset": "0x31A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP27": {
              "offset": "0x31B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP28": {
              "offset": "0x31C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP29": {
              "offset": "0x31D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP30": {
              "offset": "0x31E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP31": {
              "offset": "0x31F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP32": {
              "offset": "0x320",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP33": {
              "offset": "0x321",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP34": {
              "offset": "0x322",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP35": {
              "offset": "0x323",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP36": {
              "offset": "0x324",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP37": {
              "offset": "0x325",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP38": {
              "offset": "0x326",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP39": {
              "offset": "0x327",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP40": {
              "offset": "0x328",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP41": {
              "offset": "0x329",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP42": {
              "offset": "0x32A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP43": {
              "offset": "0x32B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP44": {
              "offset": "0x32C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP45": {
              "offset": "0x32D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP46": {
              "offset": "0x32E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP47": {
              "offset": "0x32F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP48": {
              "offset": "0x330",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP49": {
              "offset": "0x331",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP50": {
              "offset": "0x332",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP51": {
              "offset": "0x333",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP52": {
              "offset": "0x334",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP53": {
              "offset": "0x335",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP54": {
              "offset": "0x336",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP55": {
              "offset": "0x337",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP56": {
              "offset": "0x338",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP57": {
              "offset": "0x339",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP58": {
              "offset": "0x33A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP59": {
              "offset": "0x33B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP60": {
              "offset": "0x33C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP61": {
              "offset": "0x33D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP62": {
              "offset": "0x33E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP63": {
              "offset": "0x33F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP64": {
              "offset": "0x340",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP65": {
              "offset": "0x341",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP66": {
              "offset": "0x342",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP67": {
              "offset": "0x343",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP68": {
              "offset": "0x344",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP69": {
              "offset": "0x345",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP70": {
              "offset": "0x346",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP71": {
              "offset": "0x347",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP72": {
              "offset": "0x348",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP73": {
              "offset": "0x349",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP74": {
              "offset": "0x34A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP75": {
              "offset": "0x34B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP76": {
              "offset": "0x34C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP77": {
              "offset": "0x34D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP78": {
              "offset": "0x34E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP79": {
              "offset": "0x34F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP80": {
              "offset": "0x350",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP81": {
              "offset": "0x351",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP82": {
              "offset": "0x352",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP83": {
              "offset": "0x353",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP84": {
              "offset": "0x354",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP85": {
              "offset": "0x355",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP86": {
              "offset": "0x356",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP87": {
              "offset": "0x357",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP88": {
              "offset": "0x358",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP89": {
              "offset": "0x359",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP90": {
              "offset": "0x35A",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP91": {
              "offset": "0x35B",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP92": {
              "offset": "0x35C",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP93": {
              "offset": "0x35D",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP94": {
              "offset": "0x35E",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP95": {
              "offset": "0x35F",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP96": {
              "offset": "0x360",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP97": {
              "offset": "0x361",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP98": {
              "offset": "0x362",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP99": {
              "offset": "0x363",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP100": {
              "offset": "0x364",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP101": {
              "offset": "0x365",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP102": {
              "offset": "0x366",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP103": {
              "offset": "0x367",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP104": {
              "offset": "0x368",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICIP105": {
              "offset": "0x369",
              "size": 8,
              "description": "Interrupt Priority Register n"
            },
            "NVICSTIR": {
              "offset": "0xE00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            }
          },
          "bits": {
            "NVICISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER2": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICISER3": {
              "SETENA": {
                "bit": 0,
                "description": "Interrupt set enable bits",
                "width": 32
              }
            },
            "NVICICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICICER3": {
              "CLRENA": {
                "bit": 0,
                "description": "Interrupt clear-enable bits",
                "width": 32
              }
            },
            "NVICISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICISPR3": {
              "SETPEND": {
                "bit": 0,
                "description": "Interrupt set-pending bits",
                "width": 32
              }
            },
            "NVICICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICICPR3": {
              "CLRPEND": {
                "bit": 0,
                "description": "Interrupt clear-pending bits",
                "width": 32
              }
            },
            "NVICIABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIABR3": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags",
                "width": 32
              }
            },
            "NVICIP0": {
              "PRI0": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              }
            },
            "NVICIP1": {
              "PRI1": {
                "bit": 0,
                "description": "Priority of interrupt 1",
                "width": 8
              }
            },
            "NVICIP2": {
              "PRI2": {
                "bit": 0,
                "description": "Priority of interrupt 2",
                "width": 8
              }
            },
            "NVICIP3": {
              "PRI3": {
                "bit": 0,
                "description": "Priority of interrupt 3",
                "width": 8
              }
            },
            "NVICIP4": {
              "PRI4": {
                "bit": 0,
                "description": "Priority of interrupt 4",
                "width": 8
              }
            },
            "NVICIP5": {
              "PRI5": {
                "bit": 0,
                "description": "Priority of interrupt 5",
                "width": 8
              }
            },
            "NVICIP6": {
              "PRI6": {
                "bit": 0,
                "description": "Priority of interrupt 6",
                "width": 8
              }
            },
            "NVICIP7": {
              "PRI7": {
                "bit": 0,
                "description": "Priority of interrupt 7",
                "width": 8
              }
            },
            "NVICIP8": {
              "PRI8": {
                "bit": 0,
                "description": "Priority of interrupt 8",
                "width": 8
              }
            },
            "NVICIP9": {
              "PRI9": {
                "bit": 0,
                "description": "Priority of interrupt 9",
                "width": 8
              }
            },
            "NVICIP10": {
              "PRI10": {
                "bit": 0,
                "description": "Priority of interrupt 10",
                "width": 8
              }
            },
            "NVICIP11": {
              "PRI11": {
                "bit": 0,
                "description": "Priority of interrupt 11",
                "width": 8
              }
            },
            "NVICIP12": {
              "PRI12": {
                "bit": 0,
                "description": "Priority of interrupt 12",
                "width": 8
              }
            },
            "NVICIP13": {
              "PRI13": {
                "bit": 0,
                "description": "Priority of interrupt 13",
                "width": 8
              }
            },
            "NVICIP14": {
              "PRI14": {
                "bit": 0,
                "description": "Priority of interrupt 14",
                "width": 8
              }
            },
            "NVICIP15": {
              "PRI15": {
                "bit": 0,
                "description": "Priority of interrupt 15",
                "width": 8
              }
            },
            "NVICIP16": {
              "PRI16": {
                "bit": 0,
                "description": "Priority of interrupt 16",
                "width": 8
              }
            },
            "NVICIP17": {
              "PRI17": {
                "bit": 0,
                "description": "Priority of interrupt 17",
                "width": 8
              }
            },
            "NVICIP18": {
              "PRI18": {
                "bit": 0,
                "description": "Priority of interrupt 18",
                "width": 8
              }
            },
            "NVICIP19": {
              "PRI19": {
                "bit": 0,
                "description": "Priority of interrupt 19",
                "width": 8
              }
            },
            "NVICIP20": {
              "PRI20": {
                "bit": 0,
                "description": "Priority of interrupt 20",
                "width": 8
              }
            },
            "NVICIP21": {
              "PRI21": {
                "bit": 0,
                "description": "Priority of interrupt 21",
                "width": 8
              }
            },
            "NVICIP22": {
              "PRI22": {
                "bit": 0,
                "description": "Priority of interrupt 22",
                "width": 8
              }
            },
            "NVICIP23": {
              "PRI23": {
                "bit": 0,
                "description": "Priority of interrupt 23",
                "width": 8
              }
            },
            "NVICIP24": {
              "PRI24": {
                "bit": 0,
                "description": "Priority of interrupt 24",
                "width": 8
              }
            },
            "NVICIP25": {
              "PRI25": {
                "bit": 0,
                "description": "Priority of interrupt 25",
                "width": 8
              }
            },
            "NVICIP26": {
              "PRI26": {
                "bit": 0,
                "description": "Priority of interrupt 26",
                "width": 8
              }
            },
            "NVICIP27": {
              "PRI27": {
                "bit": 0,
                "description": "Priority of interrupt 27",
                "width": 8
              }
            },
            "NVICIP28": {
              "PRI28": {
                "bit": 0,
                "description": "Priority of interrupt 28",
                "width": 8
              }
            },
            "NVICIP29": {
              "PRI29": {
                "bit": 0,
                "description": "Priority of interrupt 29",
                "width": 8
              }
            },
            "NVICIP30": {
              "PRI30": {
                "bit": 0,
                "description": "Priority of interrupt 30",
                "width": 8
              }
            },
            "NVICIP31": {
              "PRI31": {
                "bit": 0,
                "description": "Priority of interrupt 31",
                "width": 8
              }
            },
            "NVICIP32": {
              "PRI32": {
                "bit": 0,
                "description": "Priority of interrupt 32",
                "width": 8
              }
            },
            "NVICIP33": {
              "PRI33": {
                "bit": 0,
                "description": "Priority of interrupt 33",
                "width": 8
              }
            },
            "NVICIP34": {
              "PRI34": {
                "bit": 0,
                "description": "Priority of interrupt 34",
                "width": 8
              }
            },
            "NVICIP35": {
              "PRI35": {
                "bit": 0,
                "description": "Priority of interrupt 35",
                "width": 8
              }
            },
            "NVICIP36": {
              "PRI36": {
                "bit": 0,
                "description": "Priority of interrupt 36",
                "width": 8
              }
            },
            "NVICIP37": {
              "PRI37": {
                "bit": 0,
                "description": "Priority of interrupt 37",
                "width": 8
              }
            },
            "NVICIP38": {
              "PRI38": {
                "bit": 0,
                "description": "Priority of interrupt 38",
                "width": 8
              }
            },
            "NVICIP39": {
              "PRI39": {
                "bit": 0,
                "description": "Priority of interrupt 39",
                "width": 8
              }
            },
            "NVICIP40": {
              "PRI40": {
                "bit": 0,
                "description": "Priority of interrupt 40",
                "width": 8
              }
            },
            "NVICIP41": {
              "PRI41": {
                "bit": 0,
                "description": "Priority of interrupt 41",
                "width": 8
              }
            },
            "NVICIP42": {
              "PRI42": {
                "bit": 0,
                "description": "Priority of interrupt 42",
                "width": 8
              }
            },
            "NVICIP43": {
              "PRI43": {
                "bit": 0,
                "description": "Priority of interrupt 43",
                "width": 8
              }
            },
            "NVICIP44": {
              "PRI44": {
                "bit": 0,
                "description": "Priority of interrupt 44",
                "width": 8
              }
            },
            "NVICIP45": {
              "PRI45": {
                "bit": 0,
                "description": "Priority of interrupt 45",
                "width": 8
              }
            },
            "NVICIP46": {
              "PRI46": {
                "bit": 0,
                "description": "Priority of interrupt 46",
                "width": 8
              }
            },
            "NVICIP47": {
              "PRI47": {
                "bit": 0,
                "description": "Priority of interrupt 47",
                "width": 8
              }
            },
            "NVICIP48": {
              "PRI48": {
                "bit": 0,
                "description": "Priority of interrupt 48",
                "width": 8
              }
            },
            "NVICIP49": {
              "PRI49": {
                "bit": 0,
                "description": "Priority of interrupt 49",
                "width": 8
              }
            },
            "NVICIP50": {
              "PRI50": {
                "bit": 0,
                "description": "Priority of interrupt 50",
                "width": 8
              }
            },
            "NVICIP51": {
              "PRI51": {
                "bit": 0,
                "description": "Priority of interrupt 51",
                "width": 8
              }
            },
            "NVICIP52": {
              "PRI52": {
                "bit": 0,
                "description": "Priority of interrupt 52",
                "width": 8
              }
            },
            "NVICIP53": {
              "PRI53": {
                "bit": 0,
                "description": "Priority of interrupt 53",
                "width": 8
              }
            },
            "NVICIP54": {
              "PRI54": {
                "bit": 0,
                "description": "Priority of interrupt 54",
                "width": 8
              }
            },
            "NVICIP55": {
              "PRI55": {
                "bit": 0,
                "description": "Priority of interrupt 55",
                "width": 8
              }
            },
            "NVICIP56": {
              "PRI56": {
                "bit": 0,
                "description": "Priority of interrupt 56",
                "width": 8
              }
            },
            "NVICIP57": {
              "PRI57": {
                "bit": 0,
                "description": "Priority of interrupt 57",
                "width": 8
              }
            },
            "NVICIP58": {
              "PRI58": {
                "bit": 0,
                "description": "Priority of interrupt 58",
                "width": 8
              }
            },
            "NVICIP59": {
              "PRI59": {
                "bit": 0,
                "description": "Priority of interrupt 59",
                "width": 8
              }
            },
            "NVICIP60": {
              "PRI60": {
                "bit": 0,
                "description": "Priority of interrupt 60",
                "width": 8
              }
            },
            "NVICIP61": {
              "PRI61": {
                "bit": 0,
                "description": "Priority of interrupt 61",
                "width": 8
              }
            },
            "NVICIP62": {
              "PRI62": {
                "bit": 0,
                "description": "Priority of interrupt 62",
                "width": 8
              }
            },
            "NVICIP63": {
              "PRI63": {
                "bit": 0,
                "description": "Priority of interrupt 63",
                "width": 8
              }
            },
            "NVICIP64": {
              "PRI64": {
                "bit": 0,
                "description": "Priority of interrupt 64",
                "width": 8
              }
            },
            "NVICIP65": {
              "PRI65": {
                "bit": 0,
                "description": "Priority of interrupt 65",
                "width": 8
              }
            },
            "NVICIP66": {
              "PRI66": {
                "bit": 0,
                "description": "Priority of interrupt 66",
                "width": 8
              }
            },
            "NVICIP67": {
              "PRI67": {
                "bit": 0,
                "description": "Priority of interrupt 67",
                "width": 8
              }
            },
            "NVICIP68": {
              "PRI68": {
                "bit": 0,
                "description": "Priority of interrupt 68",
                "width": 8
              }
            },
            "NVICIP69": {
              "PRI69": {
                "bit": 0,
                "description": "Priority of interrupt 69",
                "width": 8
              }
            },
            "NVICIP70": {
              "PRI70": {
                "bit": 0,
                "description": "Priority of interrupt 70",
                "width": 8
              }
            },
            "NVICIP71": {
              "PRI71": {
                "bit": 0,
                "description": "Priority of interrupt 71",
                "width": 8
              }
            },
            "NVICIP72": {
              "PRI72": {
                "bit": 0,
                "description": "Priority of interrupt 72",
                "width": 8
              }
            },
            "NVICIP73": {
              "PRI73": {
                "bit": 0,
                "description": "Priority of interrupt 73",
                "width": 8
              }
            },
            "NVICIP74": {
              "PRI74": {
                "bit": 0,
                "description": "Priority of interrupt 74",
                "width": 8
              }
            },
            "NVICIP75": {
              "PRI75": {
                "bit": 0,
                "description": "Priority of interrupt 75",
                "width": 8
              }
            },
            "NVICIP76": {
              "PRI76": {
                "bit": 0,
                "description": "Priority of interrupt 76",
                "width": 8
              }
            },
            "NVICIP77": {
              "PRI77": {
                "bit": 0,
                "description": "Priority of interrupt 77",
                "width": 8
              }
            },
            "NVICIP78": {
              "PRI78": {
                "bit": 0,
                "description": "Priority of interrupt 78",
                "width": 8
              }
            },
            "NVICIP79": {
              "PRI79": {
                "bit": 0,
                "description": "Priority of interrupt 79",
                "width": 8
              }
            },
            "NVICIP80": {
              "PRI80": {
                "bit": 0,
                "description": "Priority of interrupt 80",
                "width": 8
              }
            },
            "NVICIP81": {
              "PRI81": {
                "bit": 0,
                "description": "Priority of interrupt 81",
                "width": 8
              }
            },
            "NVICIP82": {
              "PRI82": {
                "bit": 0,
                "description": "Priority of interrupt 82",
                "width": 8
              }
            },
            "NVICIP83": {
              "PRI83": {
                "bit": 0,
                "description": "Priority of interrupt 83",
                "width": 8
              }
            },
            "NVICIP84": {
              "PRI84": {
                "bit": 0,
                "description": "Priority of interrupt 84",
                "width": 8
              }
            },
            "NVICIP85": {
              "PRI85": {
                "bit": 0,
                "description": "Priority of interrupt 85",
                "width": 8
              }
            },
            "NVICIP86": {
              "PRI86": {
                "bit": 0,
                "description": "Priority of interrupt 86",
                "width": 8
              }
            },
            "NVICIP87": {
              "PRI87": {
                "bit": 0,
                "description": "Priority of interrupt 87",
                "width": 8
              }
            },
            "NVICIP88": {
              "PRI88": {
                "bit": 0,
                "description": "Priority of interrupt 88",
                "width": 8
              }
            },
            "NVICIP89": {
              "PRI89": {
                "bit": 0,
                "description": "Priority of interrupt 89",
                "width": 8
              }
            },
            "NVICIP90": {
              "PRI90": {
                "bit": 0,
                "description": "Priority of interrupt 90",
                "width": 8
              }
            },
            "NVICIP91": {
              "PRI91": {
                "bit": 0,
                "description": "Priority of interrupt 91",
                "width": 8
              }
            },
            "NVICIP92": {
              "PRI92": {
                "bit": 0,
                "description": "Priority of interrupt 92",
                "width": 8
              }
            },
            "NVICIP93": {
              "PRI93": {
                "bit": 0,
                "description": "Priority of interrupt 93",
                "width": 8
              }
            },
            "NVICIP94": {
              "PRI94": {
                "bit": 0,
                "description": "Priority of interrupt 94",
                "width": 8
              }
            },
            "NVICIP95": {
              "PRI95": {
                "bit": 0,
                "description": "Priority of interrupt 95",
                "width": 8
              }
            },
            "NVICIP96": {
              "PRI96": {
                "bit": 0,
                "description": "Priority of interrupt 96",
                "width": 8
              }
            },
            "NVICIP97": {
              "PRI97": {
                "bit": 0,
                "description": "Priority of interrupt 97",
                "width": 8
              }
            },
            "NVICIP98": {
              "PRI98": {
                "bit": 0,
                "description": "Priority of interrupt 98",
                "width": 8
              }
            },
            "NVICIP99": {
              "PRI99": {
                "bit": 0,
                "description": "Priority of interrupt 99",
                "width": 8
              }
            },
            "NVICIP100": {
              "PRI100": {
                "bit": 0,
                "description": "Priority of interrupt 100",
                "width": 8
              }
            },
            "NVICIP101": {
              "PRI101": {
                "bit": 0,
                "description": "Priority of interrupt 101",
                "width": 8
              }
            },
            "NVICIP102": {
              "PRI102": {
                "bit": 0,
                "description": "Priority of interrupt 102",
                "width": 8
              }
            },
            "NVICIP103": {
              "PRI103": {
                "bit": 0,
                "description": "Priority of interrupt 103",
                "width": 8
              }
            },
            "NVICIP104": {
              "PRI104": {
                "bit": 0,
                "description": "Priority of interrupt 104",
                "width": 8
              }
            },
            "NVICIP105": {
              "PRI105": {
                "bit": 0,
                "description": "Priority of interrupt 105",
                "width": 8
              }
            },
            "NVICSTIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.",
                "width": 9
              },
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control Register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 8
              }
            },
            "CR": {
              "RESERVED": {
                "bit": 31,
                "description": "no description available"
              },
              "CBRR": {
                "bit": 9,
                "description": "Crossbar round-robin arbitration enable"
              },
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L Write Protect"
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID And M1_PID For MPU",
                "width": 8
              },
              "RESERVED": {
                "bit": 8,
                "description": "no description available",
                "width": 24
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 96,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 19,
            "name": "INT_Hard_Fault_IRQHandler"
          },
          {
            "number": 20,
            "name": "INT_Mem_Manage_Fault_IRQHandler"
          },
          {
            "number": 21,
            "name": "INT_Bus_Fault_IRQHandler"
          },
          {
            "number": 22,
            "name": "INT_Usage_Fault_IRQHandler"
          },
          {
            "number": 27,
            "name": "INT_SVCall_IRQHandler"
          },
          {
            "number": 30,
            "name": "INT_PendableSrvReq_IRQHandler"
          },
          {
            "number": 32,
            "name": "INT_DMA0_IRQHandler"
          },
          {
            "number": 33,
            "name": "INT_DMA1_IRQHandler"
          },
          {
            "number": 34,
            "name": "INT_DMA2_IRQHandler"
          },
          {
            "number": 35,
            "name": "INT_DMA3_IRQHandler"
          },
          {
            "number": 36,
            "name": "INT_DMA4_IRQHandler"
          },
          {
            "number": 37,
            "name": "INT_DMA5_IRQHandler"
          },
          {
            "number": 38,
            "name": "INT_DMA6_IRQHandler"
          },
          {
            "number": 39,
            "name": "INT_DMA7_IRQHandler"
          },
          {
            "number": 40,
            "name": "INT_DMA8_IRQHandler"
          },
          {
            "number": 41,
            "name": "INT_DMA9_IRQHandler"
          },
          {
            "number": 42,
            "name": "INT_DMA10_IRQHandler"
          },
          {
            "number": 43,
            "name": "INT_DMA11_IRQHandler"
          },
          {
            "number": 44,
            "name": "INT_DMA12_IRQHandler"
          },
          {
            "number": 45,
            "name": "INT_DMA13_IRQHandler"
          },
          {
            "number": 48,
            "name": "INT_DMA_Error_IRQHandler"
          },
          {
            "number": 50,
            "name": "INT_FTMRA_IRQHandler"
          },
          {
            "number": 52,
            "name": "INT_LVD_LVW_IRQHandler"
          },
          {
            "number": 54,
            "name": "INT_Watchdog_IRQHandler"
          },
          {
            "number": 56,
            "name": "INT_ADC2_IRQHandler"
          },
          {
            "number": 57,
            "name": "INT_SPI0_IRQHandler"
          },
          {
            "number": 58,
            "name": "INT_SPI1_IRQHandler"
          },
          {
            "number": 81,
            "name": "INT_PDB0_IRQHandler"
          },
          {
            "number": 85,
            "name": "INT_PIT0_IRQHandler"
          },
          {
            "number": 86,
            "name": "INT_PIT1_IRQHandler"
          },
          {
            "number": 91,
            "name": "INT_PORTA_IRQHandler"
          },
          {
            "number": 92,
            "name": "INT_PORTB_IRQHandler"
          },
          {
            "number": 93,
            "name": "INT_PORTC_IRQHandler"
          },
          {
            "number": 94,
            "name": "INT_PORTD_IRQHandler"
          },
          {
            "number": 95,
            "name": "INT_PORTE_IRQHandler"
          }
        ]
      }
    }
  }
}