Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor"
Output Format                      : NGC
Target Device                      : xc7a8-3-csg324

---- Source Options
Top Module Name                    : Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/common.vhd" into library work
Parsing package <common>.
Parsing package body <common>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/ual.vhd" into library work
Parsing entity <ual>.
Parsing architecture <Behavioral> of entity <ual>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/pipeline.vhd" into library work
Parsing entity <Pipeline>.
Parsing architecture <Behavioral> of entity <pipeline>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/memoireDonnees.vhd" into library work
Parsing entity <memoireDonnees>.
Parsing architecture <Behavioral> of entity <memoiredonnees>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/memIns.vhd" into library work
Parsing entity <memIns>.
Parsing architecture <Behavioral> of entity <memins>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/decodeur.vhd" into library work
Parsing entity <decodeur>.
Parsing architecture <Behavioral> of entity <decodeur>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/BR.vhd" into library work
Parsing entity <BR>.
Parsing architecture <Behavioral> of entity <br>.
Parsing VHDL file "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" into library work
Parsing entity <Processor>.
Parsing architecture <Behavioral> of entity <processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processor> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memIns> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <decodeur> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Pipeline> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ual> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memoireDonnees> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processor>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd".
        Nsys = 16
        Naddr = 4
        Npartie = 8
        Nins = 32
INFO:Xst:3210 - "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" line 141: Output port <N> of the instance <ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" line 141: Output port <O> of the instance <ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" line 141: Output port <C> of the instance <ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" line 141: Output port <Z> of the instance <ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/processor.vhd" line 151: Output port <Co> of the instance <UAL_MEM> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <IP>.
    Found 16-bit adder for signal <IP[15]_GND_5_o_add_0_OUT> created at line 113.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <Processor> synthesized.

Synthesizing Unit <memIns>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/memIns.vhd".
        Nins = 32
        Nsys = 16
        TmemI = 256
WARNING:Xst:647 - Input <ins_a<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'memoireI', unconnected in block 'memIns', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_memoireI> for signal <memoireI>.
    Summary:
	inferred   1 RAM(s).
Unit <memIns> synthesized.

Synthesizing Unit <decodeur>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/decodeur.vhd".
        Nins = 32
        Nsys = 16
        Npartie = 8
    Summary:
	inferred   3 Multiplexer(s).
Unit <decodeur> synthesized.

Synthesizing Unit <Pipeline>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/pipeline.vhd".
        N = 16
    Found 16-bit register for signal <Ao>.
    Found 16-bit register for signal <Bo>.
    Found 16-bit register for signal <Co>.
    Found 8-bit register for signal <OPo>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <Pipeline> synthesized.

Synthesizing Unit <BR>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/BR.vhd".
        Nsys = 16
        Naddr = 4
    Found 16-bit register for signal <registers<14>>.
    Found 16-bit register for signal <registers<13>>.
    Found 16-bit register for signal <registers<12>>.
    Found 16-bit register for signal <registers<11>>.
    Found 16-bit register for signal <registers<10>>.
    Found 16-bit register for signal <registers<9>>.
    Found 16-bit register for signal <registers<8>>.
    Found 16-bit register for signal <registers<7>>.
    Found 16-bit register for signal <registers<6>>.
    Found 16-bit register for signal <registers<5>>.
    Found 16-bit register for signal <registers<4>>.
    Found 16-bit register for signal <registers<3>>.
    Found 16-bit register for signal <registers<2>>.
    Found 16-bit register for signal <registers<1>>.
    Found 16-bit register for signal <registers<0>>.
    Found 16-bit register for signal <registers<15>>.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <addrA[3]_registers[15][15]_wide_mux_1_OUT> created at line 36.
    Found 16-bit 16-to-1 multiplexer for signal <addrB[3]_registers[15][15]_wide_mux_4_OUT> created at line 38.
    Found 4-bit comparator equal for signal <addrW[3]_addrA[3]_equal_1_o> created at line 35
    Found 4-bit comparator equal for signal <addrW[3]_addrB[3]_equal_4_o> created at line 37
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BR> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/MUX.vhd".
        Nsys = 16
    Summary:
	inferred   2 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <ual>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/ual.vhd".
        Nsys = 16
        Nope = 8
    Found 17-bit adder for signal <GND_15_o_GND_15_o_add_7_OUT> created at line 30.
    Found 16-bit subtractor for signal <GND_15_o_GND_15_o_sub_4_OUT<15:0>> created at line 32.
    Found 16x16-bit multiplier for signal <A[15]_B[15]_MuLt_5_OUT> created at line 31.
    Found 32-bit 4-to-1 multiplexer for signal <_n0051> created at line 27.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <ual> synthesized.

Synthesizing Unit <memoireDonnees>.
    Related source file is "/home/feuillet/Bureau/4A/S2/Projet info/projet_systeme_info/memoireDonnees.vhd".
        Nsys = 16
        Tmem = 256
WARNING:Xst:647 - Input <data_addr<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x16-bit single-port RAM <Mram_memoire> for signal <memoire>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <memoireDonnees> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit single-port RAM                            : 1
 256x32-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Registers                                            : 33
 16-bit register                                       : 29
 8-bit register                                        : 4
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 14
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Co_4> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_5> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_6> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_7> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_8> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_9> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_10> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_11> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_12> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_13> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_14> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Co_15> of sequential type is unconnected in block <MI_BR>.
WARNING:Xst:2677 - Node <Ao_4> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_5> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_6> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_7> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_8> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_9> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_10> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_11> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_12> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_13> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_14> of sequential type is unconnected in block <MEM_EBR>.
WARNING:Xst:2677 - Node <Ao_15> of sequential type is unconnected in block <MEM_EBR>.

Synthesizing (advanced) Unit <Processor>.
The following registers are absorbed into counter <IP>: 1 register on signal <IP>.
Unit <Processor> synthesized (advanced).

Synthesizing (advanced) Unit <memIns>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memoireI> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ins_a>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memIns> synthesized (advanced).

Synthesizing (advanced) Unit <memoireDonnees>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memoire> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     clkA           | connected to signal <Ck>            | rise     |
    |     weA            | connected to signal <data_write>    | high     |
    |     addrA          | connected to signal <data_addr>     |          |
    |     diA            | connected to signal <data_out>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memoireDonnees> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 256x16-bit single-port distributed RAM                : 1
 256x32-bit single-port distributed Read Only RAM      : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 480
 Flip-Flops                                            : 480
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 48
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 14
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <IP_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <IP_15> of sequential type is unconnected in block <Processor>.

Optimizing unit <Pipeline> ...

Optimizing unit <Processor> ...

Optimizing unit <BR> ...

Optimizing unit <ual> ...
WARNING:Xst:2677 - Node <MEM_EBR/Ao_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_7> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_6> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_5> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MEM_EBR/Ao_4> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_7> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_6> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_5> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_4> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_3> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_2> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_1> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Co_0> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <UAL_MEM/Ao_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <BR_UAL/Ao_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_8> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_7> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_6> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_5> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Co_4> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_15> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_14> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_13> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_12> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_11> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_10> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_9> of sequential type is unconnected in block <Processor>.
WARNING:Xst:2677 - Node <MI_BR/Ao_8> of sequential type is unconnected in block <Processor>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processor, actual ratio is 16.

Final Macro Processing ...

Processing Unit <Processor> :
	Found 2-bit shift register for signal <UAL_MEM/Ao_7>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_6>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_5>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_4>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_3>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_2>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_1>.
	Found 2-bit shift register for signal <UAL_MEM/Ao_0>.
Unit <Processor> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 408
 Flip-Flops                                            : 408
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 539
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 6
#      LUT2                        : 32
#      LUT3                        : 37
#      LUT4                        : 14
#      LUT5                        : 89
#      LUT6                        : 176
#      MUXCY                       : 37
#      MUXF7                       : 72
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 416
#      FD                          : 144
#      FDE                         : 16
#      FDRE                        : 256
# RAMS                             : 16
#      RAM256X1S                   : 16
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 2
#      OBUF                        : 21
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7a8csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             416  out of  10000     4%  
 Number of Slice LUTs:                  428  out of   5000     8%  
    Number used as Logic:               356  out of   5000     7%  
    Number used as Memory:               72  out of   3200     2%  
       Number used as RAM:               64
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    562
   Number with an unused Flip Flop:     146  out of    562    25%  
   Number with an unused LUT:           134  out of    562    23%  
   Number of fully used LUT-FF pairs:   282  out of    562    50%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    200    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of     20     5%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Ck                                 | BUFGP                  | 441   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.352ns (Maximum Frequency: 298.303MHz)
   Minimum input arrival time before clock: 2.420ns
   Maximum output required time after clock: 2.268ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Ck'
  Clock period: 3.352ns (frequency: 298.303MHz)
  Total number of paths / destination ports: 14032 / 872
-------------------------------------------------------------------------
Delay:               3.352ns (Levels of Logic = 1)
  Source:            ALU/Mmult_A[15]_B[15]_MuLt_5_OUT (DSP)
  Destination:       UAL_MEM/Bo_15 (FF)
  Source Clock:      Ck rising
  Destination Clock: Ck rising

  Data Path: ALU/Mmult_A[15]_B[15]_MuLt_5_OUT to UAL_MEM/Bo_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P15      1   2.952   0.295  ALU/Mmult_A[15]_B[15]_MuLt_5_OUT (ALU/A[15]_B[15]_MuLt_5_OUT<15>)
     LUT6:I5->O            1   0.097   0.000  muxALU/Mmux_Sout72 (muxUALout<15>)
     FD:D                      0.008          UAL_MEM/Bo_15
    ----------------------------------------
    Total                      3.352ns (3.057ns logic, 0.295ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ck'
  Total number of paths / destination ports: 328 / 328
-------------------------------------------------------------------------
Offset:              2.420ns (Levels of Logic = 4)
  Source:            RST (PAD)
  Destination:       ALU/Mmult_A[15]_B[15]_MuLt_5_OUT (DSP)
  Destination Clock: Ck rising

  Data Path: RST to ALU/Mmult_A[15]_B[15]_MuLt_5_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.693  RST_IBUF (RST_IBUF)
     LUT5:I0->O            1   0.097   0.379  BancRegistres/RST_addrW[3]_AND_2_o_SW0 (N9)
     LUT6:I4->O           16   0.097   0.448  BancRegistres/RST_addrW[3]_AND_2_o (BancRegistres/RST_addrW[3]_AND_2_o)
     LUT5:I3->O            2   0.097   0.283  muxBR/Mmux_Sout161 (muxBRout<9>)
     DSP48E1:B9                0.324          ALU/Mmult_A[15]_B[15]_MuLt_5_OUT
    ----------------------------------------
    Total                      2.420ns (0.616ns logic, 1.804ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ck'
  Total number of paths / destination ports: 172 / 21
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 4)
  Source:            MEM_EBR/OPo_7 (FF)
  Destination:       DATAout<15> (PAD)
  Source Clock:      Ck rising

  Data Path: MEM_EBR/OPo_7 to DATAout<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  MEM_EBR/OPo_7 (MEM_EBR/OPo_7)
     LUT4:I0->O            2   0.097   0.299  selecEBR<7>11 (selecEBR<7>1)
     LUT5:I4->O           32   0.097   0.402  selecEBR<7>1 (selecEBR)
     LUT3:I2->O           18   0.097   0.358  muxEBR/Mmux_Sout161 (DATAout_9_OBUF)
     OBUF:I->O                 0.000          DATAout_9_OBUF (DATAout<9>)
    ----------------------------------------
    Total                      2.268ns (0.652ns logic, 1.616ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Ck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Ck             |    3.352|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.25 secs
 
--> 


Total memory usage is 507856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :   10 (   0 filtered)

