/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [11:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  reg [9:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(in_data[28] | celloutsig_0_2z);
  assign celloutsig_0_17z = ~(celloutsig_0_9z | celloutsig_0_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_8z | celloutsig_0_15z[10]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z[1] | celloutsig_0_6z[1]) & celloutsig_0_7z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_13z | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_27z = ~((celloutsig_0_19z | celloutsig_0_3z) & celloutsig_0_13z);
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 13'h0000;
    else _00_ <= in_data[108:96];
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_10z[1], celloutsig_0_18z };
  assign celloutsig_0_41z = { _01_, celloutsig_0_11z } == celloutsig_0_25z[12:8];
  assign celloutsig_1_1z = in_data[190:187] == celloutsig_1_0z[15:12];
  assign celloutsig_1_5z = celloutsig_1_0z[5:3] == { _00_[4], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } == { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_10z = in_data[190:178] == { _00_[11:10], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_10z } == { _00_[12:9], celloutsig_1_3z };
  assign celloutsig_1_16z = _00_[4:0] == { celloutsig_1_15z[2:1], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_1_19z = _00_[5:3] == { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z[3:2], celloutsig_0_7z } == { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[37:11] === in_data[26:0];
  assign celloutsig_0_21z = { celloutsig_0_4z[2:1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_12z } <= { celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_11z } && { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[139:124] % { 1'h1, in_data[139:125] };
  assign celloutsig_1_18z = { celloutsig_1_8z[3:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z } % { 1'h1, in_data[155:149], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_7z[2:0] % { 1'h1, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_28z[3:1], celloutsig_0_19z, celloutsig_0_21z } !== { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_11z };
  assign celloutsig_0_14z = in_data[54:30] !== { in_data[43:29], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_17z } !== { in_data[81:74], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_2z = { in_data[29:24], celloutsig_0_0z } !== in_data[84:78];
  assign celloutsig_0_3z = | in_data[89:76];
  assign celloutsig_0_43z = | { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_54z = | { celloutsig_0_48z[7:2], celloutsig_0_24z, celloutsig_0_48z, celloutsig_0_0z };
  assign celloutsig_1_2z = | celloutsig_1_0z[13:8];
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_34z = ~^ in_data[84:76];
  assign celloutsig_0_13z = ~^ { in_data[73:68], celloutsig_0_4z };
  assign celloutsig_0_55z = ^ { celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_43z, celloutsig_0_20z };
  assign celloutsig_1_3z = ^ { in_data[134:128], celloutsig_1_2z };
  assign celloutsig_0_9z = ^ { celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[19:17] >> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_15z = { _00_[3:2], celloutsig_1_6z } >> { celloutsig_1_7z[1:0], celloutsig_1_6z };
  assign celloutsig_1_7z = { in_data[158:157], celloutsig_1_1z, celloutsig_1_5z } << { in_data[97:96], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_0z } << { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_9z = in_data[169:162] <<< { in_data[174:168], celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_15z[10:0], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_17z } <<< { celloutsig_0_15z[10:3], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_13z };
  assign celloutsig_1_8z = in_data[158:152] ~^ { in_data[108:104], celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_48z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_48z = { celloutsig_0_25z[12:7], celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_30z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_7z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_10z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_15z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_15z = { in_data[66:65], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_12z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_28z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_28z = { celloutsig_0_7z[4:2], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_33z = ~((celloutsig_0_21z & celloutsig_0_19z) | (celloutsig_0_27z & celloutsig_0_25z[15]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (in_data[44] & celloutsig_0_0z));
  assign celloutsig_0_20z = ~((celloutsig_0_5z & celloutsig_0_9z) | (celloutsig_0_8z & celloutsig_0_8z));
  assign celloutsig_0_26z = ~((celloutsig_0_20z & celloutsig_0_23z) | (celloutsig_0_6z[3] & celloutsig_0_23z));
  assign { out_data[143:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
