
---------- Begin Simulation Statistics ----------
final_tick                                85063296500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684080                       # Number of bytes of host memory used
host_op_rate                                   362235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.61                       # Real time elapsed on the host
host_tick_rate                              307525477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085063                       # Number of seconds simulated
sim_ticks                                 85063296500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616957                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103679                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728109                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478223                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.701266                       # CPI: cycles per instruction
system.cpu.discardedOps                        190814                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610516                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403343                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001635                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37492809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.587798                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170126593                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132633784                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       148768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        305948                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       707937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1416625                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2574                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107238                       # Transaction distribution
system.membus.trans_dist::CleanEvict            41512                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104385                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       463146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 463146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33847808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                33847808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157198                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157198    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              157198                       # Request fanout histogram
system.membus.respLayer1.occupancy         1476445500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1200398500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       759577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288958                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419189                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2123930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2125312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174142208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174249984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          151139                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13726464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           859827                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 857085     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2734      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             859827                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2013594500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1770369995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               551365                       # number of demand (read+write) hits
system.l2.demand_hits::total                   551484                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              551365                       # number of overall hits
system.l2.overall_hits::total                  551484                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             156783                       # number of demand (read+write) misses
system.l2.demand_misses::total                 157204                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data            156783                       # number of overall misses
system.l2.overall_misses::total                157204                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14659095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14696601500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37506000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14659095500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14696601500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               708688                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              708688                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.779630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.221399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221824                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.779630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.221399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221824                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89087.885986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93499.266502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93487.452609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89087.885986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93499.266502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93487.452609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107238                       # number of writebacks
system.l2.writebacks::total                    107238                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        156778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            157199                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       156778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           157199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13090976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13124272000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33296000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13090976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13124272000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.221392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.221817                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.221392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.221817                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79087.885986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83500.082920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83488.266465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79087.885986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83500.082920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83488.266465                       # average overall mshr miss latency
system.l2.replacements                         151139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652339                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652339                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652339                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            184573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184573                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          104386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              104386                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9929887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9929887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        288959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.361248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.361248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95126.616596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95126.616596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       104386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         104386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8886037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8886037000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.361248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.361248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85126.712394                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85126.712394                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.779630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89087.885986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89087.885986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33296000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33296000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.779630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79087.885986                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79087.885986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        366792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            366792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        52397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4729208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4729208500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.124996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.124996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90257.238010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90257.238010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        52392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4204939000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4204939000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.124984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.124984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80259.180791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80259.180791                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8012.764094                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    159331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.888829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.948961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.852493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7938.962640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978121                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          670                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2992245                       # Number of tag accesses
system.l2.tags.data_accesses                  2992245                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20067456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20121344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13726464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13726464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          156777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       107238                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107238                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            633505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         235912042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236545547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       633505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           633505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161367647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161367647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161367647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           633505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        235912042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            397913194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    214468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    312649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006045274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              581303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             202010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157198                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107238                       # Number of write requests accepted
system.mem_ctrls.readBursts                    314396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   214476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    905                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13914                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6636551000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1567455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12514507250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21169.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39919.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241133                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  157408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                314396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               214476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       129385                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.131970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.361202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.457928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6942      5.37%      5.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        91729     70.90%     76.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8970      6.93%     83.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2243      1.73%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1625      1.26%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1384      1.07%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          856      0.66%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          788      0.61%     88.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14848     11.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       129385                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.695841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.048847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.247371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12486     98.36%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          161      1.27%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           34      0.27%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12694                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.893572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.854135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.178780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7594     59.82%     59.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      1.05%     60.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4298     33.86%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              129      1.02%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              490      3.86%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.29%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12694                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20063424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   57920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13724608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20121344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13726464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       235.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85063274000                       # Total gap between requests
system.mem_ctrls.avgGap                     321678.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20009536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13724608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 633504.721980766393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 235231137.556490063667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161345827.927089571953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       313554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       214476                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29614500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12484892750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2000892289750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35171.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39817.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9329213.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            446242860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            237157140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1098731760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          546152940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20011407810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15812594400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44866614270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        527.449748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  40879368750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41343687750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            477651720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            253858935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1139593980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          573260400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6714327360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20361626070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15517673760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45037992225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.464459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40111128250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2840240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42111928250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050638                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050638                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050638                       # number of overall hits
system.cpu.icache.overall_hits::total         8050638                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40197000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40197000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40197000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40197000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74438.888889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74438.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74438.888889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74438.888889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39657000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39657000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73438.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73438.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73438.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73438.888889                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050638                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050638                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40197000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74438.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74438.888889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73438.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73438.888889                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.340841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051178                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.588889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.340841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.798206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.798206                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102896                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102896                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51320036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51320036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51320634                       # number of overall hits
system.cpu.dcache.overall_hits::total        51320634                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       739844                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         739844                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       747665                       # number of overall misses
system.cpu.dcache.overall_misses::total        747665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24351831500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24351831500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24351831500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24351831500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52059880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52059880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52068299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52068299                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014359                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014359                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32914.819205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32914.819205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32570.511526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32570.511526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652339                       # number of writebacks
system.cpu.dcache.writebacks::total            652339                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21172089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21172089500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21545759500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21545759500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30065.748310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30065.748310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30425.503567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30425.503567                       # average overall mshr miss latency
system.cpu.dcache.replacements                 707635                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40692031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40692031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417757                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9444726000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9444726000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22608.181311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22608.181311                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2523                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8866615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8866615000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21353.297177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21353.297177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10628005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10628005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14907105500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14907105500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029414                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46282.853701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46282.853701                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       288959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12305474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12305474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42585.538087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42585.538087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           598                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928970                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    373670000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    373670000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94480.404551                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94480.404551                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.425580                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.471831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.425580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985206                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104844897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104844897                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85063296500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
