Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 15 21:25:01 2025
| Host         : Eins running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   132 |
|    Minimum number of control sets                        |   132 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   409 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   132 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             403 |          145 |
| No           | No                    | Yes                    |              75 |           24 |
| No           | Yes                   | No                     |             493 |          213 |
| Yes          | No                    | No                     |             251 |           72 |
| Yes          | No                    | Yes                    |              77 |           23 |
| Yes          | Yes                   | No                     |            1180 |          364 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                              Set/Reset Signal                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/UPDATE                           |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_n_0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                                                                            | design_1_i/mdm_0/U0/MDM_Core_I1/dbgreg_unlocked                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.force_lock0                                                                                                                                                            | design_1_i/mdm_0/U0/MDM_Core_I1/dbgreg_force_lock                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
| ~design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                        | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                                                     | design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Functional_Reset3_out                                                                                                                                                                                              |                1 |              1 |         1.00 |
| ~design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/DRCK                             |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Functional_Reset                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                        | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                        | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1_n_0                                                                                                                                                                                         | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                    | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0                                                                                                                                                                       | design_1_i/mdm_0/U0/MDM_Core_I1/Functional_Reset                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
| ~design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                             | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                      |                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                    | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/processing_system7_0/inst/S_AXI_HP0_BVALID                                                                                                                                                                                         | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                             |                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0                                                                                                                                                                                | design_1_i/mdm_0/U0/MDM_Core_I1/Functional_Reset                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel                                                                                                                                                                                       |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                                     |                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_E2.BSCANE2_I                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                3 |              8 |         2.67 |
| ~design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                             |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Dbg_Update_0 | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                  |                                                                                                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0                                                                                                                                                                                    | design_1_i/mdm_0/U0/MDM_Core_I1/Functional_Reset                                                                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                        | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                        |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.tdo_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                   |                                                                                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                       | design_1_i/mdm_0/U0/MDM_Core_I1/Functional_Reset                                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1_n_0                                                                                                                                                                                                          |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Update_Idle                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                      | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                       |                                                                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                 | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                       |                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                        | design_1_i/mdm_0/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                   |                                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                              |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                           |                                                                                                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                6 |             40 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/ext_memory/axi_protocol_convert_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             43 |         6.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                         |               20 |             47 |         2.35 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg                                                                                                                                                                     |                                                                                                                                                                                                                                                                           |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/Functional_Reset                                                                                                                                                                                                                          |               34 |             59 |         1.74 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                  |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                          |                                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/IReady_0                                                                                                                |                                                                                                                                                                                                                                                                           |               10 |             75 |         7.50 |
|  design_1_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Dbg_Clk_0      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |               28 |             85 |         3.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |               35 |             94 |         2.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |               63 |            218 |         3.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                   |              102 |            223 |         2.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                           |              120 |            333 |         2.78 |
+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


