{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 11:18:25 2022 " "Info: Processing started: Mon Mar 07 11:18:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register-4 -c register-4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register-4 -c register-4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-4 " "Info: Found entity 1: register-4" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "register-4 " "Info: Elaborating entity \"register-4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 11:18:26 2022 " "Info: Processing ended: Mon Mar 07 11:18:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 11:18:27 2022 " "Info: Processing started: Mon Mar 07 11:18:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off register-4 -c register-4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off register-4 -c register-4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "register-4 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"register-4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "Warning: No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q3 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 152 704 880 168 "Q3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q2 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 288 704 880 304 "Q2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q1 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 416 704 880 432 "Q1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { Q0 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 536 704 880 552 "Q0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { D3 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 152 128 296 168 "D3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CP } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { D2 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 288 128 296 304 "D2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { D1 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 416 128 296 432 "D1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { D0 } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 536 128 296 552 "D0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CP (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { CP } } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 4 4 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 4 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 11:18:29 2022 " "Info: Processing ended: Mon Mar 07 11:18:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 11:18:30 2022 " "Info: Processing started: Mon Mar 07 11:18:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off register-4 -c register-4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off register-4 -c register-4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 11:18:32 2022 " "Info: Processing ended: Mon Mar 07 11:18:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 11:18:33 2022 " "Info: Processing started: Mon Mar 07 11:18:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register-4 -c register-4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register-4 -c register-4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst2 D1 CP 5.070 ns register " "Info: tsu for register \"inst2\" (data pin = \"D1\", clock pin = \"CP\") is 5.070 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.964 ns + Longest pin register " "Info: + Longest pin to register delay is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D1 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 416 128 296 432 "D1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.540 ns) + CELL(0.460 ns) 7.964 ns inst2 2 REG LCFF_X30_Y7_N25 1 " "Info: 2: + IC(6.540 ns) + CELL(0.460 ns) = 7.964 ns; Loc. = LCFF_X30_Y7_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { D1 inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 17.88 % ) " "Info: Total cell delay = 1.424 ns ( 17.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 82.12 % ) " "Info: Total interconnect delay = 6.540 ns ( 82.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { D1 inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { D1 {} D1~combout {} inst2 {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.964ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.854 ns inst2 3 REG LCFF_X30_Y7_N25 1 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.854 ns; Loc. = LCFF_X30_Y7_N25; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { CP~clkctrl inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.28 % ) " "Info: Total cell delay = 1.806 ns ( 63.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 36.72 % ) " "Info: Total interconnect delay = 1.048 ns ( 36.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CP CP~clkctrl inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CP {} CP~combout {} CP~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { D1 inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { D1 {} D1~combout {} inst2 {} } { 0.000ns 0.000ns 6.540ns } { 0.000ns 0.964ns 0.460ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { CP CP~clkctrl inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { CP {} CP~combout {} CP~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q3 inst 7.467 ns register " "Info: tco from clock \"CP\" to destination pin \"Q3\" through register \"inst\" is 7.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.878 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 2.878 ns inst 3 REG LCFF_X14_Y4_N9 1 " "Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.878 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CP~clkctrl inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.75 % ) " "Info: Total cell delay = 1.806 ns ( 62.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 37.25 % ) " "Info: Total interconnect delay = 1.072 ns ( 37.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.933ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.285 ns + Longest register pin " "Info: + Longest register to pin delay is 4.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X14_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N9; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 136 496 560 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(3.286 ns) 4.285 ns Q3 2 PIN PIN_69 0 " "Info: 2: + IC(0.999 ns) + CELL(3.286 ns) = 4.285 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst Q3 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 152 704 880 168 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.286 ns ( 76.69 % ) " "Info: Total cell delay = 3.286 ns ( 76.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 23.31 % ) " "Info: Total interconnect delay = 0.999 ns ( 23.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { inst {} Q3 {} } { 0.000ns 0.999ns } { 0.000ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.878 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.878 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.933ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { inst Q3 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.285 ns" { inst {} Q3 {} } { 0.000ns 0.999ns } { 0.000ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst1 D2 CP -3.843 ns register " "Info: th for register \"inst1\" (data pin = \"D2\", clock pin = \"CP\") is -3.843 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.868 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 80 128 296 96 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 2.868 ns inst1 3 REG LCFF_X1_Y1_N1 1 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CP~clkctrl inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.97 % ) " "Info: Total cell delay = 1.806 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.062 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.017 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns D2 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'D2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 288 128 296 304 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.699 ns) + CELL(0.206 ns) 6.909 ns inst1~feeder 2 COMB LCCOMB_X1_Y1_N0 1 " "Info: 2: + IC(5.699 ns) + CELL(0.206 ns) = 6.909 ns; Loc. = LCCOMB_X1_Y1_N0; Fanout = 1; COMB Node = 'inst1~feeder'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.905 ns" { D2 inst1~feeder } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.017 ns inst1 3 REG LCFF_X1_Y1_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.017 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 1; REG Node = 'inst1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst1~feeder inst1 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/register-4/register-4.bdf" { { 272 496 560 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.318 ns ( 18.78 % ) " "Info: Total cell delay = 1.318 ns ( 18.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.699 ns ( 81.22 % ) " "Info: Total interconnect delay = 5.699 ns ( 81.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { D2 inst1~feeder inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { D2 {} D2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { CP CP~clkctrl inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.868 ns" { CP {} CP~combout {} CP~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.139ns 0.923ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.017 ns" { D2 inst1~feeder inst1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.017 ns" { D2 {} D2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 5.699ns 0.000ns } { 0.000ns 1.004ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 11:18:33 2022 " "Info: Processing ended: Mon Mar 07 11:18:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
