ARM GAS  /tmp/cc4H4V8p.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7/Core/Src/main.c"
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB173:
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "lwip.h"
  22:../../CM7/Core/Src/main.c **** 
  23:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/main.c **** #include <log.h>
  26:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM7/Core/Src/main.c **** 
  28:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM7/Core/Src/main.c **** 
  31:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  32:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc4H4V8p.s 			page 2


  33:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM7/Core/Src/main.c **** 
  36:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM7/Core/Src/main.c **** #endif
  39:../../CM7/Core/Src/main.c **** 
  40:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM7/Core/Src/main.c **** 
  42:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM7/Core/Src/main.c **** 
  45:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM7/Core/Src/main.c **** 
  47:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM7/Core/Src/main.c **** 
  49:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:../../CM7/Core/Src/main.c **** 
  51:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:../../CM7/Core/Src/main.c **** static LOG_Module internal_log_mod;
  53:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  54:../../CM7/Core/Src/main.c **** 
  55:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  57:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  59:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:../../CM7/Core/Src/main.c **** 
  61:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  62:../../CM7/Core/Src/main.c **** 
  63:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:../../CM7/Core/Src/main.c **** 
  66:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  67:../../CM7/Core/Src/main.c **** 
  68:../../CM7/Core/Src/main.c **** /**
  69:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  70:../../CM7/Core/Src/main.c ****   * @retval int
  71:../../CM7/Core/Src/main.c ****   */
  72:../../CM7/Core/Src/main.c **** int main(void)
  73:../../CM7/Core/Src/main.c **** {
  74:../../CM7/Core/Src/main.c **** 
  75:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  76:../../CM7/Core/Src/main.c **** 
  77:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  78:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  79:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  80:../../CM7/Core/Src/main.c **** 
  81:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  82:../../CM7/Core/Src/main.c **** 
  83:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
  84:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:../../CM7/Core/Src/main.c **** 
  86:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:../../CM7/Core/Src/main.c ****   HAL_Init();
  88:../../CM7/Core/Src/main.c **** 
  89:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
ARM GAS  /tmp/cc4H4V8p.s 			page 3


  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
  92:../../CM7/Core/Src/main.c **** 
  93:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
  94:../../CM7/Core/Src/main.c ****   SystemClock_Config();
  95:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Boot_Mode_Sequence_2 */
  96:../../CM7/Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  97:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
  98:../../CM7/Core/Src/main.c ****   HAL_HSEM_Release(HSEM_ID_0,0);
  99:../../CM7/Core/Src/main.c **** 
 100:../../CM7/Core/Src/main.c ****   /* wait until CPU2 wakes up from stop mode */
 101:../../CM7/Core/Src/main.c ****   int32_t timeout = 0xFFFF;
 102:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 103:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 104:../../CM7/Core/Src/main.c ****   {
 105:../../CM7/Core/Src/main.c ****     Error_Handler();
 106:../../CM7/Core/Src/main.c ****   }
 107:../../CM7/Core/Src/main.c ****   /* USER CODE END Boot_Mode_Sequence_2 */
 108:../../CM7/Core/Src/main.c **** 
 109:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 110:../../CM7/Core/Src/main.c **** 
 111:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 112:../../CM7/Core/Src/main.c **** 
 113:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 114:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 115:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 116:../../CM7/Core/Src/main.c ****   MX_LWIP_Init();
 117:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 118:../../CM7/Core/Src/main.c ****   LOG_Init(&huart3);
 119:../../CM7/Core/Src/main.c ****   LOG_InitModule(&internal_log_mod, "MAIN", LOG_LEVEL_INFO);
 120:../../CM7/Core/Src/main.c ****   LOG_INFO("Startup finished...\r\n");
 121:../../CM7/Core/Src/main.c **** 
 122:../../CM7/Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 123:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 124:../../CM7/Core/Src/main.c **** 
 125:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 126:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:../../CM7/Core/Src/main.c ****   while (1)
 128:../../CM7/Core/Src/main.c ****   {
 129:../../CM7/Core/Src/main.c ****     MX_LWIP_Process();
 130:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 131:../../CM7/Core/Src/main.c **** 
 132:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 133:../../CM7/Core/Src/main.c ****   }
 134:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 135:../../CM7/Core/Src/main.c **** }
 136:../../CM7/Core/Src/main.c **** 
 137:../../CM7/Core/Src/main.c **** /**
 138:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 139:../../CM7/Core/Src/main.c ****   * @retval None
 140:../../CM7/Core/Src/main.c ****   */
 141:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 142:../../CM7/Core/Src/main.c **** {
 143:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 144:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 145:../../CM7/Core/Src/main.c **** 
 146:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
ARM GAS  /tmp/cc4H4V8p.s 			page 4


 147:../../CM7/Core/Src/main.c ****   */
 148:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 149:../../CM7/Core/Src/main.c **** 
 150:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:../../CM7/Core/Src/main.c ****   */
 152:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 153:../../CM7/Core/Src/main.c **** 
 154:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 155:../../CM7/Core/Src/main.c **** 
 156:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 157:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 158:../../CM7/Core/Src/main.c ****   */
 159:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 160:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 161:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 171:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 172:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 173:../../CM7/Core/Src/main.c ****   {
 174:../../CM7/Core/Src/main.c ****     Error_Handler();
 175:../../CM7/Core/Src/main.c ****   }
 176:../../CM7/Core/Src/main.c **** 
 177:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 178:../../CM7/Core/Src/main.c ****   */
 179:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 180:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 181:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 182:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 183:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 184:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 188:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 189:../../CM7/Core/Src/main.c **** 
 190:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 191:../../CM7/Core/Src/main.c ****   {
 192:../../CM7/Core/Src/main.c ****     Error_Handler();
 193:../../CM7/Core/Src/main.c ****   }
 194:../../CM7/Core/Src/main.c **** }
 195:../../CM7/Core/Src/main.c **** 
 196:../../CM7/Core/Src/main.c **** /**
 197:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 198:../../CM7/Core/Src/main.c ****   * @param None
 199:../../CM7/Core/Src/main.c ****   * @retval None
 200:../../CM7/Core/Src/main.c ****   */
 201:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 202:../../CM7/Core/Src/main.c **** {
 203:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc4H4V8p.s 			page 5


 204:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 205:../../CM7/Core/Src/main.c **** 
 206:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 207:../../CM7/Core/Src/main.c **** 
 208:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 209:../../CM7/Core/Src/main.c **** 
 210:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 211:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 212:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 213:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 214:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 215:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 216:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 217:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 218:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 219:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 220:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 221:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 222:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 223:../../CM7/Core/Src/main.c ****   {
 224:../../CM7/Core/Src/main.c ****     Error_Handler();
 225:../../CM7/Core/Src/main.c ****   }
 226:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 227:../../CM7/Core/Src/main.c ****   {
 228:../../CM7/Core/Src/main.c ****     Error_Handler();
 229:../../CM7/Core/Src/main.c ****   }
 230:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 231:../../CM7/Core/Src/main.c ****   {
 232:../../CM7/Core/Src/main.c ****     Error_Handler();
 233:../../CM7/Core/Src/main.c ****   }
 234:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 235:../../CM7/Core/Src/main.c ****   {
 236:../../CM7/Core/Src/main.c ****     Error_Handler();
 237:../../CM7/Core/Src/main.c ****   }
 238:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 239:../../CM7/Core/Src/main.c **** 
 240:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 241:../../CM7/Core/Src/main.c **** 
 242:../../CM7/Core/Src/main.c **** }
 243:../../CM7/Core/Src/main.c **** 
 244:../../CM7/Core/Src/main.c **** /**
 245:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 246:../../CM7/Core/Src/main.c ****   * @param None
 247:../../CM7/Core/Src/main.c ****   * @retval None
 248:../../CM7/Core/Src/main.c ****   */
 249:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 250:../../CM7/Core/Src/main.c **** {
  27              		.loc 1 250 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
ARM GAS  /tmp/cc4H4V8p.s 			page 6


  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8CB0     		sub	sp, sp, #48
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 72
 251:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 251 3 view .LVU1
  44              		.loc 1 251 20 is_stmt 0 view .LVU2
  45 0006 07AD     		add	r5, sp, #28
  46 0008 0024     		movs	r4, #0
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  50 0010 0A94     		str	r4, [sp, #40]
  51 0012 0B94     		str	r4, [sp, #44]
 252:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 253:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 254:../../CM7/Core/Src/main.c **** 
 255:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 256:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 256 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 256 3 view .LVU4
  55              		.loc 1 256 3 view .LVU5
  56 0014 364B     		ldr	r3, .L3
  57 0016 D3F8E020 		ldr	r2, [r3, #224]
  58 001a 42F00402 		orr	r2, r2, #4
  59 001e C3F8E020 		str	r2, [r3, #224]
  60              		.loc 1 256 3 view .LVU6
  61 0022 D3F8E020 		ldr	r2, [r3, #224]
  62 0026 02F00402 		and	r2, r2, #4
  63 002a 0192     		str	r2, [sp, #4]
  64              		.loc 1 256 3 view .LVU7
  65 002c 019A     		ldr	r2, [sp, #4]
  66              	.LBE4:
  67              		.loc 1 256 3 view .LVU8
 257:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  68              		.loc 1 257 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 257 3 view .LVU10
  71              		.loc 1 257 3 view .LVU11
  72 002e D3F8E020 		ldr	r2, [r3, #224]
  73 0032 42F00102 		orr	r2, r2, #1
  74 0036 C3F8E020 		str	r2, [r3, #224]
  75              		.loc 1 257 3 view .LVU12
  76 003a D3F8E020 		ldr	r2, [r3, #224]
  77 003e 02F00102 		and	r2, r2, #1
  78 0042 0292     		str	r2, [sp, #8]
  79              		.loc 1 257 3 view .LVU13
  80 0044 029A     		ldr	r2, [sp, #8]
  81              	.LBE5:
  82              		.loc 1 257 3 view .LVU14
 258:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  83              		.loc 1 258 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 258 3 view .LVU16
ARM GAS  /tmp/cc4H4V8p.s 			page 7


  86              		.loc 1 258 3 view .LVU17
  87 0046 D3F8E020 		ldr	r2, [r3, #224]
  88 004a 42F00202 		orr	r2, r2, #2
  89 004e C3F8E020 		str	r2, [r3, #224]
  90              		.loc 1 258 3 view .LVU18
  91 0052 D3F8E020 		ldr	r2, [r3, #224]
  92 0056 02F00202 		and	r2, r2, #2
  93 005a 0392     		str	r2, [sp, #12]
  94              		.loc 1 258 3 view .LVU19
  95 005c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 258 3 view .LVU20
 259:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  98              		.loc 1 259 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 259 3 view .LVU22
 101              		.loc 1 259 3 view .LVU23
 102 005e D3F8E020 		ldr	r2, [r3, #224]
 103 0062 42F00802 		orr	r2, r2, #8
 104 0066 C3F8E020 		str	r2, [r3, #224]
 105              		.loc 1 259 3 view .LVU24
 106 006a D3F8E020 		ldr	r2, [r3, #224]
 107 006e 02F00802 		and	r2, r2, #8
 108 0072 0492     		str	r2, [sp, #16]
 109              		.loc 1 259 3 view .LVU25
 110 0074 049A     		ldr	r2, [sp, #16]
 111              	.LBE7:
 112              		.loc 1 259 3 view .LVU26
 260:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 113              		.loc 1 260 3 view .LVU27
 114              	.LBB8:
 115              		.loc 1 260 3 view .LVU28
 116              		.loc 1 260 3 view .LVU29
 117 0076 D3F8E020 		ldr	r2, [r3, #224]
 118 007a 42F04002 		orr	r2, r2, #64
 119 007e C3F8E020 		str	r2, [r3, #224]
 120              		.loc 1 260 3 view .LVU30
 121 0082 D3F8E020 		ldr	r2, [r3, #224]
 122 0086 02F04002 		and	r2, r2, #64
 123 008a 0592     		str	r2, [sp, #20]
 124              		.loc 1 260 3 view .LVU31
 125 008c 059A     		ldr	r2, [sp, #20]
 126              	.LBE8:
 127              		.loc 1 260 3 view .LVU32
 261:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 128              		.loc 1 261 3 view .LVU33
 129              	.LBB9:
 130              		.loc 1 261 3 view .LVU34
 131              		.loc 1 261 3 view .LVU35
 132 008e D3F8E020 		ldr	r2, [r3, #224]
 133 0092 42F01002 		orr	r2, r2, #16
 134 0096 C3F8E020 		str	r2, [r3, #224]
 135              		.loc 1 261 3 view .LVU36
 136 009a D3F8E030 		ldr	r3, [r3, #224]
 137 009e 03F01003 		and	r3, r3, #16
 138 00a2 0693     		str	r3, [sp, #24]
 139              		.loc 1 261 3 view .LVU37
ARM GAS  /tmp/cc4H4V8p.s 			page 8


 140 00a4 069B     		ldr	r3, [sp, #24]
 141              	.LBE9:
 142              		.loc 1 261 3 view .LVU38
 262:../../CM7/Core/Src/main.c **** 
 263:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 264:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 143              		.loc 1 264 3 view .LVU39
 144 00a6 DFF85080 		ldr	r8, .L3+8
 145 00aa 2246     		mov	r2, r4
 146 00ac 4FF48041 		mov	r1, #16384
 147 00b0 4046     		mov	r0, r8
 148 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 149              	.LVL0:
 265:../../CM7/Core/Src/main.c **** 
 266:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 267:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 150              		.loc 1 267 3 view .LVU40
 151 00b6 0F4E     		ldr	r6, .L3+4
 152 00b8 2246     		mov	r2, r4
 153 00ba 0221     		movs	r1, #2
 154 00bc 3046     		mov	r0, r6
 155 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 156              	.LVL1:
 268:../../CM7/Core/Src/main.c **** 
 269:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LED_RED_Pin */
 270:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_RED_Pin;
 157              		.loc 1 270 3 view .LVU41
 158              		.loc 1 270 23 is_stmt 0 view .LVU42
 159 00c2 4FF48043 		mov	r3, #16384
 160 00c6 0793     		str	r3, [sp, #28]
 271:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 161              		.loc 1 271 3 is_stmt 1 view .LVU43
 162              		.loc 1 271 24 is_stmt 0 view .LVU44
 163 00c8 0127     		movs	r7, #1
 164 00ca 0897     		str	r7, [sp, #32]
 272:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 165              		.loc 1 272 3 is_stmt 1 view .LVU45
 166              		.loc 1 272 24 is_stmt 0 view .LVU46
 167 00cc 0994     		str	r4, [sp, #36]
 273:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 168              		.loc 1 273 3 is_stmt 1 view .LVU47
 169              		.loc 1 273 25 is_stmt 0 view .LVU48
 170 00ce 0A94     		str	r4, [sp, #40]
 274:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 171              		.loc 1 274 3 is_stmt 1 view .LVU49
 172 00d0 2946     		mov	r1, r5
 173 00d2 4046     		mov	r0, r8
 174 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL2:
 275:../../CM7/Core/Src/main.c **** 
 276:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : LED_YELLOW_Pin */
 277:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 176              		.loc 1 277 3 view .LVU50
 177              		.loc 1 277 23 is_stmt 0 view .LVU51
 178 00d8 0223     		movs	r3, #2
 179 00da 0793     		str	r3, [sp, #28]
 278:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/cc4H4V8p.s 			page 9


 180              		.loc 1 278 3 is_stmt 1 view .LVU52
 181              		.loc 1 278 24 is_stmt 0 view .LVU53
 182 00dc 0897     		str	r7, [sp, #32]
 279:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 279 3 is_stmt 1 view .LVU54
 184              		.loc 1 279 24 is_stmt 0 view .LVU55
 185 00de 0994     		str	r4, [sp, #36]
 280:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186              		.loc 1 280 3 is_stmt 1 view .LVU56
 187              		.loc 1 280 25 is_stmt 0 view .LVU57
 188 00e0 0A94     		str	r4, [sp, #40]
 281:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 189              		.loc 1 281 3 is_stmt 1 view .LVU58
 190 00e2 2946     		mov	r1, r5
 191 00e4 3046     		mov	r0, r6
 192 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL3:
 282:../../CM7/Core/Src/main.c **** 
 283:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 284:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 285:../../CM7/Core/Src/main.c **** }
 194              		.loc 1 285 1 is_stmt 0 view .LVU59
 195 00ea 0CB0     		add	sp, sp, #48
 196              	.LCFI2:
 197              		.cfi_def_cfa_offset 24
 198              		@ sp needed
 199 00ec BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 200              	.L4:
 201              		.align	2
 202              	.L3:
 203 00f0 00440258 		.word	1476543488
 204 00f4 00100258 		.word	1476530176
 205 00f8 00040258 		.word	1476527104
 206              		.cfi_endproc
 207              	.LFE173:
 209              		.section	.text.Error_Handler,"ax",%progbits
 210              		.align	1
 211              		.global	Error_Handler
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	Error_Handler:
 217              	.LFB174:
 286:../../CM7/Core/Src/main.c **** 
 287:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 288:../../CM7/Core/Src/main.c **** 
 289:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 290:../../CM7/Core/Src/main.c **** 
 291:../../CM7/Core/Src/main.c **** /**
 292:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 293:../../CM7/Core/Src/main.c ****   * @retval None
 294:../../CM7/Core/Src/main.c ****   */
 295:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 296:../../CM7/Core/Src/main.c **** {
 218              		.loc 1 296 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ Volatile: function does not return.
ARM GAS  /tmp/cc4H4V8p.s 			page 10


 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223 0000 08B5     		push	{r3, lr}
 224              	.LCFI3:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 3, -8
 227              		.cfi_offset 14, -4
 297:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 298:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 299:../../CM7/Core/Src/main.c ****   __disable_irq();
 228              		.loc 1 299 3 view .LVU61
 229              	.LBB10:
 230              	.LBI10:
 231              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  /tmp/cc4H4V8p.s 			page 11


  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  /tmp/cc4H4V8p.s 			page 12


 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
ARM GAS  /tmp/cc4H4V8p.s 			page 13


 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 232              		.loc 2 207 27 view .LVU62
 233              	.LBB11:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 234              		.loc 2 209 3 view .LVU63
 235              		.syntax unified
 236              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cc4H4V8p.s 			page 14


 237 0002 72B6     		cpsid i
 238              	@ 0 "" 2
 239              		.thumb
 240              		.syntax unified
 241              	.LBE11:
 242              	.LBE10:
 300:../../CM7/Core/Src/main.c ****   HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 243              		.loc 1 300 3 view .LVU64
 244 0004 4FF48041 		mov	r1, #16384
 245 0008 0148     		ldr	r0, .L8
 246 000a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 247              	.LVL4:
 248              	.L6:
 301:../../CM7/Core/Src/main.c ****   while (1)
 249              		.loc 1 301 3 view .LVU65
 302:../../CM7/Core/Src/main.c ****   {
 303:../../CM7/Core/Src/main.c ****   }
 250              		.loc 1 303 3 view .LVU66
 301:../../CM7/Core/Src/main.c ****   while (1)
 251              		.loc 1 301 9 view .LVU67
 252 000e FEE7     		b	.L6
 253              	.L9:
 254              		.align	2
 255              	.L8:
 256 0010 00040258 		.word	1476527104
 257              		.cfi_endproc
 258              	.LFE174:
 260              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 261              		.align	1
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	MX_USART3_UART_Init:
 267              	.LFB172:
 202:../../CM7/Core/Src/main.c **** 
 268              		.loc 1 202 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI4:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
 211:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 277              		.loc 1 211 3 view .LVU69
 211:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 278              		.loc 1 211 19 is_stmt 0 view .LVU70
 279 0002 1548     		ldr	r0, .L20
 280 0004 154B     		ldr	r3, .L20+4
 281 0006 0360     		str	r3, [r0]
 212:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 282              		.loc 1 212 3 is_stmt 1 view .LVU71
 212:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 283              		.loc 1 212 24 is_stmt 0 view .LVU72
 284 0008 4FF4E133 		mov	r3, #115200
 285 000c 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/cc4H4V8p.s 			page 15


 213:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 286              		.loc 1 213 3 is_stmt 1 view .LVU73
 213:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 287              		.loc 1 213 26 is_stmt 0 view .LVU74
 288 000e 0023     		movs	r3, #0
 289 0010 8360     		str	r3, [r0, #8]
 214:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 290              		.loc 1 214 3 is_stmt 1 view .LVU75
 214:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 291              		.loc 1 214 24 is_stmt 0 view .LVU76
 292 0012 C360     		str	r3, [r0, #12]
 215:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 293              		.loc 1 215 3 is_stmt 1 view .LVU77
 215:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 294              		.loc 1 215 22 is_stmt 0 view .LVU78
 295 0014 0361     		str	r3, [r0, #16]
 216:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 296              		.loc 1 216 3 is_stmt 1 view .LVU79
 216:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 297              		.loc 1 216 20 is_stmt 0 view .LVU80
 298 0016 0C22     		movs	r2, #12
 299 0018 4261     		str	r2, [r0, #20]
 217:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 300              		.loc 1 217 3 is_stmt 1 view .LVU81
 217:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 301              		.loc 1 217 25 is_stmt 0 view .LVU82
 302 001a 8361     		str	r3, [r0, #24]
 218:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 303              		.loc 1 218 3 is_stmt 1 view .LVU83
 218:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 304              		.loc 1 218 28 is_stmt 0 view .LVU84
 305 001c C361     		str	r3, [r0, #28]
 219:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 306              		.loc 1 219 3 is_stmt 1 view .LVU85
 219:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 307              		.loc 1 219 30 is_stmt 0 view .LVU86
 308 001e 0362     		str	r3, [r0, #32]
 220:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 309              		.loc 1 220 3 is_stmt 1 view .LVU87
 220:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 310              		.loc 1 220 30 is_stmt 0 view .LVU88
 311 0020 4362     		str	r3, [r0, #36]
 221:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 312              		.loc 1 221 3 is_stmt 1 view .LVU89
 221:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 313              		.loc 1 221 38 is_stmt 0 view .LVU90
 314 0022 8362     		str	r3, [r0, #40]
 222:../../CM7/Core/Src/main.c ****   {
 315              		.loc 1 222 3 is_stmt 1 view .LVU91
 222:../../CM7/Core/Src/main.c ****   {
 316              		.loc 1 222 7 is_stmt 0 view .LVU92
 317 0024 FFF7FEFF 		bl	HAL_UART_Init
 318              	.LVL5:
 222:../../CM7/Core/Src/main.c ****   {
 319              		.loc 1 222 6 discriminator 1 view .LVU93
 320 0028 70B9     		cbnz	r0, .L16
 226:../../CM7/Core/Src/main.c ****   {
ARM GAS  /tmp/cc4H4V8p.s 			page 16


 321              		.loc 1 226 3 is_stmt 1 view .LVU94
 226:../../CM7/Core/Src/main.c ****   {
 322              		.loc 1 226 7 is_stmt 0 view .LVU95
 323 002a 0021     		movs	r1, #0
 324 002c 0A48     		ldr	r0, .L20
 325 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 326              	.LVL6:
 226:../../CM7/Core/Src/main.c ****   {
 327              		.loc 1 226 6 discriminator 1 view .LVU96
 328 0032 58B9     		cbnz	r0, .L17
 230:../../CM7/Core/Src/main.c ****   {
 329              		.loc 1 230 3 is_stmt 1 view .LVU97
 230:../../CM7/Core/Src/main.c ****   {
 330              		.loc 1 230 7 is_stmt 0 view .LVU98
 331 0034 0021     		movs	r1, #0
 332 0036 0848     		ldr	r0, .L20
 333 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 334              	.LVL7:
 230:../../CM7/Core/Src/main.c ****   {
 335              		.loc 1 230 6 discriminator 1 view .LVU99
 336 003c 40B9     		cbnz	r0, .L18
 234:../../CM7/Core/Src/main.c ****   {
 337              		.loc 1 234 3 is_stmt 1 view .LVU100
 234:../../CM7/Core/Src/main.c ****   {
 338              		.loc 1 234 7 is_stmt 0 view .LVU101
 339 003e 0648     		ldr	r0, .L20
 340 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 341              	.LVL8:
 234:../../CM7/Core/Src/main.c ****   {
 342              		.loc 1 234 6 discriminator 1 view .LVU102
 343 0044 30B9     		cbnz	r0, .L19
 242:../../CM7/Core/Src/main.c **** 
 344              		.loc 1 242 1 view .LVU103
 345 0046 08BD     		pop	{r3, pc}
 346              	.L16:
 224:../../CM7/Core/Src/main.c ****   }
 347              		.loc 1 224 5 is_stmt 1 view .LVU104
 348 0048 FFF7FEFF 		bl	Error_Handler
 349              	.LVL9:
 350              	.L17:
 228:../../CM7/Core/Src/main.c ****   }
 351              		.loc 1 228 5 view .LVU105
 352 004c FFF7FEFF 		bl	Error_Handler
 353              	.LVL10:
 354              	.L18:
 232:../../CM7/Core/Src/main.c ****   }
 355              		.loc 1 232 5 view .LVU106
 356 0050 FFF7FEFF 		bl	Error_Handler
 357              	.LVL11:
 358              	.L19:
 236:../../CM7/Core/Src/main.c ****   }
 359              		.loc 1 236 5 view .LVU107
 360 0054 FFF7FEFF 		bl	Error_Handler
 361              	.LVL12:
 362              	.L21:
 363              		.align	2
 364              	.L20:
ARM GAS  /tmp/cc4H4V8p.s 			page 17


 365 0058 00000000 		.word	huart3
 366 005c 00480040 		.word	1073760256
 367              		.cfi_endproc
 368              	.LFE172:
 370              		.section	.text.SystemClock_Config,"ax",%progbits
 371              		.align	1
 372              		.global	SystemClock_Config
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	SystemClock_Config:
 378              	.LFB171:
 142:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 379              		.loc 1 142 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 112
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383 0000 00B5     		push	{lr}
 384              	.LCFI5:
 385              		.cfi_def_cfa_offset 4
 386              		.cfi_offset 14, -4
 387 0002 9DB0     		sub	sp, sp, #116
 388              	.LCFI6:
 389              		.cfi_def_cfa_offset 120
 143:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 390              		.loc 1 143 3 view .LVU109
 143:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 391              		.loc 1 143 22 is_stmt 0 view .LVU110
 392 0004 4C22     		movs	r2, #76
 393 0006 0021     		movs	r1, #0
 394 0008 09A8     		add	r0, sp, #36
 395 000a FFF7FEFF 		bl	memset
 396              	.LVL13:
 144:../../CM7/Core/Src/main.c **** 
 397              		.loc 1 144 3 is_stmt 1 view .LVU111
 144:../../CM7/Core/Src/main.c **** 
 398              		.loc 1 144 22 is_stmt 0 view .LVU112
 399 000e 2022     		movs	r2, #32
 400 0010 0021     		movs	r1, #0
 401 0012 01A8     		add	r0, sp, #4
 402 0014 FFF7FEFF 		bl	memset
 403              	.LVL14:
 148:../../CM7/Core/Src/main.c **** 
 404              		.loc 1 148 3 is_stmt 1 view .LVU113
 405 0018 0420     		movs	r0, #4
 406 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 407              	.LVL15:
 152:../../CM7/Core/Src/main.c **** 
 408              		.loc 1 152 3 view .LVU114
 409              	.LBB12:
 152:../../CM7/Core/Src/main.c **** 
 410              		.loc 1 152 3 view .LVU115
 411 001e 0023     		movs	r3, #0
 412 0020 0093     		str	r3, [sp]
 152:../../CM7/Core/Src/main.c **** 
 413              		.loc 1 152 3 view .LVU116
 152:../../CM7/Core/Src/main.c **** 
ARM GAS  /tmp/cc4H4V8p.s 			page 18


 414              		.loc 1 152 3 discriminator 2 view .LVU117
 415 0022 254B     		ldr	r3, .L29
 416 0024 DA6A     		ldr	r2, [r3, #44]
 417 0026 22F00102 		bic	r2, r2, #1
 418 002a DA62     		str	r2, [r3, #44]
 152:../../CM7/Core/Src/main.c **** 
 419              		.loc 1 152 3 view .LVU118
 152:../../CM7/Core/Src/main.c **** 
 420              		.loc 1 152 3 is_stmt 0 discriminator 2 view .LVU119
 421 002c DB6A     		ldr	r3, [r3, #44]
 422 002e 03F00103 		and	r3, r3, #1
 423 0032 0093     		str	r3, [sp]
 152:../../CM7/Core/Src/main.c **** 
 424              		.loc 1 152 3 is_stmt 1 view .LVU120
 152:../../CM7/Core/Src/main.c **** 
 425              		.loc 1 152 3 is_stmt 0 discriminator 2 view .LVU121
 426 0034 214B     		ldr	r3, .L29+4
 427 0036 9A69     		ldr	r2, [r3, #24]
 428 0038 42F44042 		orr	r2, r2, #49152
 429 003c 9A61     		str	r2, [r3, #24]
 152:../../CM7/Core/Src/main.c **** 
 430              		.loc 1 152 3 is_stmt 1 view .LVU122
 152:../../CM7/Core/Src/main.c **** 
 431              		.loc 1 152 3 is_stmt 0 discriminator 2 view .LVU123
 432 003e 9B69     		ldr	r3, [r3, #24]
 433 0040 03F44043 		and	r3, r3, #49152
 434 0044 0093     		str	r3, [sp]
 152:../../CM7/Core/Src/main.c **** 
 435              		.loc 1 152 3 is_stmt 1 discriminator 4 view .LVU124
 436 0046 009B     		ldr	r3, [sp]
 437              	.LBE12:
 152:../../CM7/Core/Src/main.c **** 
 438              		.loc 1 152 3 view .LVU125
 154:../../CM7/Core/Src/main.c **** 
 439              		.loc 1 154 3 view .LVU126
 440              	.L23:
 154:../../CM7/Core/Src/main.c **** 
 441              		.loc 1 154 48 discriminator 1 view .LVU127
 154:../../CM7/Core/Src/main.c **** 
 442              		.loc 1 154 9 discriminator 1 view .LVU128
 154:../../CM7/Core/Src/main.c **** 
 443              		.loc 1 154 10 is_stmt 0 discriminator 1 view .LVU129
 444 0048 1C4B     		ldr	r3, .L29+4
 445 004a 9B69     		ldr	r3, [r3, #24]
 154:../../CM7/Core/Src/main.c **** 
 446              		.loc 1 154 9 discriminator 1 view .LVU130
 447 004c 13F4005F 		tst	r3, #8192
 448 0050 FAD0     		beq	.L23
 159:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 449              		.loc 1 159 3 is_stmt 1 view .LVU131
 159:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 450              		.loc 1 159 36 is_stmt 0 view .LVU132
 451 0052 0223     		movs	r3, #2
 452 0054 0993     		str	r3, [sp, #36]
 160:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 453              		.loc 1 160 3 is_stmt 1 view .LVU133
 160:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/cc4H4V8p.s 			page 19


 454              		.loc 1 160 30 is_stmt 0 view .LVU134
 455 0056 0122     		movs	r2, #1
 456 0058 0C92     		str	r2, [sp, #48]
 161:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 457              		.loc 1 161 3 is_stmt 1 view .LVU135
 161:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 458              		.loc 1 161 41 is_stmt 0 view .LVU136
 459 005a 4022     		movs	r2, #64
 460 005c 0D92     		str	r2, [sp, #52]
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 461              		.loc 1 162 3 is_stmt 1 view .LVU137
 162:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 462              		.loc 1 162 34 is_stmt 0 view .LVU138
 463 005e 1293     		str	r3, [sp, #72]
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 464              		.loc 1 163 3 is_stmt 1 view .LVU139
 163:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 465              		.loc 1 163 35 is_stmt 0 view .LVU140
 466 0060 0022     		movs	r2, #0
 467 0062 1392     		str	r2, [sp, #76]
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 468              		.loc 1 164 3 is_stmt 1 view .LVU141
 164:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 469              		.loc 1 164 30 is_stmt 0 view .LVU142
 470 0064 0421     		movs	r1, #4
 471 0066 1491     		str	r1, [sp, #80]
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 472              		.loc 1 165 3 is_stmt 1 view .LVU143
 165:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 473              		.loc 1 165 30 is_stmt 0 view .LVU144
 474 0068 3221     		movs	r1, #50
 475 006a 1591     		str	r1, [sp, #84]
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 476              		.loc 1 166 3 is_stmt 1 view .LVU145
 166:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 477              		.loc 1 166 30 is_stmt 0 view .LVU146
 478 006c 1693     		str	r3, [sp, #88]
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 479              		.loc 1 167 3 is_stmt 1 view .LVU147
 167:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 480              		.loc 1 167 30 is_stmt 0 view .LVU148
 481 006e 1793     		str	r3, [sp, #92]
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 482              		.loc 1 168 3 is_stmt 1 view .LVU149
 168:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 483              		.loc 1 168 30 is_stmt 0 view .LVU150
 484 0070 1893     		str	r3, [sp, #96]
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 485              		.loc 1 169 3 is_stmt 1 view .LVU151
 169:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 486              		.loc 1 169 32 is_stmt 0 view .LVU152
 487 0072 0C23     		movs	r3, #12
 488 0074 1993     		str	r3, [sp, #100]
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 489              		.loc 1 170 3 is_stmt 1 view .LVU153
 170:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 490              		.loc 1 170 35 is_stmt 0 view .LVU154
ARM GAS  /tmp/cc4H4V8p.s 			page 20


 491 0076 1A92     		str	r2, [sp, #104]
 171:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 492              		.loc 1 171 3 is_stmt 1 view .LVU155
 171:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 493              		.loc 1 171 34 is_stmt 0 view .LVU156
 494 0078 1B92     		str	r2, [sp, #108]
 172:../../CM7/Core/Src/main.c ****   {
 495              		.loc 1 172 3 is_stmt 1 view .LVU157
 172:../../CM7/Core/Src/main.c ****   {
 496              		.loc 1 172 7 is_stmt 0 view .LVU158
 497 007a 09A8     		add	r0, sp, #36
 498 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 499              	.LVL16:
 172:../../CM7/Core/Src/main.c ****   {
 500              		.loc 1 172 6 discriminator 1 view .LVU159
 501 0080 B0B9     		cbnz	r0, .L27
 179:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 502              		.loc 1 179 3 is_stmt 1 view .LVU160
 179:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 503              		.loc 1 179 31 is_stmt 0 view .LVU161
 504 0082 3F23     		movs	r3, #63
 505 0084 0193     		str	r3, [sp, #4]
 182:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 506              		.loc 1 182 3 is_stmt 1 view .LVU162
 182:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 507              		.loc 1 182 34 is_stmt 0 view .LVU163
 508 0086 0323     		movs	r3, #3
 509 0088 0293     		str	r3, [sp, #8]
 183:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 510              		.loc 1 183 3 is_stmt 1 view .LVU164
 183:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 511              		.loc 1 183 35 is_stmt 0 view .LVU165
 512 008a 0023     		movs	r3, #0
 513 008c 0393     		str	r3, [sp, #12]
 184:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 514              		.loc 1 184 3 is_stmt 1 view .LVU166
 184:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 515              		.loc 1 184 35 is_stmt 0 view .LVU167
 516 008e 0823     		movs	r3, #8
 517 0090 0493     		str	r3, [sp, #16]
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 518              		.loc 1 185 3 is_stmt 1 view .LVU168
 185:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 519              		.loc 1 185 36 is_stmt 0 view .LVU169
 520 0092 4023     		movs	r3, #64
 521 0094 0593     		str	r3, [sp, #20]
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 522              		.loc 1 186 3 is_stmt 1 view .LVU170
 186:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 523              		.loc 1 186 36 is_stmt 0 view .LVU171
 524 0096 0693     		str	r3, [sp, #24]
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 525              		.loc 1 187 3 is_stmt 1 view .LVU172
 187:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 526              		.loc 1 187 36 is_stmt 0 view .LVU173
 527 0098 4FF48062 		mov	r2, #1024
 528 009c 0792     		str	r2, [sp, #28]
ARM GAS  /tmp/cc4H4V8p.s 			page 21


 188:../../CM7/Core/Src/main.c **** 
 529              		.loc 1 188 3 is_stmt 1 view .LVU174
 188:../../CM7/Core/Src/main.c **** 
 530              		.loc 1 188 36 is_stmt 0 view .LVU175
 531 009e 0893     		str	r3, [sp, #32]
 190:../../CM7/Core/Src/main.c ****   {
 532              		.loc 1 190 3 is_stmt 1 view .LVU176
 190:../../CM7/Core/Src/main.c ****   {
 533              		.loc 1 190 7 is_stmt 0 view .LVU177
 534 00a0 0221     		movs	r1, #2
 535 00a2 01A8     		add	r0, sp, #4
 536 00a4 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 537              	.LVL17:
 190:../../CM7/Core/Src/main.c ****   {
 538              		.loc 1 190 6 discriminator 1 view .LVU178
 539 00a8 20B9     		cbnz	r0, .L28
 194:../../CM7/Core/Src/main.c **** 
 540              		.loc 1 194 1 view .LVU179
 541 00aa 1DB0     		add	sp, sp, #116
 542              	.LCFI7:
 543              		.cfi_remember_state
 544              		.cfi_def_cfa_offset 4
 545              		@ sp needed
 546 00ac 5DF804FB 		ldr	pc, [sp], #4
 547              	.L27:
 548              	.LCFI8:
 549              		.cfi_restore_state
 174:../../CM7/Core/Src/main.c ****   }
 550              		.loc 1 174 5 is_stmt 1 view .LVU180
 551 00b0 FFF7FEFF 		bl	Error_Handler
 552              	.LVL18:
 553              	.L28:
 192:../../CM7/Core/Src/main.c ****   }
 554              		.loc 1 192 5 view .LVU181
 555 00b4 FFF7FEFF 		bl	Error_Handler
 556              	.LVL19:
 557              	.L30:
 558              		.align	2
 559              	.L29:
 560 00b8 00040058 		.word	1476396032
 561 00bc 00480258 		.word	1476544512
 562              		.cfi_endproc
 563              	.LFE171:
 565              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 566              		.align	2
 567              	.LC0:
 568 0000 4D41494E 		.ascii	"MAIN\000"
 568      00
 569 0005 000000   		.align	2
 570              	.LC1:
 571 0008 53746172 		.ascii	"Startup finished...\015\012\000"
 571      74757020 
 571      66696E69 
 571      73686564 
 571      2E2E2E0D 
 572              		.section	.text.main,"ax",%progbits
 573              		.align	1
ARM GAS  /tmp/cc4H4V8p.s 			page 22


 574              		.global	main
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 579              	main:
 580              	.LFB170:
  73:../../CM7/Core/Src/main.c **** 
 581              		.loc 1 73 1 view -0
 582              		.cfi_startproc
 583              		@ args = 0, pretend = 0, frame = 8
 584              		@ frame_needed = 0, uses_anonymous_args = 0
 585 0000 10B5     		push	{r4, lr}
 586              	.LCFI9:
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 4, -8
 589              		.cfi_offset 14, -4
 590 0002 82B0     		sub	sp, sp, #8
 591              	.LCFI10:
 592              		.cfi_def_cfa_offset 16
  87:../../CM7/Core/Src/main.c **** 
 593              		.loc 1 87 3 view .LVU183
 594 0004 FFF7FEFF 		bl	HAL_Init
 595              	.LVL20:
  94:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 596              		.loc 1 94 3 view .LVU184
 597 0008 FFF7FEFF 		bl	SystemClock_Config
 598              	.LVL21:
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 599              		.loc 1 96 3 view .LVU185
 600              	.LBB13:
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 601              		.loc 1 96 3 view .LVU186
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 602              		.loc 1 96 3 view .LVU187
 603 000c 1F4B     		ldr	r3, .L39
 604 000e D3F8E020 		ldr	r2, [r3, #224]
 605 0012 42F00072 		orr	r2, r2, #33554432
 606 0016 C3F8E020 		str	r2, [r3, #224]
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 607              		.loc 1 96 3 view .LVU188
 608 001a D3F8E030 		ldr	r3, [r3, #224]
 609 001e 03F00073 		and	r3, r3, #33554432
 610 0022 0193     		str	r3, [sp, #4]
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 611              		.loc 1 96 3 view .LVU189
 612 0024 019B     		ldr	r3, [sp, #4]
 613              	.LBE13:
  96:../../CM7/Core/Src/main.c ****   HAL_HSEM_FastTake(HSEM_ID_0);
 614              		.loc 1 96 3 view .LVU190
  97:../../CM7/Core/Src/main.c ****   HAL_HSEM_Release(HSEM_ID_0,0);
 615              		.loc 1 97 3 view .LVU191
 616 0026 0020     		movs	r0, #0
 617 0028 FFF7FEFF 		bl	HAL_HSEM_FastTake
 618              	.LVL22:
  98:../../CM7/Core/Src/main.c **** 
 619              		.loc 1 98 3 view .LVU192
 620 002c 0021     		movs	r1, #0
ARM GAS  /tmp/cc4H4V8p.s 			page 23


 621 002e 0846     		mov	r0, r1
 622 0030 FFF7FEFF 		bl	HAL_HSEM_Release
 623              	.LVL23:
 101:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 624              		.loc 1 101 3 view .LVU193
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 625              		.loc 1 102 3 view .LVU194
 101:../../CM7/Core/Src/main.c ****   while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 626              		.loc 1 101 11 is_stmt 0 view .LVU195
 627 0034 4FF6FF73 		movw	r3, #65535
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 628              		.loc 1 102 8 view .LVU196
 629 0038 00E0     		b	.L33
 630              	.LVL24:
 631              	.L36:
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 632              		.loc 1 102 68 discriminator 1 view .LVU197
 633 003a 1346     		mov	r3, r2
 634              	.LVL25:
 635              	.L33:
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 636              		.loc 1 102 57 is_stmt 1 discriminator 2 view .LVU198
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 637              		.loc 1 102 10 is_stmt 0 discriminator 2 view .LVU199
 638 003c 134A     		ldr	r2, .L39
 639 003e 1268     		ldr	r2, [r2]
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 640              		.loc 1 102 57 discriminator 2 view .LVU200
 641 0040 12F4004F 		tst	r2, #32768
 642 0044 03D1     		bne	.L32
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 643              		.loc 1 102 68 discriminator 1 view .LVU201
 644 0046 5A1E     		subs	r2, r3, #1
 645              	.LVL26:
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 646              		.loc 1 102 57 discriminator 1 view .LVU202
 647 0048 002B     		cmp	r3, #0
 648 004a F6DC     		bgt	.L36
 102:../../CM7/Core/Src/main.c ****   if ( timeout < 0 )
 649              		.loc 1 102 68 discriminator 1 view .LVU203
 650 004c 1346     		mov	r3, r2
 651              	.LVL27:
 652              	.L32:
 103:../../CM7/Core/Src/main.c ****   {
 653              		.loc 1 103 3 is_stmt 1 view .LVU204
 103:../../CM7/Core/Src/main.c ****   {
 654              		.loc 1 103 6 is_stmt 0 view .LVU205
 655 004e 002B     		cmp	r3, #0
 656 0050 1ADB     		blt	.L38
 114:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 657              		.loc 1 114 3 is_stmt 1 view .LVU206
 658 0052 FFF7FEFF 		bl	MX_GPIO_Init
 659              	.LVL28:
 115:../../CM7/Core/Src/main.c ****   MX_LWIP_Init();
 660              		.loc 1 115 3 view .LVU207
 661 0056 FFF7FEFF 		bl	MX_USART3_UART_Init
 662              	.LVL29:
ARM GAS  /tmp/cc4H4V8p.s 			page 24


 116:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 663              		.loc 1 116 3 view .LVU208
 664 005a FFF7FEFF 		bl	MX_LWIP_Init
 665              	.LVL30:
 118:../../CM7/Core/Src/main.c ****   LOG_InitModule(&internal_log_mod, "MAIN", LOG_LEVEL_INFO);
 666              		.loc 1 118 3 view .LVU209
 667 005e 0C48     		ldr	r0, .L39+4
 668 0060 FFF7FEFF 		bl	LOG_Init
 669              	.LVL31:
 119:../../CM7/Core/Src/main.c ****   LOG_INFO("Startup finished...\r\n");
 670              		.loc 1 119 3 view .LVU210
 671 0064 0B4C     		ldr	r4, .L39+8
 672 0066 0522     		movs	r2, #5
 673 0068 0B49     		ldr	r1, .L39+12
 674 006a 2046     		mov	r0, r4
 675 006c FFF7FEFF 		bl	LOG_InitModule
 676              	.LVL32:
 120:../../CM7/Core/Src/main.c **** 
 677              		.loc 1 120 3 view .LVU211
 678 0070 0A4A     		ldr	r2, .L39+16
 679 0072 0521     		movs	r1, #5
 680 0074 2046     		mov	r0, r4
 681 0076 FFF7FEFF 		bl	LOG_Printf
 682              	.LVL33:
 122:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 683              		.loc 1 122 3 view .LVU212
 684 007a 0221     		movs	r1, #2
 685 007c 0848     		ldr	r0, .L39+20
 686 007e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 687              	.LVL34:
 688              	.L35:
 127:../../CM7/Core/Src/main.c ****   {
 689              		.loc 1 127 3 view .LVU213
 129:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 690              		.loc 1 129 5 discriminator 1 view .LVU214
 691 0082 FFF7FEFF 		bl	MX_LWIP_Process
 692              	.LVL35:
 127:../../CM7/Core/Src/main.c ****   {
 693              		.loc 1 127 9 view .LVU215
 694 0086 FCE7     		b	.L35
 695              	.LVL36:
 696              	.L38:
 105:../../CM7/Core/Src/main.c ****   }
 697              		.loc 1 105 5 view .LVU216
 698 0088 FFF7FEFF 		bl	Error_Handler
 699              	.LVL37:
 700              	.L40:
 105:../../CM7/Core/Src/main.c ****   }
 701              		.loc 1 105 5 is_stmt 0 view .LVU217
 702              		.align	2
 703              	.L39:
 704 008c 00440258 		.word	1476543488
 705 0090 00000000 		.word	huart3
 706 0094 00000000 		.word	internal_log_mod
 707 0098 00000000 		.word	.LC0
 708 009c 08000000 		.word	.LC1
 709 00a0 00100258 		.word	1476530176
ARM GAS  /tmp/cc4H4V8p.s 			page 25


 710              		.cfi_endproc
 711              	.LFE170:
 713              		.section	.bss.internal_log_mod,"aw",%nobits
 714              		.align	2
 717              	internal_log_mod:
 718 0000 00000000 		.space	12
 718      00000000 
 718      00000000 
 719              		.global	huart3
 720              		.section	.bss.huart3,"aw",%nobits
 721              		.align	2
 724              	huart3:
 725 0000 00000000 		.space	148
 725      00000000 
 725      00000000 
 725      00000000 
 725      00000000 
 726              		.text
 727              	.Letext0:
 728              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 729              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 730              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 731              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 732              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 733              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 734              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 735              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 736              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 737              		.file 12 "../../Libraries/fw-shared-modules/Inc/log.h"
 738              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 739              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 740              		.file 15 "../../CM7/LWIP/App/lwip.h"
 741              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 742              		.file 17 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 743              		.file 18 "<built-in>"
ARM GAS  /tmp/cc4H4V8p.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc4H4V8p.s:20     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc4H4V8p.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc4H4V8p.s:203    .text.MX_GPIO_Init:000000f0 $d
     /tmp/cc4H4V8p.s:210    .text.Error_Handler:00000000 $t
     /tmp/cc4H4V8p.s:216    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc4H4V8p.s:256    .text.Error_Handler:00000010 $d
     /tmp/cc4H4V8p.s:261    .text.MX_USART3_UART_Init:00000000 $t
     /tmp/cc4H4V8p.s:266    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/cc4H4V8p.s:365    .text.MX_USART3_UART_Init:00000058 $d
     /tmp/cc4H4V8p.s:724    .bss.huart3:00000000 huart3
     /tmp/cc4H4V8p.s:371    .text.SystemClock_Config:00000000 $t
     /tmp/cc4H4V8p.s:377    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc4H4V8p.s:560    .text.SystemClock_Config:000000b8 $d
     /tmp/cc4H4V8p.s:566    .rodata.main.str1.4:00000000 $d
     /tmp/cc4H4V8p.s:573    .text.main:00000000 $t
     /tmp/cc4H4V8p.s:579    .text.main:00000000 main
     /tmp/cc4H4V8p.s:704    .text.main:0000008c $d
     /tmp/cc4H4V8p.s:717    .bss.internal_log_mod:00000000 internal_log_mod
     /tmp/cc4H4V8p.s:714    .bss.internal_log_mod:00000000 $d
     /tmp/cc4H4V8p.s:721    .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_HSEM_FastTake
HAL_HSEM_Release
MX_LWIP_Init
LOG_Init
LOG_InitModule
LOG_Printf
MX_LWIP_Process
