
*** Running vivado
    with args -log ex3_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex3_xlconstant_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex3_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:02:04 . Memory (MB): peak = 291.719 ; gain = 81.828
INFO: [Synth 8-638] synthesizing module 'ex3_xlconstant_0_0' [c:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/ip/ex3_xlconstant_0_0/sim/ex3_xlconstant_0_0.vhd:35]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (1#1) [c:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/ipshared/e147/xlconstant.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ex3_xlconstant_0_0' (2#1) [c:/Users/fmcta/Desktop/aula5_ex3/aula5_ex3.srcs/sources_1/bd/ex3/ip/ex3_xlconstant_0_0/sim/ex3_xlconstant_0_0.vhd:35]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:02:06 . Memory (MB): peak = 329.215 ; gain = 119.324
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:02:06 . Memory (MB): peak = 329.215 ; gain = 119.324
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 530.500 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:02:20 . Memory (MB): peak = 530.500 ; gain = 320.609
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:02:20 . Memory (MB): peak = 530.500 ; gain = 320.609
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:02:20 . Memory (MB): peak = 530.500 ; gain = 320.609
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:02:20 . Memory (MB): peak = 530.500 ; gain = 320.609
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:02:21 . Memory (MB): peak = 530.500 ; gain = 320.609
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:02:34 . Memory (MB): peak = 567.219 ; gain = 357.328
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:02:34 . Memory (MB): peak = 567.219 ; gain = 357.328
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:02:34 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:02:35 . Memory (MB): peak = 576.762 ; gain = 366.871
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 601.160 ; gain = 385.148
