C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-----------------------------------------------------------------------------
  14          // Global Constants
  15          //-----------------------------------------------------------------------------
  16          
  17          #define BAUDRATE     115200            // Baud rate of UART in bps
  18          
  19          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  20          
  21          #define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  22          
  23          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  24          
  25          #define N            500               // Number of samples to capture at
  26                                                 // each DAC frequency
  27          
  28          #define PHASE_PRECISION  65536         // Range of phase accumulator
  29          
  30          #define OUTPUT_RATE_DAC  24000L        // DAC output rate in Hz
  31          
  32          #define START_FREQUENCY  10            // Define the starting frequency
  33          #define STOP_FREQUENCY   4999          // Define the ending frequency
  34          #define FREQ_STEP        10            // Define the number of Hz the frequency
  35                                                 // will step for the frequency sweep     
  36                                                 
  37          //-----------------------------------------------------------------------------
  38          // Macros
  39          //-----------------------------------------------------------------------------
  40          
  41          #if defined __C51__
  42          #include <intrins.h>
  43          #define NOP() \
*** WARNING C317 IN LINE 44 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  44             _nop_();
  45          #elif defined SDCC
              #define NOP() \
                 _asm \
                 nop \
                 _endasm;
              #endif // defined SDCC
  51          
  52          // Single FIR_TAP macro takes advantage of mirroring
  53          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  54          // loaded into the MAC registers once).
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 2   

  55          #define FIR_TAP_MIRROR(X,Y,Z) \
  56             MAC0A = X; \
  57             MAC0BH = Y.u8[MSB]; \
  58             MAC0BL = Y.u8[LSB]; \
  59             MAC0BH = Z.u8[MSB]; \
  60             MAC0BL = Z.u8[LSB];
  61          
  62          // Single FIR_TAP macro
  63          #define FIR_TAP(X,Y) \
  64             MAC0A = X; \
  65             MAC0BH = Y.u8[MSB]; \
  66             MAC0BL = Y.u8[LSB];
  67          
  68          #define BREAK_MACRO \
  69             SFRPAGE = UART0_PAGE; \
  70             if(TI0 == 1 || RI0 == 1){ \
  71               break; \
  72             } \
  73             SFRPAGE = SFRPAGE_save;
  74          
  75          //-----------------------------------------------------------------------------
  76          // Global Variables
  77          //-----------------------------------------------------------------------------
  78          // For the FIR filter
  79          // 'x' holds the 'delay line' of input samples
  80          //idata SI_UU16_t x[TAPS];
  81          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  82          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  83          SI_SEGMENT_VARIABLE(TAPS, unsigned int, xdata);
  84          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  85          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
  86          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
  87          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
  88          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  89          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
  90          SI_SEGMENT_VARIABLE(number, int, xdata);
  91          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
  92          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  93          SI_SEGMENT_VARIABLE(freq_divider, char, xdata);
  94          
  95          sbit LED = P1^6;                       // LED='1' means ON
  96          // For the frequency sweep
  97          unsigned int Phase_Add;
  98          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);// Filter output
  99          //-----------------------------------------------------------------------------
 100          // Function Prototypes
 101          //-----------------------------------------------------------------------------
 102          
 103          void SYSCLK_Init (void);               // Configure system clock
 104          void PORT_Init (void);                 // Configure port output
 105          void UART0_Init (void);                // Configure UART operation
 106          void Timer0_Init(void);                // Configure Timer0
 107          void ADC0_Init (void);                 // Configure ADC
 108          void DAC0_Init(void);                  // Configure DAC
 109          void Timer3_Init (int counts);         // Configure Timer 3
 110          void Timer4_Init (int counts);         // Configure Timer 4
 111          void Set_DAC_Frequency (unsigned long frequency);
 112          
 113          // Define the UART printing functions
 114          #if defined __C51__
 115          char putchar (char c);                 // Define putchar for Keil
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 3   

 116          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 119          
 120          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 121          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 122          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 123          // A full cycle, 16-bit, 2's complement sine wave lookup table
 124          //int code SINE_TABLE[256] = {
 125          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 126             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 127             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 128             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 129             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 130             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 131             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 132             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 133             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 134             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 135             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 136             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 137             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 138             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 139             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 140             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 141             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 142             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 143             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 144             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 145             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 146             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 147             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 148             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 149             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 150             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 151             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 152             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 153             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
 154             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 155             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 156             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
 157             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
 158          };
 159          
 160          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 161          // disable the WDT before memory is initialized.
 162          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
 171          
 172          //-----------------------------------------------------------------------------
 173          // MAIN Routine
 174          //-----------------------------------------------------------------------------
 175          
 176          void main (void)
 177          {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 4   

 178   1         //-----------------------------------------------------------------------------
 179   1         // FIR VARIABLES
 180   1         //-----------------------------------------------------------------------------
 181   1         static unsigned char delay_index = 0;
 182   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 183   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 184   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 185   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 186   1         //-----------------------------------------------------------------------------
 187   1         
 188   1         WDTCN = 0xDE;                       // Disable watchdog timer
 189   1         WDTCN = 0xAD;
 190   1      
 191   1         SYSCLK_Init ();                     // Initialize oscillator
 192   1         PORT_Init ();                       // Initialize crossbar and GPIO
 193   1         UART0_Init ();                      // Initialize UART0
 194   1         Timer0_Init ();
 195   1        
 196   1         // Initialize Timer3 to overflow at the ADC sample rate
 197   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 198   1        
 199   1         // Initialize Timer4 to overflow at the DAC sample rate
 200   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 201   1        
 202   1         DAC0_Init ();                       // Initialize the DAC
 203   1         ADC0_Init ();                       // Initialize the ADC  
 204   1        
 205   1         SFRPAGE = ADC0_PAGE;
 206   1      
 207   1         AD0EN = 1;                          // Enable ADC
 208   1      
 209   1         SFRPAGE = MAC0_PAGE;
 210   1      
 211   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 212   1                                             // enabled
 213   1         data_for_filter_counter = 0;
 214   1         
 215   1         //
 216   1         freq_number = 0;
 217   1         
 218   1         frequency = START_FREQUENCY;
 219   1         
 220   1         EA = 1;
 221   1        
 222   1         modbus_init_from_flash();
 223   1         
 224   1      //-----------------------------------------------------------------------------  
 225   1         while (1) {
 226   2            freq_divider = 0;
 227   2            for (number=0; number<12; number++) {
 228   3               if (getFreqFromModbusForDAC(number) != 0) {
 229   4                  freq_divider++;
 230   4               }
 231   3            }
 232   2            if (data_for_filter_counter == N) {
 233   3               for (freq_number=0; freq_number<12; freq_number++) {
 234   4                  delay_index = delay_index_arr [freq_number];
 235   4                  // Initialize the delay line for the FIR filter
 236   4                  for (i = 0; i < FILTER_MAX_ORDER; i++)
 237   4                  {
 238   5                     x[i].s16 = 0;
 239   5                  }
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 5   

 240   4                  // Initialize the sample array
 241   4                  for (i = 0; i < N; i ++)
 242   4                  {
 243   5                     filtered_samples[i] = 0;
 244   5                  }   
 245   4                  TAPS = populateFirCoefficients(B_FIR, freq_number);
 246   4                  if (TAPS > FILTER_MAX_ORDER || TAPS == 0) {
 247   5                     TAPS = 10;
 248   5                  }
 249   4                  for (i=0; i<N; i++) {         
 250   5                     // Store ADC result in the delay line
 251   5                     x[delay_index].u16 = data_for_filter[i].u16;
 252   5                     // Sample_index points to newest data
 253   5                     sample_index = delay_index;         
 254   5                     // Update delay index
 255   5                     if (delay_index == (TAPS - 1))
 256   5                     {
 257   6                        delay_index = 0;
 258   6                     }
 259   5                     else
 260   5                     {
 261   6                        delay_index++;
 262   6                     }
 263   5      
 264   5                     MAC0CF |= 0x08;                  // Clear accumulator
 265   5                
 266   5                     // Mirror algorithm
 267   5                     if (sample_index == TAPS - 1)
 268   5                     {
 269   6                        opposite_sample_index = 0;
 270   6                     }
 271   5                     else
 272   5                     {
 273   6                        opposite_sample_index = sample_index + 1;
 274   6                     }
 275   5                     for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 276   5                     {
 277   6                        FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 278   6                        x[opposite_sample_index]);
 279   6                   
 280   6                        if (sample_index == 0)
 281   6                        {
 282   7                           sample_index = TAPS - 1;
 283   7                        }
 284   6                        else
 285   6                        {
 286   7                           sample_index--;
 287   7                        }
 288   6      
 289   6                        if (opposite_sample_index == TAPS - 1)
 290   6                        {
 291   7                           opposite_sample_index = 0;
 292   7                        }
 293   6                        else
 294   6                        {
 295   7                           opposite_sample_index++;
 296   7                        }
 297   6                     }    
 298   5                     if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 299   5                     {
 300   6                        FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 301   6                        NOP ();
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 6   

 302   6                        NOP ();
 303   6                        NOP ();
 304   6                     }
 305   5                     Sample.u16 = MAC0RND;
 306   5                     filtered_samples[i] = Sample.u16;
 307   5                  }
 308   4                  putRms2Modbus(RMS_Calc((int *) filtered_samples, N, TAPS), freq_number);
 309   4                  delay_index_arr [freq_number] = delay_index;
 310   4               }
 311   3               LED = !LED;
 312   3               data_for_filter_counter = 0;
 313   3            }
 314   2         }
 315   1      //-----------------------------------------------------------------------------  
 316   1      }
 317          
 318          //-----------------------------------------------------------------------------
 319          // Initialization Subroutines
 320          //-----------------------------------------------------------------------------
 321          
 322          //-----------------------------------------------------------------------------
 323          // SYSCLK_Init
 324          //-----------------------------------------------------------------------------
 325          //
 326          // Return Value:  None
 327          // Parameters:    None
 328          //
 329          // This routine initializes the system clock to use the internal 24.5MHz*4
 330          // oscillator as its clock source.
 331          //
 332          //-----------------------------------------------------------------------------
 333          void SYSCLK_Init (void)
 334          {
 335   1         char i;
 336   1         unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 337   1      
 338   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 339   1      
 340   1         OSCICN = 0x83;
 341   1      
 342   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 343   1         // clock source for the PLL.
 344   1         PLL0CN &= ~0x04;                    // Internal oscillator
 345   1      
 346   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 347   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
 348   1         // on page 199).
 349   1         SFRPAGE = LEGACY_PAGE;
 350   1         FLSCL |= 0x30;                      // >= 100 MHz
 351   1         SFRPAGE = CONFIG_PAGE;
 352   1      
 353   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 354   1         PLL0CN |= 0x01;
 355   1      
 356   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 357   1         // frequency to the PLL.
 358   1         PLL0DIV = 0x01;
 359   1      
 360   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
 361   1         // range for the divided reference frequency.
 362   1         PLL0FLT |= 0x01;
 363   1      
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 7   

 364   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 365   1         // range for the PLL output frequency.
 366   1         PLL0FLT &= ~0x30;
 367   1      
 368   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 369   1         // factor.
 370   1         PLL0MUL = 0x04;
 371   1      
 372   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 373   1         for (i = 100; i > 0; i--);
 374   1      
 375   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 376   1         PLL0CN |= 0x02;
 377   1      
 378   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 379   1         while ((PLL0CN & 0x10) != 0x10);
 380   1      
 381   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 382   1         // register.
 383   1         CLKSEL = 0x02;
 384   1      
 385   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 386   1      }
 387          
 388          //-----------------------------------------------------------------------------
 389          // PORT_Init
 390          //-----------------------------------------------------------------------------
 391          //
 392          // Return Value:  None
 393          // Parameters:    None
 394          //
 395          // Configure the Crossbar and GPIO ports.
 396          //
 397          // Pinout:
 398          //
 399          // P0.0 - UART TX1 (push-pull)
 400          // P0.1 - UART RX1
 401          //
 402          // P1.6 - LED (push-pull)
 403          //
 404          // DAC0 - DAC0 output
 405          //
 406          // AIN0.0 - ADC0 analog input
 407          //
 408          // Note: DAC0 and AIN0.0 must be tied together.
 409          //
 410          //-----------------------------------------------------------------------------
 411          void PORT_Init (void)
 412          {
 413   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 414   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 415   1      
 416   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 417   1      
 418   1         XBR0     = 0x04;
 419   1         XBR1     = 0x00;
 420   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 421   1                                             // Enable UART0
 422   1      
 423   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 424   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 425   1        
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 8   

 426   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 427   1      }
 428          
 429          //-----------------------------------------------------------------------------
 430          // UART0_Init
 431          //-----------------------------------------------------------------------------
 432          void Timer0_Init(void)
 433          {
 434   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 435   1        SFRPAGE_save = SFRPAGE;
 436   1        
 437   1        SFRPAGE = TIMER01_PAGE;
 438   1        
 439   1        TMOD   &= 0xFD;
 440   1        TMOD   |= 0x01;
 441   1        TH0     = 0x00;
 442   1        TL0     = 0x00;
 443   1        ET0     = 1;
 444   1        TR0     = 1;
 445   1        CKCON  |= 0x08;
 446   1        SFRPAGE = SFRPAGE_save;
 447   1      }
 448          //-----------------------------------------------------------------------------
 449          // UART0_Init
 450          //-----------------------------------------------------------------------------
 451          //
 452          // Return Value:  None
 453          // Parameters:    None
 454          //
 455          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 456          //
 457          //-----------------------------------------------------------------------------
 458          void UART0_Init (void)
 459          {
 460   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 461   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 462   1      
 463   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 464   1          
 465   1         SCON0  = 0x70;
 466   1         TMOD   = 0x20;
 467   1         TH1    = 0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 468   1         TR1    = 1;
 469   1         CKCON |= 0x10;
 470   1         PCON  |= 0x80;//SMOD0 = 1 
 471   1        
 472   1         TI0    = 0;                         // Indicate TX0 ready
 473   1         
 474   1         PS0    = 1;
 475   1        
 476   1         ES0    = 1; 
 477   1        
 478   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 479   1      }
 480          //-----------------------------------------------------------------------------
 481          // DAC0_Init
 482          //-----------------------------------------------------------------------------
 483          //
 484          // Return Value:  None
 485          // Parameters:    None
 486          //
 487          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 9   

 488          // the ADC initialization code.
 489          //
 490          //-----------------------------------------------------------------------------
 491          void DAC0_Init(void){
 492   1      
 493   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 494   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 495   1      
 496   1         SFRPAGE = DAC0_PAGE;
 497   1      
 498   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 499   1                                             // managed by Timer4 overflows
 500   1      
 501   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 502   1      }
 503          
 504          //-----------------------------------------------------------------------------
 505          // ADC0_Init
 506          //-----------------------------------------------------------------------------
 507          //
 508          // Return Value:  None
 509          // Parameters:    None
 510          //
 511          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 512          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 513          // left-justified.  This function also enables the ADC end-of-conversion
 514          // interrupt and leaves the ADC disabled.
 515          //
 516          //-----------------------------------------------------------------------------
 517          void ADC0_Init (void)
 518          {
 519   1         char SFRPAGE_SAVE = SFRPAGE;        // Save Current SFR page
 520   1      
 521   1         SFRPAGE = ADC0_PAGE;
 522   1      
 523   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 524   1                                             // mode; ADC0 conversions are initiated
 525   1                                             // on overflow of Timer3; ADC0 data is
 526   1                                             // left-justified
 527   1      
 528   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 529   1                                             // buffer
 530   1      
 531   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 532   1      
 533   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
 534   1      
 535   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 536   1      
 537   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 538   1      }
 539          
 540          //-----------------------------------------------------------------------------
 541          // Timer3_Init
 542          //-----------------------------------------------------------------------------
 543          //
 544          // Return Value:  None
 545          // Parameters:    None
 546          //
 547          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 548          // interrupt generated) using SYSCLK as its time base.
 549          //
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 10  

 550          // Timer 3 overflow automatically triggers ADC0 conversion.
 551          //
 552          //-----------------------------------------------------------------------------
 553          void Timer3_Init (int counts)
 554          {
 555   1         char SFRPAGE_SAVE = SFRPAGE;        // Save Current SFR page
 556   1      
 557   1         SFRPAGE = TMR3_PAGE;
 558   1      
 559   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 560   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 561   1      
 562   1         RCAP3   = -counts;                  // Init reload values
 563   1         TMR3    = RCAP3;                    // set to reload immediately
 564   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 565   1         TR3 = 1;                            // Start Timer3
 566   1      
 567   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 568   1      }
 569          //-----------------------------------------------------------------------------
 570          // Timer4_Init
 571          //-----------------------------------------------------------------------------
 572          //
 573          // Return Value:  None
 574          // Parameters:
 575          //   1) counts - the number of timer clocks to count before a timer interrupt
 576          //           should occur
 577          //
 578          // Configure Timer4 to auto-reload mode and to generate interrupts
 579          // at intervals specified in <counts> using SYSCLK as its time base.
 580          //
 581          // Timer 4 overflow controls the DAC update rate.
 582          //
 583          //-----------------------------------------------------------------------------
 584          void Timer4_Init (int counts)
 585          {
 586   1         char SFRPAGE_SAVE = SFRPAGE;     // Save Current SFR page
 587   1      
 588   1         SFRPAGE = TMR4_PAGE;
 589   1      
 590   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 591   1                                          // Set to Auto-Reload Mode
 592   1      
 593   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 594   1                                          // Timer4 counts SYSCLKs
 595   1      
 596   1         RCAP4 = -counts;                 // Set reload value
 597   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 598   1        
 599   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 600   1         TR4 = 1;                         // Start Timer4
 601   1      
 602   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 603   1      }
 604          //-----------------------------------------------------------------------------
 605          // ADC0_ISR
 606          //-----------------------------------------------------------------------------
 607          //
 608          // ADC0 end-of-conversion ISR
 609          //
 610          // This interrupt service routine is called on ADC0 conversion complete.
 611          // The ADC result is converted to signed and stored in the FIR delay line.
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 11  

 612          //
 613          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 614          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 615          // bit is set to indicate the value is ready.
 616          //
 617          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 618          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 619          // that the value is ready.
 620          //
 621          //-----------------------------------------------------------------------------
 622          //void ADC0_ISR (void) interrupt 15
 623          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 624          {
 625   1         volatile SI_UU16_t input;
 626   1        
 627   1         AD0INT = 0;                         // Clear ADC conversion complete
 628   1                                             // indicator
 629   1      
 630   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 631   1         
 632   1         
 633   1         if (data_for_filter_counter < N) {
 634   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 635   2         }
 636   1      }
 637          
 638          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 639          {
 640   1        unsigned char SFRPAGE_save = SFRPAGE;
 641   1        SFRPAGE = TIMER01_PAGE;
 642   1        TH0     = 0x00;
 643   1        TL0     = 0x00;
 644   1        TF0     = 0;
 645   1        SFRPAGE = SFRPAGE_save;
 646   1        if(modbus_was_sendind_received()) {
 647   2          modbus_command_received();
 648   2          LED     = !LED;
 649   2        }
 650   1        SFRPAGE = SFRPAGE_save;
 651   1      }
 652          
 653          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 654          {
 655   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 656   1        SFRPAGE = UART0_PAGE;
 657   1        if(RI0 == 1) {
 658   2          SFRPAGE = TMR4_PAGE;
 659   2          TR4 = 0;
 660   2          SFRPAGE = UART0_PAGE;
 661   2          AD0EN = 0;
 662   2          modbus_byte_receive(SBUF0);
 663   2          RI0 = 0;
 664   2        }
 665   1        if(TI0 == 1) {
 666   2          TI0 = 0;
 667   2          if (modbus_transmit_buffer_is_empty()) {
 668   3          }
 669   2          else {
 670   3            modbus_transmit_byte();
 671   3          }
 672   2        }
 673   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 12  

 674   1      }
 675          //-----------------------------------------------------------------------------
 676          // Timer4_ISR
 677          //-----------------------------------------------------------------------------
 678          //
 679          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 680          // and is used to schedule the DAC output sample rate in this example.
 681          // Note that the value that is written to DAC1 during this ISR call is
 682          // actually transferred to DAC1 at the next Timer4 overflow.
 683          //
 684          //-----------------------------------------------------------------------------
 685          //void Timer4_ISR (void) interrupt 16
 686          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 687          { 
 688   1         char number = 0;
 689   1         int temp1 = 0;                      // The temporary value that passes
 690   1                                             // through 3 stages before being written
 691   1                                             // to the IDAC
 692   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 693   1        
 694   1         if (freq_divider == 0) {
 695   2            freq_divider = 1;
 696   2         }
 697   1        
 698   1         for (number=0; number<12; number++) {
 699   2            if (getFreqFromModbusForDAC(number) != 0) {
 700   3              Phase_Add = (unsigned int)((unsigned long)((FREQS[number] *
 701   3                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 702   3              
 703   3              phase_acc[number].u16 += Phase_Add;
 704   3              temp1 += (SINE_TABLE[phase_acc[number].u8[MSB]] / freq_divider);
 705   3            }
 706   2         }
 707   1      
 708   1         //LED = !LED;
 709   1         
 710   1         SFRPAGE = DAC0_PAGE;
 711   1      
 712   1         // Add a DC bias to make the rails 0 to 65535
 713   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 714   1         // a unipolar quantity.
 715   1      
 716   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 717   1      }
 718          //-----------------------------------------------------------------------------
 719          // putchar
 720          //-----------------------------------------------------------------------------
 721          //
 722          // Return Value:
 723          //   1) char c - returns the char c that was passed as a parameter
 724          // Parameters:
 725          //   1) char c - the character to be printed
 726          //
 727          // Print the character <c> using UART0 at <BAUDRATE>.
 728          //
 729          //-----------------------------------------------------------------------------
 730          #if defined __C51__
 731          char putchar (char c)
 732          #elif defined SDCC
              void putchar (char c)
              #endif
 735          {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                04/21/2020 08:27:19 PAGE 13  

 736   1         modbus_push_transmit_buffer(c);
 737   1      #if defined __C51__
 738   1         return c;                           // Print the character
 739   1      #endif
 740   1      }
 741          //-----------------------------------------------------------------------------
 742          // End Of File
 743          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1682    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   2342       9
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      3       8
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
