// Seed: 3208473882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = ~-1;
endmodule
module module_2 (
    output uwire id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  wor   id_3
);
  assign id_0 = -1;
  logic [1 : -1] id_5, id_6, id_7 = id_7 + id_2, id_8;
  assign id_0 = id_3;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
