

================================================================
== Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s'
================================================================
* Date:           Tue Jul 30 11:18:15 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.344 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101| 11.393 us | 11.393 us |  4101|  4101|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4099|     4099|         5|          1|          1|  4096|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      0|        0|      359|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      102|    -|
|Register             |        0|      -|      173|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      173|      493|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_14_fu_206_p2           |     *    |      0|  0|  40|           7|           8|
    |mul_ln1118_15_fu_207_p2           |     *    |      0|  0|  40|           6|           8|
    |mul_ln1118_fu_204_p2              |     *    |      0|  0|  40|           7|           8|
    |acc_0_V_7_fu_487_p2               |     +    |      0|  0|  18|          15|          15|
    |acc_0_V_fu_481_p2                 |     +    |      0|  0|  18|          15|          15|
    |add_ln106_fu_284_p2               |     +    |      0|  0|  13|          13|           1|
    |add_ln1192_35_fu_418_p2           |     +    |      0|  0|  14|          14|          14|
    |add_ln1192_36_fu_475_p2           |     +    |      0|  0|  15|          15|          15|
    |add_ln1192_fu_465_p2              |     +    |      0|  0|   3|           2|           2|
    |add_ln415_16_fu_452_p2            |     +    |      0|  0|  11|          11|          11|
    |add_ln415_fu_436_p2               |     +    |      0|  0|  13|          13|          13|
    |p_Val2_2_fu_531_p2                |     +    |      0|  0|   8|           8|           8|
    |sub_ln1118_fu_394_p2              |     -    |      0|  0|  12|          12|          12|
    |and_ln779_fu_617_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_642_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_631_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_551_p2                 |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_662_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_679_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_591_p2         |   icmp   |      0|  0|   9|           3|           2|
    |Range1_all_zeros_fu_597_p2        |   icmp   |      0|  0|   9|           3|           1|
    |Range2_all_ones_fu_575_p2         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln106_fu_278_p2              |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_24_fu_695_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_684_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_690_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_652_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_668_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_623_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_637_p3           |  select  |      0|  0|   2|           1|           1|
    |res_V_data_V_din                  |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_701_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_708_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_545_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_611_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_7_fu_646_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_8_fu_657_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_673_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 359|         188|         204|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |indvar_flatten_reg_193   |   9|          2|   13|         26|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 102|         22|   22|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |Range1_all_ones_reg_812   |   1|   0|    1|          0|
    |Range1_all_zeros_reg_818  |   1|   0|    1|          0|
    |add_ln1192_35_reg_784     |  14|   0|   14|          0|
    |and_ln786_reg_823         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |carry_2_reg_801           |   1|   0|    1|          0|
    |icmp_ln106_reg_724        |   1|   0|    1|          0|
    |indvar_flatten_reg_193    |  13|   0|   13|          0|
    |p_Result_4_reg_807        |   1|   0|    1|          0|
    |p_Result_s_reg_789        |   1|   0|    1|          0|
    |p_Val2_2_reg_795          |   8|   0|    8|          0|
    |tmp_100_reg_759           |   1|   0|    1|          0|
    |tmp_101_reg_769           |   1|   0|    1|          0|
    |tmp_102_reg_779           |   1|   0|    1|          0|
    |tmp_99_reg_754            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_733      |   8|   0|    8|          0|
    |tmp_data_1_V_reg_738      |   8|   0|    8|          0|
    |tmp_data_2_V_reg_743      |   8|   0|    8|          0|
    |tmp_data_3_V_reg_748      |   8|   0|    8|          0|
    |trunc_ln708_33_reg_764    |  12|   0|   12|          0|
    |trunc_ln708_34_reg_774    |  10|   0|   10|          0|
    |icmp_ln106_reg_724        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 173|  32|  110|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                           data_V_data_0_V                          |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                           data_V_data_1_V                          |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                           data_V_data_2_V                          |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                           data_V_data_3_V                          |    pointer   |
|res_V_data_V_din         | out |    8|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_full_n      |  in |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
|res_V_data_V_write       | out |    1|   ap_fifo  |                            res_V_data_V                            |    pointer   |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str843, i32 0, i32 0, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str847, [1 x i8]* @p_str848)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str808, i32 0, i32 0, [1 x i8]* @p_str809, [1 x i8]* @p_str810, [1 x i8]* @p_str811, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str812, [1 x i8]* @p_str813)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str801, i32 0, i32 0, [1 x i8]* @p_str802, [1 x i8]* @p_str803, [1 x i8]* @p_str804, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str805, [1 x i8]* @p_str806)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str794, i32 0, i32 0, [1 x i8]* @p_str795, [1 x i8]* @p_str796, [1 x i8]* @p_str797, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str798, [1 x i8]* @p_str799)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str787, i32 0, i32 0, [1 x i8]* @p_str788, [1 x i8]* @p_str789, [1 x i8]* @p_str790, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str791, [1 x i8]* @p_str792)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.64>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln106, %ReadInputWidth_begin ]" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.64ns)   --->   "%icmp_ln106 = icmp eq i13 %indvar_flatten, -4096" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 15 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln106 = add i13 %indvar_flatten, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 16 'add' 'add_ln106' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %2, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_sepconv2d_stream.h:106]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 18 [1/1] (1.21ns)   --->   "%empty_137 = call { i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 18 'read' 'empty_137' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8 } %empty_137, 0" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 19 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8 } %empty_137, 1" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 20 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8 } %empty_137, 2" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 21 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8 } %empty_137, 3" [firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 22 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %tmp_data_0_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.55ns)   --->   "%mul_ln1118 = mul i15 -35, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln415 = sext i13 %trunc_ln to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 26 'sext' 'sext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 27 'bitselect' 'tmp_99' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i8 %tmp_data_1_V to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 28 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.55ns)   --->   "%mul_ln1118_14 = mul i15 -37, %sext_ln1118_46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 29 'mul' 'mul_ln1118_14' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i13 @_ssdm_op_PartSelect.i13.i15.i32.i32(i15 %mul_ln1118_14, i32 2, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 30 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln415_27 = sext i13 %trunc_ln708_s to i14" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 31 'sext' 'sext_ln415_27' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %mul_ln1118_14, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 32 'bitselect' 'tmp_100' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i8 %tmp_data_2_V to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 33 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.55ns)   --->   "%mul_ln1118_15 = mul i14 -25, %sext_ln1118_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 34 'mul' 'mul_ln1118_15' <Predicate = (!icmp_ln106)> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %mul_ln1118_15, i32 2, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 35 'partselect' 'trunc_ln708_33' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %mul_ln1118_15, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 36 'bitselect' 'tmp_101' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i8 %tmp_data_3_V to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 37 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_data_3_V, i3 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i11 %shl_ln to i12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 39 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.53ns)   --->   "%sub_ln1118 = sub i12 %sext_ln1118_49, %sext_ln1118_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 40 'sub' 'sub_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i10 @_ssdm_op_PartSelect.i10.i12.i32.i32(i12 %sub_ln1118, i32 2, i32 11)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 41 'partselect' 'trunc_ln708_34' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sub_ln1118, i32 1)" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 42 'bitselect' 'tmp_102' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.54ns)   --->   "%add_ln1192_35 = add i14 %sext_ln415, %sext_ln415_27" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 43 'add' 'add_ln1192_35' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i1 %tmp_99 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 44 'zext' 'zext_ln1118' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i1 %tmp_100 to i2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 45 'zext' 'zext_ln1118_13' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln415_28 = sext i12 %trunc_ln708_33 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 46 'sext' 'sext_ln415_28' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_101 to i13" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 47 'zext' 'zext_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.52ns)   --->   "%add_ln415 = add i13 %zext_ln415, %sext_ln415_28" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 48 'add' 'add_ln415' <Predicate = (!icmp_ln106)> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln415_29 = sext i13 %add_ln415 to i15" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 49 'sext' 'sext_ln415_29' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln415_30 = sext i10 %trunc_ln708_34 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 50 'sext' 'sext_ln415_30' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_102 to i11" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 51 'zext' 'zext_ln415_16' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.54ns)   --->   "%add_ln415_16 = add i11 %zext_ln415_16, %sext_ln415_30" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 52 'add' 'add_ln415_16' <Predicate = (!icmp_ln106)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln415_31 = sext i11 %add_ln415_16 to i15" [firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 53 'sext' 'sext_ln415_31' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %add_ln1192_35 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 54 'sext' 'sext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.13ns)   --->   "%add_ln1192 = add i2 %zext_ln1118, %zext_ln1118_13" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 55 'add' 'add_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i2 %add_ln1192 to i15" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 56 'zext' 'zext_ln1192' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.55ns)   --->   "%add_ln1192_36 = add nsw i15 %sext_ln1192, %zext_ln1192" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 57 'add' 'add_ln1192_36' <Predicate = (!icmp_ln106)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%acc_0_V = add i15 %add_ln1192_36, %sext_ln415_29" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 58 'add' 'acc_0_V' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%acc_0_V_7 = add i15 %sext_ln415_31, %acc_0_V" [firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 59 'add' 'acc_0_V_7' <Predicate = (!icmp_ln106)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_7, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %acc_0_V_7, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 61 'partselect' 'p_Val2_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_7, i32 11)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 62 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_7, i32 3)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 63 'bitselect' 'tmp_105' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_105 to i8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 64 'zext' 'zext_ln415_17' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.48ns)   --->   "%p_Val2_2 = add i8 %zext_ln415_17, %p_Val2_s" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 65 'add' 'p_Val2_2' <Predicate = (!icmp_ln106)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 66 'bitselect' 'tmp_106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416 = xor i1 %tmp_106, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 67 'xor' 'xor_ln416' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_3, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 68 'and' 'carry_2' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 69 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i15.i32.i32(i15 %acc_0_V_7, i32 13, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 70 'partselect' 'tmp' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.34ns)   --->   "%Range2_all_ones = icmp eq i2 %tmp, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 71 'icmp' 'Range2_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %acc_0_V_7, i32 12, i32 14)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 72 'partselect' 'tmp_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.49ns)   --->   "%Range1_all_ones = icmp eq i3 %tmp_2, -1" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 73 'icmp' 'Range1_all_ones' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.49ns)   --->   "%Range1_all_zeros = icmp eq i3 %tmp_2, 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 74 'icmp' 'Range1_all_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %acc_0_V_7, i32 12)" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 75 'bitselect' 'tmp_108' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_108, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 76 'xor' 'xor_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 77 'and' 'and_ln779' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 78 'select' 'deleted_ones' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_4, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 79 'and' 'and_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 82 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str77)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:108]   --->   Operation 83 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str139)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:109]   --->   Operation 84 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_sepconv2d_stream.h:110]   --->   Operation 85 'specpipeline' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str139, i32 %tmp_4)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:111]   --->   Operation 86 'specregionend' 'empty_136' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 4, [4 x i8]* @p_str81, [1 x i8]* @p_str38, [1 x i8]* @p_str38, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 87 'specresourcelimit' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str84) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str87) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 90 'select' 'deleted_zeros' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_2, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 91 'and' 'and_ln781' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_7 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 92 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %p_Result_4, %xor_ln785_7" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 93 'or' 'or_ln785_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.12ns)   --->   "%xor_ln785_8 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 94 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%overflow = and i1 %or_ln785_4, %xor_ln785_8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 95 'and' 'overflow' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 96 'or' 'or_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 97 'xor' 'xor_ln786' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 98 'and' 'underflow' <Predicate = (!icmp_ln106)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 99 'or' 'or_ln340_4' <Predicate = (!icmp_ln106)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340 = or i1 %and_ln786, %xor_ln785_8" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 100 'or' 'or_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%or_ln340_24 = or i1 %or_ln340, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 101 'or' 'or_ln340_24' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340_4, i8 127, i8 %p_Val2_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 102 'select' 'select_ln340' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node res_pack_data_V)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_2" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 103 'select' 'select_ln388' <Predicate = (!icmp_ln106)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.30ns) (out node of the LUT)   --->   "%res_pack_data_V = select i1 %or_ln340_24, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 104 'select' 'res_pack_data_V' <Predicate = (!icmp_ln106)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %res_V_data_V, i8 %res_pack_data_V)" [firmware/nnet_utils/nnet_sepconv_stream.h:171->firmware/nnet_utils/nnet_sepconv2d_stream.h:113]   --->   Operation 105 'write' <Predicate = (!icmp_ln106)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str77, i32 %tmp_s)" [firmware/nnet_utils/nnet_sepconv2d_stream.h:117]   --->   Operation 106 'specregionend' 'empty_138' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 107 'br' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_sepconv2d_stream.h:119]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
br_ln106               (br               ) [ 01111110]
indvar_flatten         (phi              ) [ 00100000]
icmp_ln106             (icmp             ) [ 00111110]
add_ln106              (add              ) [ 01111110]
br_ln106               (br               ) [ 00000000]
empty_137              (read             ) [ 00000000]
tmp_data_0_V           (extractvalue     ) [ 00101000]
tmp_data_1_V           (extractvalue     ) [ 00101000]
tmp_data_2_V           (extractvalue     ) [ 00101000]
tmp_data_3_V           (extractvalue     ) [ 00101000]
sext_ln1118            (sext             ) [ 00000000]
mul_ln1118             (mul              ) [ 00000000]
trunc_ln               (partselect       ) [ 00000000]
sext_ln415             (sext             ) [ 00000000]
tmp_99                 (bitselect        ) [ 00100100]
sext_ln1118_46         (sext             ) [ 00000000]
mul_ln1118_14          (mul              ) [ 00000000]
trunc_ln708_s          (partselect       ) [ 00000000]
sext_ln415_27          (sext             ) [ 00000000]
tmp_100                (bitselect        ) [ 00100100]
sext_ln1118_47         (sext             ) [ 00000000]
mul_ln1118_15          (mul              ) [ 00000000]
trunc_ln708_33         (partselect       ) [ 00100100]
tmp_101                (bitselect        ) [ 00100100]
sext_ln1118_48         (sext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
sext_ln1118_49         (sext             ) [ 00000000]
sub_ln1118             (sub              ) [ 00000000]
trunc_ln708_34         (partselect       ) [ 00100100]
tmp_102                (bitselect        ) [ 00100100]
add_ln1192_35          (add              ) [ 00100100]
zext_ln1118            (zext             ) [ 00000000]
zext_ln1118_13         (zext             ) [ 00000000]
sext_ln415_28          (sext             ) [ 00000000]
zext_ln415             (zext             ) [ 00000000]
add_ln415              (add              ) [ 00000000]
sext_ln415_29          (sext             ) [ 00000000]
sext_ln415_30          (sext             ) [ 00000000]
zext_ln415_16          (zext             ) [ 00000000]
add_ln415_16           (add              ) [ 00000000]
sext_ln415_31          (sext             ) [ 00000000]
sext_ln1192            (sext             ) [ 00000000]
add_ln1192             (add              ) [ 00000000]
zext_ln1192            (zext             ) [ 00000000]
add_ln1192_36          (add              ) [ 00000000]
acc_0_V                (add              ) [ 00000000]
acc_0_V_7              (add              ) [ 00000000]
p_Result_s             (bitselect        ) [ 00100010]
p_Val2_s               (partselect       ) [ 00000000]
p_Result_3             (bitselect        ) [ 00000000]
tmp_105                (bitselect        ) [ 00000000]
zext_ln415_17          (zext             ) [ 00000000]
p_Val2_2               (add              ) [ 00100010]
tmp_106                (bitselect        ) [ 00000000]
xor_ln416              (xor              ) [ 00000000]
carry_2                (and              ) [ 00100010]
p_Result_4             (bitselect        ) [ 00100010]
tmp                    (partselect       ) [ 00000000]
Range2_all_ones        (icmp             ) [ 00000000]
tmp_2                  (partselect       ) [ 00000000]
Range1_all_ones        (icmp             ) [ 00100010]
Range1_all_zeros       (icmp             ) [ 00100010]
tmp_108                (bitselect        ) [ 00000000]
xor_ln779              (xor              ) [ 00000000]
and_ln779              (and              ) [ 00000000]
deleted_ones           (select           ) [ 00000000]
and_ln786              (and              ) [ 00100010]
specloopname_ln0       (specloopname     ) [ 00000000]
empty                  (speclooptripcount) [ 00000000]
specloopname_ln108     (specloopname     ) [ 00000000]
tmp_s                  (specregionbegin  ) [ 00000000]
tmp_4                  (specregionbegin  ) [ 00000000]
specpipeline_ln110     (specpipeline     ) [ 00000000]
empty_136              (specregionend    ) [ 00000000]
specresourcelimit_ln33 (specresourcelimit) [ 00000000]
specloopname_ln48      (specloopname     ) [ 00000000]
specloopname_ln64      (specloopname     ) [ 00000000]
deleted_zeros          (select           ) [ 00000000]
and_ln781              (and              ) [ 00000000]
xor_ln785_7            (xor              ) [ 00000000]
or_ln785_4             (or               ) [ 00000000]
xor_ln785_8            (xor              ) [ 00000000]
overflow               (and              ) [ 00000000]
or_ln786               (or               ) [ 00000000]
xor_ln786              (xor              ) [ 00000000]
underflow              (and              ) [ 00000000]
or_ln340_4             (or               ) [ 00000000]
or_ln340               (or               ) [ 00000000]
or_ln340_24            (or               ) [ 00000000]
select_ln340           (select           ) [ 00000000]
select_ln388           (select           ) [ 00000000]
res_pack_data_V        (select           ) [ 00000000]
write_ln171            (write            ) [ 00000000]
empty_138              (specregionend    ) [ 00000000]
br_ln0                 (br               ) [ 01111110]
ret_ln119              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str843"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str844"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str845"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str846"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str847"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str848"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str808"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str809"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str810"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str811"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str812"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str813"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str801"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str802"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str803"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str804"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str805"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str794"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str795"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str796"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str797"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str798"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str799"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str787"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str788"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str789"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str790"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str791"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str792"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1004" name="empty_137_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="0"/>
<pin id="180" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_137/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_ln171_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln171/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="indvar_flatten_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="1"/>
<pin id="195" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="13" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln1118_fu_204">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mul_ln1118_14_fu_206">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_14/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln1118_15_fu_207">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_15/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln106_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="13" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln106_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_data_0_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_data_1_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_data_2_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_data_3_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1118_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="0" index="1" bw="15" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="5" slack="0"/>
<pin id="315" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln415_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_99_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="15" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_99/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1118_46_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_46/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln708_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="0" index="1" bw="15" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="0" index="3" bw="5" slack="0"/>
<pin id="341" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln415_27_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_27/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_100_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="15" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_100/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1118_47_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_47/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln708_33_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="0" index="2" bw="3" slack="0"/>
<pin id="366" dir="0" index="3" bw="5" slack="0"/>
<pin id="367" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_33/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_101_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="14" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1118_48_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_48/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="shl_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="1"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1118_49_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_49/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln1118_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="11" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln708_34_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="0" index="3" bw="5" slack="0"/>
<pin id="405" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_34/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_102_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="12" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln1192_35_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="0" index="1" bw="13" slack="0"/>
<pin id="421" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_35/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln1118_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln1118_13_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_13/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln415_28_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="1"/>
<pin id="432" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_28/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln415_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln415_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="12" slack="0"/>
<pin id="439" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln415_29_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_29/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln415_30_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="1"/>
<pin id="448" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_30/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln415_16_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_16/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln415_16_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="10" slack="0"/>
<pin id="455" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_16/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln415_31_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="11" slack="0"/>
<pin id="460" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln415_31/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1192_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="1"/>
<pin id="464" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln1192_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln1192_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln1192_36_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_36/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="acc_0_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="13" slack="0"/>
<pin id="484" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="acc_0_V_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="15" slack="0"/>
<pin id="490" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V_7/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_Result_s_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="15" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Val2_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="0" index="2" bw="4" slack="0"/>
<pin id="505" dir="0" index="3" bw="5" slack="0"/>
<pin id="506" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="15" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_105_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="15" slack="0"/>
<pin id="522" dir="0" index="2" bw="3" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_105/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln415_17_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_17/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Val2_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_106_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln416_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="carry_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_2/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_Result_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="15" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="Range2_all_ones_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="15" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="5" slack="0"/>
<pin id="586" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="Range1_all_ones_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="Range1_all_zeros_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="3" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_108_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="15" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_108/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln779_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln779_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="deleted_ones_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="and_ln786_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="deleted_zeros_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="1" slack="1"/>
<pin id="640" dir="0" index="2" bw="1" slack="1"/>
<pin id="641" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln781_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="1" slack="1"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln785_7_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_7/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="or_ln785_4_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_4/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln785_8_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_8/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="overflow_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln786_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="1"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln786_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="underflow_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln340_4_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="or_ln340_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="or_ln340_24_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_24/6 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln340_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="8" slack="0"/>
<pin id="704" dir="0" index="2" bw="8" slack="1"/>
<pin id="705" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="select_ln388_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="0" index="2" bw="8" slack="1"/>
<pin id="712" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="res_pack_data_V_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="0" index="2" bw="8" slack="0"/>
<pin id="719" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_pack_data_V/6 "/>
</bind>
</comp>

<comp id="724" class="1005" name="icmp_ln106_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln106_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="13" slack="0"/>
<pin id="730" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_data_0_V_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="1"/>
<pin id="735" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="738" class="1005" name="tmp_data_1_V_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="743" class="1005" name="tmp_data_2_V_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_data_3_V_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_99_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_100_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln708_33_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="1"/>
<pin id="766" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_33 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_101_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="774" class="1005" name="trunc_ln708_34_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="1"/>
<pin id="776" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_34 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_102_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln1192_35_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="14" slack="1"/>
<pin id="786" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_35 "/>
</bind>
</comp>

<comp id="789" class="1005" name="p_Result_s_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_Val2_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="carry_2_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="p_Result_4_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="812" class="1005" name="Range1_all_ones_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones "/>
</bind>
</comp>

<comp id="818" class="1005" name="Range1_all_zeros_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros "/>
</bind>
</comp>

<comp id="823" class="1005" name="and_ln786_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="86" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="174" pin=4"/></net>

<net id="191"><net_src comp="172" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="259"><net_src comp="88" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="263"><net_src comp="98" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="267"><net_src comp="100" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="282"><net_src comp="197" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="82" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="197" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="84" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="174" pin="5"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="174" pin="5"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="174" pin="5"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="174" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="316"><net_src comp="90" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="204" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="94" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="204" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="96" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="206" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="206" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="96" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="368"><net_src comp="102" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="207" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="24" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="104" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="377"><net_src comp="106" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="207" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="96" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="388"><net_src comp="108" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="110" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="393"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="380" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="112" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="24" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="114" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="415"><net_src comp="116" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="394" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="96" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="320" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="346" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="469"><net_src comp="424" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="427" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="462" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="442" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="458" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="94" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="487" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="507"><net_src comp="118" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="487" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="120" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="114" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="94" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="487" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="114" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="94" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="487" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="122" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="501" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="124" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="126" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="128" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="511" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="124" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="531" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="126" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="571"><net_src comp="130" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="487" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="104" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="579"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="132" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="134" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="487" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="136" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="92" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="595"><net_src comp="581" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="138" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="581" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="110" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="94" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="487" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="136" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="128" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="575" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="611" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="551" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="591" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="557" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="623" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="650"><net_src comp="637" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="128" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="128" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="652" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="642" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="128" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="662" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="657" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="642" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="684" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="168" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="679" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="170" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="720"><net_src comp="695" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="701" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="708" pin="3"/><net_sink comp="715" pin=2"/></net>

<net id="723"><net_src comp="715" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="727"><net_src comp="278" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="284" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="736"><net_src comp="290" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="741"><net_src comp="294" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="746"><net_src comp="298" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="751"><net_src comp="302" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="753"><net_src comp="748" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="757"><net_src comp="324" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="762"><net_src comp="350" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="767"><net_src comp="362" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="772"><net_src comp="372" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="777"><net_src comp="400" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="782"><net_src comp="410" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="787"><net_src comp="418" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="792"><net_src comp="493" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="798"><net_src comp="531" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="804"><net_src comp="551" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="810"><net_src comp="557" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="815"><net_src comp="591" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="821"><net_src comp="597" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="826"><net_src comp="631" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="690" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_V | {6 }
 - Input state : 
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_0_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_1_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_2_V | {3 }
	Port: pointwise_conv_2d_cl<array,array<ap_fixed<8,2,0,0,0>,1u>,config49> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
	State 3
	State 4
		mul_ln1118 : 1
		trunc_ln : 2
		sext_ln415 : 3
		tmp_99 : 2
		mul_ln1118_14 : 1
		trunc_ln708_s : 2
		sext_ln415_27 : 3
		tmp_100 : 2
		mul_ln1118_15 : 1
		trunc_ln708_33 : 2
		tmp_101 : 2
		sext_ln1118_49 : 1
		sub_ln1118 : 2
		trunc_ln708_34 : 3
		tmp_102 : 3
		add_ln1192_35 : 4
	State 5
		add_ln415 : 1
		sext_ln415_29 : 2
		add_ln415_16 : 1
		sext_ln415_31 : 2
		add_ln1192 : 1
		zext_ln1192 : 2
		add_ln1192_36 : 3
		acc_0_V : 4
		acc_0_V_7 : 5
		p_Result_s : 6
		p_Val2_s : 6
		p_Result_3 : 6
		tmp_105 : 6
		zext_ln415_17 : 7
		p_Val2_2 : 8
		tmp_106 : 9
		xor_ln416 : 10
		carry_2 : 10
		p_Result_4 : 9
		tmp : 6
		Range2_all_ones : 7
		tmp_2 : 6
		Range1_all_ones : 7
		Range1_all_zeros : 7
		tmp_108 : 6
		xor_ln779 : 7
		and_ln779 : 7
		deleted_ones : 10
		and_ln786 : 11
	State 6
		empty_136 : 1
		xor_ln785_7 : 1
		or_ln785_4 : 1
		overflow : 1
		res_pack_data_V : 1
		write_ln171 : 2
		empty_138 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |     mul_ln1118_fu_204    |    0    |    0    |    40   |
|    mul   |   mul_ln1118_14_fu_206   |    0    |    0    |    40   |
|          |   mul_ln1118_15_fu_207   |    0    |    0    |    40   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln106_fu_284     |    0    |    0    |    13   |
|          |   add_ln1192_35_fu_418   |    0    |    0    |    13   |
|          |     add_ln415_fu_436     |    0    |    0    |    12   |
|          |    add_ln415_16_fu_452   |    0    |    0    |    10   |
|    add   |     add_ln1192_fu_465    |    0    |    0    |    2    |
|          |   add_ln1192_36_fu_475   |    0    |    0    |    14   |
|          |      acc_0_V_fu_481      |    0    |    0    |    18   |
|          |     acc_0_V_7_fu_487     |    0    |    0    |    18   |
|          |      p_Val2_2_fu_531     |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln106_fu_278    |    0    |    0    |    13   |
|   icmp   |  Range2_all_ones_fu_575  |    0    |    0    |    8    |
|          |  Range1_all_ones_fu_591  |    0    |    0    |    9    |
|          |  Range1_all_zeros_fu_597 |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|
|          |    deleted_ones_fu_623   |    0    |    0    |    2    |
|          |   deleted_zeros_fu_637   |    0    |    0    |    2    |
|  select  |    select_ln340_fu_701   |    0    |    0    |    8    |
|          |    select_ln388_fu_708   |    0    |    0    |    8    |
|          |  res_pack_data_V_fu_715  |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |      carry_2_fu_551      |    0    |    0    |    2    |
|          |     and_ln779_fu_617     |    0    |    0    |    2    |
|    and   |     and_ln786_fu_631     |    0    |    0    |    2    |
|          |     and_ln781_fu_642     |    0    |    0    |    2    |
|          |      overflow_fu_662     |    0    |    0    |    2    |
|          |     underflow_fu_679     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    sub   |     sub_ln1118_fu_394    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln416_fu_545     |    0    |    0    |    2    |
|          |     xor_ln779_fu_611     |    0    |    0    |    2    |
|    xor   |    xor_ln785_7_fu_646    |    0    |    0    |    2    |
|          |    xor_ln785_8_fu_657    |    0    |    0    |    2    |
|          |     xor_ln786_fu_673     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     or_ln785_4_fu_652    |    0    |    0    |    2    |
|          |      or_ln786_fu_668     |    0    |    0    |    2    |
|    or    |     or_ln340_4_fu_684    |    0    |    0    |    2    |
|          |      or_ln340_fu_690     |    0    |    0    |    2    |
|          |    or_ln340_24_fu_695    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   empty_137_read_fu_174  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln171_write_fu_186 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    tmp_data_0_V_fu_290   |    0    |    0    |    0    |
|extractvalue|    tmp_data_1_V_fu_294   |    0    |    0    |    0    |
|          |    tmp_data_2_V_fu_298   |    0    |    0    |    0    |
|          |    tmp_data_3_V_fu_302   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_306    |    0    |    0    |    0    |
|          |     sext_ln415_fu_320    |    0    |    0    |    0    |
|          |   sext_ln1118_46_fu_332  |    0    |    0    |    0    |
|          |   sext_ln415_27_fu_346   |    0    |    0    |    0    |
|          |   sext_ln1118_47_fu_358  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_48_fu_380  |    0    |    0    |    0    |
|          |   sext_ln1118_49_fu_390  |    0    |    0    |    0    |
|          |   sext_ln415_28_fu_430   |    0    |    0    |    0    |
|          |   sext_ln415_29_fu_442   |    0    |    0    |    0    |
|          |   sext_ln415_30_fu_446   |    0    |    0    |    0    |
|          |   sext_ln415_31_fu_458   |    0    |    0    |    0    |
|          |    sext_ln1192_fu_462    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_310     |    0    |    0    |    0    |
|          |   trunc_ln708_s_fu_336   |    0    |    0    |    0    |
|          |   trunc_ln708_33_fu_362  |    0    |    0    |    0    |
|partselect|   trunc_ln708_34_fu_400  |    0    |    0    |    0    |
|          |      p_Val2_s_fu_501     |    0    |    0    |    0    |
|          |        tmp_fu_565        |    0    |    0    |    0    |
|          |       tmp_2_fu_581       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_99_fu_324      |    0    |    0    |    0    |
|          |      tmp_100_fu_350      |    0    |    0    |    0    |
|          |      tmp_101_fu_372      |    0    |    0    |    0    |
|          |      tmp_102_fu_410      |    0    |    0    |    0    |
| bitselect|     p_Result_s_fu_493    |    0    |    0    |    0    |
|          |     p_Result_3_fu_511    |    0    |    0    |    0    |
|          |      tmp_105_fu_519      |    0    |    0    |    0    |
|          |      tmp_106_fu_537      |    0    |    0    |    0    |
|          |     p_Result_4_fu_557    |    0    |    0    |    0    |
|          |      tmp_108_fu_603      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_383      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    zext_ln1118_fu_424    |    0    |    0    |    0    |
|          |   zext_ln1118_13_fu_427  |    0    |    0    |    0    |
|   zext   |     zext_ln415_fu_433    |    0    |    0    |    0    |
|          |   zext_ln415_16_fu_449   |    0    |    0    |    0    |
|          |    zext_ln1192_fu_471    |    0    |    0    |    0    |
|          |   zext_ln415_17_fu_527   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |    0    |   338   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| Range1_all_ones_reg_812|    1   |
|Range1_all_zeros_reg_818|    1   |
|    add_ln106_reg_728   |   13   |
|  add_ln1192_35_reg_784 |   14   |
|    and_ln786_reg_823   |    1   |
|     carry_2_reg_801    |    1   |
|   icmp_ln106_reg_724   |    1   |
| indvar_flatten_reg_193 |   13   |
|   p_Result_4_reg_807   |    1   |
|   p_Result_s_reg_789   |    1   |
|    p_Val2_2_reg_795    |    8   |
|     tmp_100_reg_759    |    1   |
|     tmp_101_reg_769    |    1   |
|     tmp_102_reg_779    |    1   |
|     tmp_99_reg_754     |    1   |
|  tmp_data_0_V_reg_733  |    8   |
|  tmp_data_1_V_reg_738  |    8   |
|  tmp_data_2_V_reg_743  |    8   |
|  tmp_data_3_V_reg_748  |    8   |
| trunc_ln708_33_reg_764 |   12   |
| trunc_ln708_34_reg_774 |   10   |
+------------------------+--------+
|          Total         |   113  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   113  |   338  |
+-----------+--------+--------+--------+
