Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 26 23:16:45 2023
| Host         : Squid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hardware_top_timing_summary_routed.rpt -pb hardware_top_timing_summary_routed.pb -rpx hardware_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hardware_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         33          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        
TIMING-18  Warning           Missing input or output delay                       13          
TIMING-20  Warning           Non-clocked latch                                   77          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (158)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__38/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[9]/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: ethernet_mac/eth_tx/currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_mac/eth_tx/payloadLen_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ethernet_mac/rmii_int/tx_fifo_read_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.088  -113138.070                  24905                30462        0.061        0.000                      0                30462        3.000        0.000                       0                 14464  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_control/inst/clk_in  {0.000 5.000}      10.000          100.000         
  clk_100_clk_master     {0.000 5.000}      10.000          100.000         
  clk_50_clk_master      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_master    {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_control/inst/clk_in                                                                                                                                                    3.000        0.000                       0                     1  
  clk_100_clk_master          -3.554      -25.762                      9                  129        0.263        0.000                      0                  129        4.500        0.000                       0                 12266  
  clk_50_clk_master           18.353        0.000                      0                   10        0.212        0.000                      0                   10        9.500        0.000                       0                    12  
  clkfbout_clk_master                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   -0.957     -143.908                    373                 4269        0.061        0.000                      0                 4269        4.500        0.000                       0                  2182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_100_clk_master       -6.088  -112962.055                  24460                24475        0.688        0.000                      0                24475  
clk_100_clk_master  sys_clk_pin               6.334        0.000                      0                    2        0.497        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -0.201       -6.341                     63                 1590        5.281        0.000                      0                 1590  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_100_clk_master                        
(none)               clk_50_clk_master                         
(none)               clkfbout_clk_master                       
(none)               sys_clk_pin                               
(none)                                    clk_100_clk_master   
(none)                                    clk_50_clk_master    
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_control/inst/clk_in
  To Clock:  clk_control/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_control/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_master
  To Clock:  clk_100_clk_master

Setup :            9  Failing Endpoints,  Worst Slack       -3.554ns,  Total Violation      -25.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.554ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[523][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        12.585ns  (logic 1.978ns (15.717%)  route 10.607ns (84.282%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.702     1.704    ethernet_mac/eth_tx/CLK
    SLICE_X4Y133         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[523][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.456     2.160 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[523][3]/Q
                         net (fo=1, routed)           3.264     5.424    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[523][3]
    SLICE_X12Y183        LUT6 (Prop_lut6_I0_O)        0.124     5.548 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4551/O
                         net (fo=1, routed)           0.000     5.548    ethernet_mac/eth_tx/RAM_STORE_reg_i_4551_n_0
    SLICE_X12Y183        MUXF7 (Prop_muxf7_I0_O)      0.209     5.757 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2500/O
                         net (fo=1, routed)           0.000     5.757    ethernet_mac/eth_tx/RAM_STORE_reg_i_2500_n_0
    SLICE_X12Y183        MUXF8 (Prop_muxf8_I1_O)      0.088     5.845 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1278/O
                         net (fo=1, routed)           1.151     6.995    ethernet_mac/eth_tx/RAM_STORE_reg_i_1278_n_0
    SLICE_X43Y183        LUT6 (Prop_lut6_I5_O)        0.319     7.314 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_551/O
                         net (fo=1, routed)           0.000     7.314    ethernet_mac/eth_tx/RAM_STORE_reg_i_551_n_0
    SLICE_X43Y183        MUXF7 (Prop_muxf7_I0_O)      0.238     7.552 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_233/O
                         net (fo=1, routed)           0.000     7.552    ethernet_mac/eth_tx/RAM_STORE_reg_i_233_n_0
    SLICE_X43Y183        MUXF8 (Prop_muxf8_I0_O)      0.104     7.656 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_88/O
                         net (fo=1, routed)           5.342    12.998    ethernet_mac/eth_tx/RAM_STORE_reg_i_88_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.316    13.314 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_35/O
                         net (fo=1, routed)           0.405    13.719    ethernet_mac/eth_tx/RAM_STORE_reg_i_35_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.843 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_16/O
                         net (fo=1, routed)           0.445    14.289    ethernet_mac/rmii_int/tx_fifo/DIADI[3]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                 -3.554    

Slack (VIOLATED) :        -3.539ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[655][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 1.947ns (15.384%)  route 10.709ns (84.616%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.616     1.618    ethernet_mac/eth_tx/CLK
    SLICE_X67Y138        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[655][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y138        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[655][1]/Q
                         net (fo=1, routed)           2.863     4.937    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[655][1]
    SLICE_X79Y179        LUT6 (Prop_lut6_I0_O)        0.124     5.061 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_5224/O
                         net (fo=1, routed)           0.000     5.061    ethernet_mac/eth_tx/RAM_STORE_reg_i_5224_n_0
    SLICE_X79Y179        MUXF7 (Prop_muxf7_I1_O)      0.217     5.278 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2876/O
                         net (fo=1, routed)           0.000     5.278    ethernet_mac/eth_tx/RAM_STORE_reg_i_2876_n_0
    SLICE_X79Y179        MUXF8 (Prop_muxf8_I1_O)      0.094     5.372 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1530/O
                         net (fo=1, routed)           2.023     7.395    ethernet_mac/eth_tx/RAM_STORE_reg_i_1530_n_0
    SLICE_X46Y183        LUT6 (Prop_lut6_I5_O)        0.316     7.711 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_653/O
                         net (fo=1, routed)           0.000     7.711    ethernet_mac/eth_tx/RAM_STORE_reg_i_653_n_0
    SLICE_X46Y183        MUXF7 (Prop_muxf7_I0_O)      0.209     7.920 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_282/O
                         net (fo=1, routed)           0.000     7.920    ethernet_mac/eth_tx/RAM_STORE_reg_i_282_n_0
    SLICE_X46Y183        MUXF8 (Prop_muxf8_I1_O)      0.088     8.008 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_106/O
                         net (fo=1, routed)           4.882    12.891    ethernet_mac/eth_tx/RAM_STORE_reg_i_106_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.319    13.210 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_41/O
                         net (fo=1, routed)           0.548    13.758    ethernet_mac/eth_tx/RAM_STORE_reg_i_41_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124    13.882 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_18/O
                         net (fo=1, routed)           0.392    14.274    ethernet_mac/rmii_int/tx_fifo/DIADI[1]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                 -3.539    

Slack (VIOLATED) :        -3.295ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[1021][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        12.410ns  (logic 1.958ns (15.778%)  route 10.452ns (84.222%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.618     1.620    ethernet_mac/eth_tx/CLK
    SLICE_X51Y145        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1021][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y145        FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1021][5]/Q
                         net (fo=1, routed)           2.803     4.879    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1021][5]
    SLICE_X48Y197        LUT6 (Prop_lut6_I3_O)        0.124     5.003 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3884/O
                         net (fo=1, routed)           0.000     5.003    ethernet_mac/eth_tx/RAM_STORE_reg_i_3884_n_0
    SLICE_X48Y197        MUXF7 (Prop_muxf7_I1_O)      0.217     5.220 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2126/O
                         net (fo=1, routed)           0.000     5.220    ethernet_mac/eth_tx/RAM_STORE_reg_i_2126_n_0
    SLICE_X48Y197        MUXF8 (Prop_muxf8_I1_O)      0.094     5.314 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1027/O
                         net (fo=1, routed)           2.379     7.693    ethernet_mac/eth_tx/RAM_STORE_reg_i_1027_n_0
    SLICE_X25Y170        LUT6 (Prop_lut6_I0_O)        0.316     8.009 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_450/O
                         net (fo=1, routed)           0.000     8.009    ethernet_mac/eth_tx/RAM_STORE_reg_i_450_n_0
    SLICE_X25Y170        MUXF7 (Prop_muxf7_I1_O)      0.217     8.226 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_184/O
                         net (fo=1, routed)           0.000     8.226    ethernet_mac/eth_tx/RAM_STORE_reg_i_184_n_0
    SLICE_X25Y170        MUXF8 (Prop_muxf8_I1_O)      0.094     8.320 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_69/O
                         net (fo=1, routed)           4.595    12.915    ethernet_mac/eth_tx/RAM_STORE_reg_i_69_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.316    13.231 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_29/O
                         net (fo=1, routed)           0.154    13.386    ethernet_mac/eth_tx/RAM_STORE_reg_i_29_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.510 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_14/O
                         net (fo=1, routed)           0.520    14.030    ethernet_mac/rmii_int/tx_fifo/DIADI[5]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -14.030    
  -------------------------------------------------------------------
                         slack                                 -3.295    

Slack (VIOLATED) :        -3.135ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[1085][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        12.058ns  (logic 1.989ns (16.496%)  route 10.069ns (83.504%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.809     1.811    ethernet_mac/eth_tx/CLK
    SLICE_X9Y165         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1085][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDRE (Prop_fdre_C_Q)         0.456     2.267 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1085][4]/Q
                         net (fo=1, routed)           2.891     5.158    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[1085][4]
    SLICE_X7Y120         LUT6 (Prop_lut6_I3_O)        0.124     5.282 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4092/O
                         net (fo=1, routed)           0.000     5.282    ethernet_mac/eth_tx/RAM_STORE_reg_i_4092_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.217     5.499 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2230/O
                         net (fo=1, routed)           0.000     5.499    ethernet_mac/eth_tx/RAM_STORE_reg_i_2230_n_0
    SLICE_X7Y120         MUXF8 (Prop_muxf8_I1_O)      0.094     5.593 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1079/O
                         net (fo=1, routed)           2.470     8.063    ethernet_mac/eth_tx/RAM_STORE_reg_i_1079_n_0
    SLICE_X54Y133        LUT6 (Prop_lut6_I0_O)        0.316     8.379 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_463/O
                         net (fo=1, routed)           0.000     8.379    ethernet_mac/eth_tx/RAM_STORE_reg_i_463_n_0
    SLICE_X54Y133        MUXF7 (Prop_muxf7_I0_O)      0.241     8.620 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_191/O
                         net (fo=1, routed)           0.000     8.620    ethernet_mac/eth_tx/RAM_STORE_reg_i_191_n_0
    SLICE_X54Y133        MUXF8 (Prop_muxf8_I0_O)      0.098     8.718 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_73/O
                         net (fo=1, routed)           3.228    11.946    ethernet_mac/eth_tx/RAM_STORE_reg_i_73_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.319    12.265 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_30/O
                         net (fo=1, routed)           1.044    13.309    ethernet_mac/eth_tx/RAM_STORE_reg_i_30_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.124    13.433 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_15/O
                         net (fo=1, routed)           0.436    13.869    ethernet_mac/rmii_int/tx_fifo/DIADI[4]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 -3.135    

Slack (VIOLATED) :        -2.938ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[753][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        11.869ns  (logic 2.185ns (18.410%)  route 9.684ns (81.590%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.802     1.804    ethernet_mac/eth_tx/CLK
    SLICE_X62Y150        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[753][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y150        FDRE (Prop_fdre_C_Q)         0.478     2.282 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[753][7]/Q
                         net (fo=1, routed)           1.964     4.247    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[753][7]
    SLICE_X64Y172        LUT6 (Prop_lut6_I3_O)        0.298     4.545 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3305/O
                         net (fo=1, routed)           0.000     4.545    ethernet_mac/eth_tx/RAM_STORE_reg_i_3305_n_0
    SLICE_X64Y172        MUXF7 (Prop_muxf7_I0_O)      0.238     4.783 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1797/O
                         net (fo=1, routed)           0.000     4.783    ethernet_mac/eth_tx/RAM_STORE_reg_i_1797_n_0
    SLICE_X64Y172        MUXF8 (Prop_muxf8_I0_O)      0.104     4.887 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_799/O
                         net (fo=1, routed)           1.940     6.827    ethernet_mac/eth_tx/RAM_STORE_reg_i_799_n_0
    SLICE_X43Y184        LUT6 (Prop_lut6_I0_O)        0.316     7.143 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_354/O
                         net (fo=1, routed)           0.000     7.143    ethernet_mac/eth_tx/RAM_STORE_reg_i_354_n_0
    SLICE_X43Y184        MUXF7 (Prop_muxf7_I1_O)      0.217     7.360 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_138/O
                         net (fo=1, routed)           0.000     7.360    ethernet_mac/eth_tx/RAM_STORE_reg_i_138_n_0
    SLICE_X43Y184        MUXF8 (Prop_muxf8_I1_O)      0.094     7.454 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_52/O
                         net (fo=1, routed)           4.969    12.423    ethernet_mac/eth_tx/RAM_STORE_reg_i_52_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I1_O)        0.316    12.739 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_23/O
                         net (fo=1, routed)           0.351    13.089    ethernet_mac/eth_tx/RAM_STORE_reg_i_23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.213 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_12/O
                         net (fo=1, routed)           0.460    13.673    ethernet_mac/rmii_int/tx_fifo/DIADI[7]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                 -2.938    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[553][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        11.773ns  (logic 2.046ns (17.379%)  route 9.727ns (82.621%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.814     1.816    ethernet_mac/eth_tx/CLK
    SLICE_X12Y159        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[553][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        FDRE (Prop_fdre_C_Q)         0.518     2.334 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[553][0]/Q
                         net (fo=1, routed)           2.140     4.474    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[553][0]
    SLICE_X9Y192         LUT6 (Prop_lut6_I3_O)        0.124     4.598 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_5503/O
                         net (fo=1, routed)           0.000     4.598    ethernet_mac/eth_tx/RAM_STORE_reg_i_5503_n_0
    SLICE_X9Y192         MUXF7 (Prop_muxf7_I0_O)      0.212     4.810 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3036/O
                         net (fo=1, routed)           0.000     4.810    ethernet_mac/eth_tx/RAM_STORE_reg_i_3036_n_0
    SLICE_X9Y192         MUXF8 (Prop_muxf8_I1_O)      0.094     4.904 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1642/O
                         net (fo=1, routed)           1.854     6.758    ethernet_mac/eth_tx/RAM_STORE_reg_i_1642_n_0
    SLICE_X51Y184        LUT6 (Prop_lut6_I1_O)        0.316     7.074 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_701/O
                         net (fo=1, routed)           0.000     7.074    ethernet_mac/eth_tx/RAM_STORE_reg_i_701_n_0
    SLICE_X51Y184        MUXF7 (Prop_muxf7_I0_O)      0.238     7.312 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_305/O
                         net (fo=1, routed)           0.000     7.312    ethernet_mac/eth_tx/RAM_STORE_reg_i_305_n_0
    SLICE_X51Y184        MUXF8 (Prop_muxf8_I0_O)      0.104     7.416 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_115/O
                         net (fo=1, routed)           4.805    12.222    ethernet_mac/eth_tx/RAM_STORE_reg_i_115_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.316    12.538 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_44/O
                         net (fo=1, routed)           0.607    13.144    ethernet_mac/eth_tx/RAM_STORE_reg_i_44_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.124    13.268 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_19/O
                         net (fo=1, routed)           0.321    13.589    ethernet_mac/rmii_int/tx_fifo/DIADI[0]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :        -2.779ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[660][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 1.991ns (17.000%)  route 9.721ns (83.000%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.800     1.802    ethernet_mac/eth_tx/CLK
    SLICE_X61Y151        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[660][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y151        FDRE (Prop_fdre_C_Q)         0.456     2.258 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[660][6]/Q
                         net (fo=1, routed)           2.313     4.571    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[660][6]
    SLICE_X69Y189        LUT6 (Prop_lut6_I5_O)        0.124     4.695 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3618/O
                         net (fo=1, routed)           0.000     4.695    ethernet_mac/eth_tx/RAM_STORE_reg_i_3618_n_0
    SLICE_X69Y189        MUXF7 (Prop_muxf7_I1_O)      0.245     4.940 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1973/O
                         net (fo=1, routed)           0.000     4.940    ethernet_mac/eth_tx/RAM_STORE_reg_i_1973_n_0
    SLICE_X69Y189        MUXF8 (Prop_muxf8_I0_O)      0.104     5.044 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_919/O
                         net (fo=1, routed)           1.837     6.881    ethernet_mac/eth_tx/RAM_STORE_reg_i_919_n_0
    SLICE_X41Y184        LUT6 (Prop_lut6_I3_O)        0.316     7.197 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_403/O
                         net (fo=1, routed)           0.000     7.197    ethernet_mac/eth_tx/RAM_STORE_reg_i_403_n_0
    SLICE_X41Y184        MUXF7 (Prop_muxf7_I0_O)      0.212     7.409 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_162/O
                         net (fo=1, routed)           0.000     7.409    ethernet_mac/eth_tx/RAM_STORE_reg_i_162_n_0
    SLICE_X41Y184        MUXF8 (Prop_muxf8_I1_O)      0.094     7.503 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_61/O
                         net (fo=1, routed)           4.878    12.381    ethernet_mac/eth_tx/RAM_STORE_reg_i_61_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I1_O)        0.316    12.697 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_26/O
                         net (fo=1, routed)           0.162    12.859    ethernet_mac/eth_tx/RAM_STORE_reg_i_26_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124    12.983 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_13/O
                         net (fo=1, routed)           0.531    13.514    ethernet_mac/rmii_int/tx_fifo/DIADI[6]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                 -2.779    

Slack (VIOLATED) :        -2.698ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[568][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        11.616ns  (logic 1.984ns (17.080%)  route 9.632ns (82.920%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 11.547 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.814     1.816    ethernet_mac/eth_tx/CLK
    SLICE_X23Y155        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[568][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y155        FDRE (Prop_fdre_C_Q)         0.456     2.272 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[568][2]/Q
                         net (fo=1, routed)           2.452     4.725    ethernet_mac/eth_tx/FRAME_BUFFER_reg_n_0_[568][2]
    SLICE_X18Y191        LUT6 (Prop_lut6_I5_O)        0.124     4.849 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4859/O
                         net (fo=1, routed)           0.000     4.849    ethernet_mac/eth_tx/RAM_STORE_reg_i_4859_n_0
    SLICE_X18Y191        MUXF7 (Prop_muxf7_I0_O)      0.212     5.061 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2674/O
                         net (fo=1, routed)           0.000     5.061    ethernet_mac/eth_tx/RAM_STORE_reg_i_2674_n_0
    SLICE_X18Y191        MUXF8 (Prop_muxf8_I1_O)      0.094     5.155 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1397/O
                         net (fo=1, routed)           1.837     6.991    ethernet_mac/eth_tx/RAM_STORE_reg_i_1397_n_0
    SLICE_X49Y183        LUT6 (Prop_lut6_I0_O)        0.316     7.307 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_601/O
                         net (fo=1, routed)           0.000     7.307    ethernet_mac/eth_tx/RAM_STORE_reg_i_601_n_0
    SLICE_X49Y183        MUXF7 (Prop_muxf7_I0_O)      0.238     7.545 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_257/O
                         net (fo=1, routed)           0.000     7.545    ethernet_mac/eth_tx/RAM_STORE_reg_i_257_n_0
    SLICE_X49Y183        MUXF8 (Prop_muxf8_I0_O)      0.104     7.649 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_97/O
                         net (fo=1, routed)           4.050    11.699    ethernet_mac/eth_tx/RAM_STORE_reg_i_97_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.316    12.015 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_38/O
                         net (fo=1, routed)           0.771    12.785    ethernet_mac/eth_tx/RAM_STORE_reg_i_38_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.909 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_17/O
                         net (fo=1, routed)           0.523    13.433    ethernet_mac/rmii_int/tx_fifo/DIADI[2]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544    11.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
                         clock pessimism             -0.001    11.546    
                         clock uncertainty           -0.074    11.471    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.734    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                         -13.433    
  -------------------------------------------------------------------
                         slack                                 -2.698    

Slack (VIOLATED) :        -0.967ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/isFull_reg/D
                            (positive level-sensitive latch clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 2.339ns (34.506%)  route 4.439ns (65.494%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=3)
  Clock Path Skew:        0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.060ns
    Computed max time borrow:         4.940ns
    Time borrowed from endpoint:      4.940ns
    Time given to startpoint:         4.940ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.619     1.621    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     2.077 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/Q
                         net (fo=12, routed)          1.333     3.411    ethernet_mac/rmii_int/writeCounter_reg[0]
    SLICE_X68Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.535 r  ethernet_mac/rmii_int/i___1/O
                         net (fo=1, routed)           0.000     3.535    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_7_0[0]
    SLICE_X68Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.067 r  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.067    ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.181 r  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.181    ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__0_n_0
    SLICE_X68Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.295    ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__1_n_0
    SLICE_X68Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.409    ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__2_n_0
    SLICE_X68Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.743 f  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__3/O[1]
                         net (fo=1, routed)           0.951     5.694    ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__2/i__carry__3_n_6
    SLICE_X70Y78         LUT6 (Prop_lut6_I5_O)        0.303     5.997 f  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_8/O
                         net (fo=1, routed)           0.811     6.808    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_8_n_0
    SLICE_X70Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.932 f  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_4/O
                         net (fo=1, routed)           0.795     7.727    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_4_n_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.851 r  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_1/O
                         net (fo=1, routed)           0.549     8.400    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_1_n_0
    SLICE_X68Y82         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isFull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.824     1.827    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.100     1.927 r  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2/O
                         net (fo=2, routed)           0.566     2.494    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0
    SLICE_X68Y82         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isFull_reg/G
                         clock pessimism             -0.001     2.493    
                         time borrowed                4.940     7.433    
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 -0.967    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/D
                            (positive level-sensitive latch clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.459ns (41.912%)  route 2.022ns (58.088%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      2.516ns
    Time given to startpoint:         2.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.618     1.620    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y70         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.456     2.076 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[5]/Q
                         net (fo=10, routed)          2.022     4.099    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[31]_0[5]
    SLICE_X66Y82         LUT6 (Prop_lut6_I3_O)        0.124     4.223 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.223    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry_i_3_n_0
    SLICE_X66Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.756 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.756    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry_n_0
    SLICE_X66Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.873 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.873    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__0_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.102 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1/CO[2]
                         net (fo=1, routed)           0.000     5.102    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1_n_1
    SLICE_X66Y84         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.824     1.827    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.100     1.927 r  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2/O
                         net (fo=2, routed)           0.660     2.587    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0
    SLICE_X66Y84         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/G
                         clock pessimism             -0.001     2.586    
                         time borrowed                2.516     5.102    
  -------------------------------------------------------------------
                         required time                          5.102    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.562     0.564    ethernet_mac/eth_tx/CLK
    SLICE_X37Y82         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/Q
                         net (fo=2, routed)           0.168     0.873    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[17][4]
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[17][4]_i_1/O
                         net (fo=1, routed)           0.000     0.918    ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]_1
    SLICE_X37Y82         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.831     0.833    ethernet_mac/eth_tx/CLK
    SLICE_X37Y82         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.091     0.655    ethernet_mac/eth_tx/FRAME_BUFFER_reg[17][4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.556     0.558    ethernet_mac/eth_tx/CLK
    SLICE_X35Y127        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y127        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/Q
                         net (fo=2, routed)           0.168     0.867    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[9][7]
    SLICE_X35Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.912 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[9][7]_i_1/O
                         net (fo=1, routed)           0.000     0.912    ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]_1
    SLICE_X35Y127        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/eth_tx/CLK
    SLICE_X35Y127        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X35Y127        FDRE (Hold_fdre_C_D)         0.091     0.649    ethernet_mac/eth_tx/FRAME_BUFFER_reg[9][7]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.566     0.568    ethernet_mac/eth_tx/CLK
    SLICE_X34Y88         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/Q
                         net (fo=2, routed)           0.177     0.909    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[18][0]_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.954 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[18][0]_i_1/O
                         net (fo=1, routed)           0.000     0.954    ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]_1
    SLICE_X34Y88         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.837     0.839    ethernet_mac/eth_tx/CLK
    SLICE_X34Y88         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]/C
                         clock pessimism             -0.271     0.568    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.120     0.688    ethernet_mac/eth_tx/FRAME_BUFFER_reg[18][0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.553     0.555    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y74         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/Q
                         net (fo=10, routed)          0.123     0.818    ethernet_mac/rmii_int/writeCounter_reg[23]
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.926 r  ethernet_mac/rmii_int/writeCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.926    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]_0[3]
    SLICE_X67Y74         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.822     0.824    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y74         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X67Y74         FDRE (Hold_fdre_C_D)         0.105     0.660    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.553     0.555    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/Q
                         net (fo=10, routed)          0.123     0.818    ethernet_mac/rmii_int/writeCounter_reg[27]
    SLICE_X67Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.926 r  ethernet_mac/rmii_int/writeCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.926    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]_0[3]
    SLICE_X67Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.822     0.824    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]/C
                         clock pessimism             -0.269     0.555    
    SLICE_X67Y75         FDRE (Hold_fdre_C_D)         0.105     0.660    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.557     0.559    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y70         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/Q
                         net (fo=10, routed)          0.123     0.822    ethernet_mac/rmii_int/writeCounter_reg[7]
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.930 r  ethernet_mac/rmii_int/writeCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.930    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]_0[3]
    SLICE_X67Y70         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.827     0.829    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y70         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]/C
                         clock pessimism             -0.270     0.559    
    SLICE_X67Y70         FDRE (Hold_fdre_C_D)         0.105     0.664    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.556     0.558    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y72         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/Q
                         net (fo=10, routed)          0.123     0.821    ethernet_mac/rmii_int/writeCounter_reg[15]
    SLICE_X67Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  ethernet_mac/rmii_int/writeCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.929    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]_0[3]
    SLICE_X67Y72         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.825     0.827    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y72         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.105     0.663    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.556     0.558    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y71         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/Q
                         net (fo=10, routed)          0.123     0.821    ethernet_mac/rmii_int/writeCounter_reg[11]
    SLICE_X67Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.929 r  ethernet_mac/rmii_int/writeCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.929    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]_0[3]
    SLICE_X67Y71         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.826     0.828    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y71         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]/C
                         clock pessimism             -0.270     0.558    
    SLICE_X67Y71         FDRE (Hold_fdre_C_D)         0.105     0.663    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.554     0.556    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y73         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/Q
                         net (fo=10, routed)          0.123     0.819    ethernet_mac/rmii_int/writeCounter_reg[19]
    SLICE_X67Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.927 r  ethernet_mac/rmii_int/writeCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.927    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]_0[3]
    SLICE_X67Y73         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y73         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X67Y73         FDRE (Hold_fdre_C_D)         0.105     0.661    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.558     0.560    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/Q
                         net (fo=10, routed)          0.123     0.823    ethernet_mac/rmii_int/writeCounter_reg[3]
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.931 r  ethernet_mac/rmii_int/writeCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.931    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]_0[3]
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.828     0.830    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X67Y69         FDRE (Hold_fdre_C_D)         0.105     0.665    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_master
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32     ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_control/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y87     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y87     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y86     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y88     ethernet_mac/eth_tx/FRAME_BUFFER_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_master
  To Clock:  clk_50_clk_master

Setup :            0  Failing Endpoints,  Worst Slack       18.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.353ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/tx_fifo_read_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo_read_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.795ns (47.288%)  route 0.886ns (52.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.478     2.101 r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/Q
                         net (fo=3, routed)           0.886     2.988    ethernet_mac/rmii_int/tx_fifo_read_clk_reg_1
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.317     3.305 r  ethernet_mac/rmii_int/i___67/O
                         net (fo=1, routed)           0.000     3.305    ethernet_mac/rmii_int/i___67_n_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.500    21.503    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/C
                         clock pessimism              0.120    21.623    
                         clock uncertainty           -0.084    21.540    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)        0.118    21.658    ethernet_mac/rmii_int/tx_fifo_read_clk_reg
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                 18.353    

Slack (MET) :             18.382ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.805ns (48.709%)  route 0.848ns (51.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.619     1.621    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/Q
                         net (fo=1, routed)           0.848     2.947    ethernet_mac/rmii_int/tx_fifo/Q[5]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.327     3.274 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     3.274    ethernet_mac/rmii_int/tx_fifo_n_74
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C
                         clock pessimism              0.120    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.118    21.656    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.656    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 18.382    

Slack (MET) :             18.546ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.805ns (54.072%)  route 0.684ns (45.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.619     1.621    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/Q
                         net (fo=1, routed)           0.684     2.783    ethernet_mac/rmii_int/tx_fifo/Q[1]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.327     3.110 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[1]_i_1/O
                         net (fo=1, routed)           0.000     3.110    ethernet_mac/rmii_int/tx_fifo_n_71
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
                         clock pessimism              0.120    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.118    21.656    ethernet_mac/rmii_int/rmii_o_txd_reg[1]
  -------------------------------------------------------------------
                         required time                         21.656    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                 18.546    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.642ns (47.542%)  route 0.708ns (52.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.619     1.621    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/Q
                         net (fo=1, routed)           0.708     2.848    ethernet_mac/rmii_int/tx_fifo/Q[2]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.124     2.972 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.972    ethernet_mac/rmii_int/tx_fifo_n_77
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
                         clock pessimism              0.120    21.621    
                         clock uncertainty           -0.084    21.538    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.081    21.619    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.619    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.642ns (49.426%)  route 0.657ns (50.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.657     2.798    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.922 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.922    ethernet_mac/rmii_int/tx_fifo_n_70
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
                         clock pessimism              0.096    21.597    
                         clock uncertainty           -0.084    21.514    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.077    21.591    ethernet_mac/rmii_int/rmii_o_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         21.591    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.669ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.642ns (49.369%)  route 0.658ns (50.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.658     2.800    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.124     2.924 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.924    ethernet_mac/rmii_int/tx_fifo_n_73
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C
                         clock pessimism              0.096    21.597    
                         clock uncertainty           -0.084    21.514    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.079    21.593    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.593    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 18.669    

Slack (MET) :             18.683ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.667ns (50.324%)  route 0.658ns (49.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.658     2.800    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.149     2.949 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.949    ethernet_mac/rmii_int/tx_fifo_n_72
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C
                         clock pessimism              0.096    21.597    
                         clock uncertainty           -0.084    21.514    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.118    21.632    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.632    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 18.683    

Slack (MET) :             18.686ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.642ns (50.023%)  route 0.641ns (49.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.641     2.783    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.907 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.907    ethernet_mac/rmii_int/tx_fifo_n_75
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
                         clock pessimism              0.096    21.597    
                         clock uncertainty           -0.084    21.514    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.079    21.593    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         21.593    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                 18.686    

Slack (MET) :             18.699ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.668ns (51.015%)  route 0.641ns (48.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.641     2.783    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.150     2.933 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.933    ethernet_mac/rmii_int/tx_fifo_n_76
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498    21.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
                         clock pessimism              0.096    21.597    
                         clock uncertainty           -0.084    21.514    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.118    21.632    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.632    
                         arrival time                          -2.933    
  -------------------------------------------------------------------
                         slack                                 18.699    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/clk_div_4.toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_master rise@20.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.066%)  route 0.545ns (45.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 f  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.545     2.687    ethernet_mac/rmii_int/clk_div_4.toggle_reg_0
    SLICE_X62Y82         LUT1 (Prop_lut1_I0_O)        0.124     2.811 r  ethernet_mac/rmii_int/clk_div_4.toggle_i_1/O
                         net (fo=1, routed)           0.000     2.811    ethernet_mac/rmii_int/p_0_in
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    21.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.500    21.503    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                         clock pessimism              0.120    21.623    
                         clock uncertainty           -0.084    21.540    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)        0.077    21.617    ethernet_mac/rmii_int/clk_div_4.toggle_reg
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                          -2.811    
  -------------------------------------------------------------------
                         slack                                 18.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/Q
                         net (fo=1, routed)           0.094     0.803    ethernet_mac/rmii_int/tx_fifo/Q[3]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.101     0.904 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    ethernet_mac/rmii_int/tx_fifo_n_76
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.131     0.692    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/Q
                         net (fo=1, routed)           0.162     0.887    ethernet_mac/rmii_int/tx_fifo/Q[4]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.932    ethernet_mac/rmii_int/tx_fifo_n_75
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.121     0.682    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/tx_fifo_read_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.187     0.913    ethernet_mac/rmii_int/clk_div_4.toggle_reg_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I0_O)        0.043     0.956 r  ethernet_mac/rmii_int/i___67/O
                         net (fo=1, routed)           0.000     0.956    ethernet_mac/rmii_int/i___67_n_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.829     0.831    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo_read_clk_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.131     0.693    ethernet_mac/rmii_int/tx_fifo_read_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/clk_div_4.toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.187     0.913    ethernet_mac/rmii_int/clk_div_4.toggle_reg_0
    SLICE_X62Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.958 r  ethernet_mac/rmii_int/clk_div_4.toggle_i_1/O
                         net (fo=1, routed)           0.000     0.958    ethernet_mac/rmii_int/p_0_in
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.829     0.831    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                         clock pessimism             -0.269     0.562    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.120     0.682    ethernet_mac/rmii_int/clk_div_4.toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.136%)  route 0.228ns (51.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.228     0.954    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.048     1.002 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.002    ethernet_mac/rmii_int/tx_fifo_n_72
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.131     0.706    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.780%)  route 0.228ns (52.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.228     0.954    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.045     0.999 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.999    ethernet_mac/rmii_int/tx_fifo_n_73
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.121     0.696    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.337%)  route 0.223ns (51.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/Q
                         net (fo=1, routed)           0.223     0.948    ethernet_mac/rmii_int/tx_fifo/Q[2]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.993 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.993    ethernet_mac/rmii_int/tx_fifo_n_77
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.121     0.682    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.368%)  route 0.223ns (51.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/Q
                         net (fo=1, routed)           0.223     0.948    ethernet_mac/rmii_int/tx_fifo/Q[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I2_O)        0.045     0.993 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.993    ethernet_mac/rmii_int/tx_fifo_n_70
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.120     0.681    ethernet_mac/rmii_int/rmii_o_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.213ns (46.566%)  route 0.244ns (53.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.244     0.970    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.049     1.019 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.019    ethernet_mac/rmii_int/tx_fifo_n_74
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.131     0.706    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_master rise@0.000ns - clk_50_clk_master rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.212ns (45.503%)  route 0.254ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          0.254     0.980    ethernet_mac/rmii_int/tx_fifo/rmii_o_txd_reg[0]
    SLICE_X62Y81         LUT3 (Prop_lut3_I1_O)        0.048     1.028 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.028    ethernet_mac/rmii_int/tx_fifo_n_71
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.131     0.706    ethernet_mac/rmii_int/rmii_o_txd_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_master
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_control/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y82     ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y82     ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y82     ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y82     ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y82     ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X62Y81     ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_master
  To Clock:  clkfbout_clk_master

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_master
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_control/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clk_control/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_control/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          373  Failing Endpoints,  Worst Slack       -0.957ns,  Total Violation     -143.908ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.957ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.745ns  (logic 1.324ns (12.322%)  route 9.421ns (87.678%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.914    15.987    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X40Y182        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X40Y182        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__3/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X40Y182        FDCE (Setup_fdce_C_CE)      -0.205    15.030    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__3
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -0.957    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 1.324ns (12.351%)  route 9.396ns (87.649%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.889    15.963    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X44Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X44Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__3/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X44Y185        FDCE (Setup_fdce_C_CE)      -0.205    15.030    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][16]_rep__3
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 1.324ns (12.351%)  route 9.396ns (87.649%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.889    15.963    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X44Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X44Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__3/C
                         clock pessimism              0.180    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X44Y185        FDCE (Setup_fdce_C_CE)      -0.205    15.030    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][24]_rep__3
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.744ns  (logic 1.324ns (12.323%)  route 9.420ns (87.677%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.913    15.987    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X42Y183        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.666    15.088    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X42Y183        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__3/C
                         clock pessimism              0.180    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X42Y183        FDCE (Setup_fdce_C_CE)      -0.169    15.064    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__3
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -15.987    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 1.324ns (12.318%)  route 9.425ns (87.682%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.918    15.992    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X10Y186        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.681    15.103    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X10Y186        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__10/C
                         clock pessimism              0.180    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X10Y186        FDCE (Setup_fdce_C_CE)      -0.169    15.079    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__10
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -15.992    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__14/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 1.324ns (12.318%)  route 9.425ns (87.682%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.918    15.992    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X10Y186        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.681    15.103    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X10Y186        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__14/C
                         clock pessimism              0.180    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X10Y186        FDCE (Setup_fdce_C_CE)      -0.169    15.079    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__14
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -15.992    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.696ns  (logic 1.324ns (12.378%)  route 9.372ns (87.622%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.865    15.939    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X43Y182        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.665    15.087    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y182        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__3/C
                         clock pessimism              0.180    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X43Y182        FDCE (Setup_fdce_C_CE)      -0.205    15.027    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][21]_rep__3
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.678ns  (logic 1.324ns (12.399%)  route 9.354ns (87.601%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.847    15.921    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X41Y184        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.670    15.092    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X41Y184        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__3/C
                         clock pessimism              0.180    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X41Y184        FDCE (Setup_fdce_C_CE)      -0.205    15.032    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][22]_rep__3
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__10/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.642ns  (logic 1.324ns (12.441%)  route 9.318ns (87.559%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.811    15.885    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X15Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.680    15.102    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X15Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__10/C
                         clock pessimism              0.180    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X15Y185        FDCE (Setup_fdce_C_CE)      -0.205    15.042    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__10
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                 -0.843    

Slack (VIOLATED) :        -0.843ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__14/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.642ns  (logic 1.324ns (12.441%)  route 9.318ns (87.559%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.640     5.243    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/clk_i
    SLICE_X32Y57         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.456     5.699 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo_reg[r_pnt][1]/Q
                         net (fo=6, routed)           1.016     6.715    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/p_1_in
    SLICE_X34Y57         LUT5 (Prop_lut5_I1_O)        0.124     6.839 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_3/O
                         net (fo=1, routed)           0.493     7.332    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine_reg[state][0]_0
    SLICE_X35Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.456 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_onehot_fetch_engine[state][3]_i_2/O
                         net (fo=7, routed)           0.787     8.243    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.367 r  neorv32_top_inst/neorv32_busswitch_inst/fifo_memory.fifo[data][1][17]_i_3/O
                         net (fo=77, routed)          0.896     9.263    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/rden_reg_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/control[pending]_i_3/O
                         net (fo=13, routed)          0.626    10.013    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/misaligned_reg
    SLICE_X41Y70         LUT6 (Prop_lut6_I2_O)        0.124    10.137 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/ctrl[state]_i_6/O
                         net (fo=5, routed)           1.010    11.147    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl_reg[adr][31]_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3/O
                         net (fo=2, routed)           0.679    11.950    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_3_n_0
    SLICE_X42Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.074 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr][31]_i_1/O
                         net (fo=698, routed)         3.811    15.885    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[adr]
    SLICE_X15Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__14/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.680    15.102    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X15Y185        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__14/C
                         clock pessimism              0.180    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X15Y185        FDCE (Setup_fdce_C_CE)      -0.205    15.042    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][26]_rep__14
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                 -0.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (44.996%)  route 0.227ns (55.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.562     1.481    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X48Y64         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[16]/Q
                         net (fo=5, routed)           0.227     1.850    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]_0[16]
    SLICE_X52Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][16]_i_1/O
                         net (fo=1, routed)           0.000     1.895    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][16]_i_1_n_0
    SLICE_X52Y65         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.828     1.993    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y65         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][16]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X52Y65         FDCE (Hold_fdce_C_D)         0.091     1.833    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][16]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.761%)  route 0.230ns (55.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.562     1.481    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X48Y65         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[20]/Q
                         net (fo=2, routed)           0.230     1.852    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]_0[20]
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.897 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][20]_i_1/O
                         net (fo=1, routed)           0.000     1.897    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][20]_i_1_n_0
    SLICE_X52Y66         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.827     1.992    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y66         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X52Y66         FDCE (Hold_fdce_C_D)         0.091     1.832    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.681%)  route 0.212ns (50.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.562     1.481    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X50Y62         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/Q
                         net (fo=7, routed)           0.212     1.857    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/curr_pc[13]
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][13]_i_1/O
                         net (fo=1, routed)           0.000     1.902    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][13]_i_1_n_0
    SLICE_X55Y63         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.829     1.994    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X55Y63         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][13]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X55Y63         FDCE (Hold_fdce_C_D)         0.091     1.834    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][13]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.155%)  route 0.245ns (56.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.560     1.479    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y64         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][11]/Q
                         net (fo=2, routed)           0.245     1.865    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/next_pc[11]
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][11]_i_1/O
                         net (fo=1, routed)           0.000     1.910    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc][11]_i_1_n_0
    SLICE_X51Y62         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.831     1.996    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X51Y62         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][11]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X51Y62         FDCE (Hold_fdce_C_D)         0.091     1.836    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][11]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.226ns (49.495%)  route 0.231ns (50.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.557     1.476    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X53Y68         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtvec][30]/Q
                         net (fo=2, routed)           0.231     1.835    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/in31[30]
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.098     1.933 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][30]_i_1/O
                         net (fo=1, routed)           0.000     1.933    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc][30]_i_1_n_0
    SLICE_X47Y68         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.828     1.993    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X47Y68         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][30]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X47Y68         FDCE (Hold_fdce_C_D)         0.092     1.834    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[next_pc][30]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.568     1.487    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X15Y68         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[3]/Q
                         net (fo=1, routed)           0.054     1.682    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg_n_0_[3]
    SLICE_X14Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.727 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.727    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/p_1_in[3]
    SLICE_X14Y68         FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.837     2.002    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y68         FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[3]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X14Y68         FDRE (Hold_fdre_C_D)         0.121     1.621    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.409%)  route 0.274ns (59.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.564     1.483    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X48Y61         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[5]/Q
                         net (fo=2, routed)           0.274     1.899    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]_0[5]
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][5]_i_1/O
                         net (fo=1, routed)           0.000     1.944    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][5]_i_1_n_0
    SLICE_X52Y60         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.832     1.997    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y60         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X52Y60         FDCE (Hold_fdce_C_D)         0.091     1.837    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.722%)  route 0.307ns (62.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.564     1.483    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X49Y60         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cnt_csr_we_reg[wdata][0]/Q
                         net (fo=4, routed)           0.307     1.931    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/data[0]
    SLICE_X60Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.976 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcycle][0]_i_1/O
                         net (fo=1, routed)           0.000     1.976    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcycle][0]_i_1_n_0
    SLICE_X60Y60         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.835     2.000    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X60Y60         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X60Y60         FDCE (Hold_fdce_C_D)         0.120     1.869    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.011%)  route 0.303ns (61.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.563     1.482    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i
    SLICE_X48Y62         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[8]/Q
                         net (fo=2, routed)           0.303     1.927    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]_0[8]
    SLICE_X54Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.972 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][8]_i_1/O
                         net (fo=1, routed)           0.000     1.972    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][8]_i_1_n_0
    SLICE_X54Y62         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.830     1.995    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X54Y62         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.120     1.864    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][8]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.812%)  route 0.306ns (62.188%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.558     1.477    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X51Y68         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][25]/Q
                         net (fo=7, routed)           0.306     1.924    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/curr_pc[25]
    SLICE_X54Y67         LUT5 (Prop_lut5_I2_O)        0.045     1.969 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][25]_i_1/O
                         net (fo=1, routed)           0.000     1.969    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][25]_i_1_n_0
    SLICE_X54Y67         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.826     1.991    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X54Y67         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][25]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X54Y67         FDCE (Hold_fdce_C_D)         0.121     1.861    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][25]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11  neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_rv32i.reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y70  neorv32_top_inst/clk_div_ff_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y70  neorv32_top_inst/clk_div_ff_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y70  neorv32_top_inst/clk_div_ff_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y70  neorv32_top_inst/clk_div_ff_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y70  neorv32_top_inst/clk_div_ff_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y70  neorv32_top_inst/clk_div_ff_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y70  neorv32_top_inst/clk_div_ff_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y70  neorv32_top_inst/clk_div_ff_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y70  neorv32_top_inst/clk_div_ff_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_100_clk_master

Setup :        24460  Failing Endpoints,  Worst Slack       -6.088ns,  Total Violation  -112962.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.088ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.143ns  (logic 3.457ns (28.469%)  route 8.686ns (71.531%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.606     5.208    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X45Y129        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/Q
                         net (fo=7, routed)           0.702     6.366    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN
    SLICE_X43Y129        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.873 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.873    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_11_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[84][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.987    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[84][7]_i_17_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.101    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_19_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.414 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_20/O[3]
                         net (fo=1, routed)           0.768     8.183    ethernet_mac/eth_tx/FRAME_BUFFER[24][7]_i_10_0[3]
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     8.887 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.887    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_23_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.001    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.223 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_24/O[0]
                         net (fo=9, routed)           0.963    10.186    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_24_n_7
    SLICE_X41Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.485 f  ethernet_mac/eth_tx/FRAME_BUFFER[24][7]_i_11/O
                         net (fo=4, routed)           0.479    10.964    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.088 f  ethernet_mac/eth_tx/FRAME_BUFFER[84][7]_i_16/O
                         net (fo=31, routed)          1.511    12.599    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1396][7]_0
    SLICE_X37Y153        LUT5 (Prop_lut5_I1_O)        0.124    12.723 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[633][7]_i_4/O
                         net (fo=15, routed)          1.965    14.689    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[633][7]_i_4_n_0
    SLICE_X14Y174        LUT6 (Prop_lut6_I0_O)        0.124    14.813 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][7]_i_5/O
                         net (fo=9, routed)           1.144    15.957    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][7]_i_5_n_0
    SLICE_X6Y182         LUT5 (Prop_lut5_I1_O)        0.124    16.081 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][2]_i_2/O
                         net (fo=1, routed)           0.597    16.679    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][2]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I2_O)        0.118    16.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][2]_i_1/O
                         net (fo=1, routed)           0.555    17.351    ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][7]_0[2]
    SLICE_X8Y182         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.680    11.683    ethernet_mac/eth_tx/CLK
    SLICE_X8Y182         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][2]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.173    11.510    
    SLICE_X8Y182         FDRE (Setup_fdre_C_D)       -0.247    11.263    ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][2]
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -17.351    
  -------------------------------------------------------------------
                         slack                                 -6.088    

Slack (VIOLATED) :        -6.048ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.811ns (31.176%)  route 8.413ns (68.824%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607     5.209    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y130        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/Q
                         net (fo=41, routed)          0.903     6.568    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[10]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.332 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[914][7]_i_23/O[3]
                         net (fo=2, routed)           0.649     7.981    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1525]2[1]
    SLICE_X45Y132        LUT1 (Prop_lut1_I0_O)        0.306     8.287 r  ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39/O
                         net (fo=1, routed)           0.000     8.287    ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.837 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.837    ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.951    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.173 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26/O[0]
                         net (fo=9, routed)           0.969    10.143    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26_n_7
    SLICE_X45Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.442 f  ethernet_mac/eth_tx/FRAME_BUFFER[515][7]_i_12/O
                         net (fo=5, routed)           1.231    11.673    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[515][0]_1
    SLICE_X45Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22/O
                         net (fo=10, routed)          0.954    12.751    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22_n_0
    SLICE_X57Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7/O
                         net (fo=63, routed)          1.721    14.597    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7_n_0
    SLICE_X76Y144        LUT5 (Prop_lut5_I4_O)        0.150    14.747 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8/O
                         net (fo=9, routed)           1.003    15.750    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8_n_0
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.354    16.104 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5/O
                         net (fo=1, routed)           0.364    16.468    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I4_O)        0.348    16.816 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_1/O
                         net (fo=8, routed)           0.617    17.433    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]_0[0]
    SLICE_X80Y150        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.724    11.727    ethernet_mac/eth_tx/CLK
    SLICE_X80Y150        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.173    11.554    
    SLICE_X80Y150        FDRE (Setup_fdre_C_CE)      -0.169    11.385    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                         -17.433    
  -------------------------------------------------------------------
                         slack                                 -6.048    

Slack (VIOLATED) :        -6.048ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 3.811ns (31.176%)  route 8.413ns (68.824%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607     5.209    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y130        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/Q
                         net (fo=41, routed)          0.903     6.568    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[10]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.332 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[914][7]_i_23/O[3]
                         net (fo=2, routed)           0.649     7.981    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1525]2[1]
    SLICE_X45Y132        LUT1 (Prop_lut1_I0_O)        0.306     8.287 r  ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39/O
                         net (fo=1, routed)           0.000     8.287    ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.837 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.837    ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.951    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.173 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26/O[0]
                         net (fo=9, routed)           0.969    10.143    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26_n_7
    SLICE_X45Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.442 f  ethernet_mac/eth_tx/FRAME_BUFFER[515][7]_i_12/O
                         net (fo=5, routed)           1.231    11.673    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[515][0]_1
    SLICE_X45Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22/O
                         net (fo=10, routed)          0.954    12.751    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22_n_0
    SLICE_X57Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7/O
                         net (fo=63, routed)          1.721    14.597    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7_n_0
    SLICE_X76Y144        LUT5 (Prop_lut5_I4_O)        0.150    14.747 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8/O
                         net (fo=9, routed)           1.003    15.750    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8_n_0
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.354    16.104 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5/O
                         net (fo=1, routed)           0.364    16.468    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I4_O)        0.348    16.816 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_1/O
                         net (fo=8, routed)           0.617    17.433    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]_0[0]
    SLICE_X80Y150        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.724    11.727    ethernet_mac/eth_tx/CLK
    SLICE_X80Y150        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][1]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.173    11.554    
    SLICE_X80Y150        FDRE (Setup_fdre_C_CE)      -0.169    11.385    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][1]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                         -17.433    
  -------------------------------------------------------------------
                         slack                                 -6.048    

Slack (VIOLATED) :        -6.043ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.157ns  (logic 3.491ns (28.716%)  route 8.666ns (71.284%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 11.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.606     5.208    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X45Y129        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/Q
                         net (fo=7, routed)           0.702     6.366    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN
    SLICE_X43Y129        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.873 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.873    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_11_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[84][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.987    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[84][7]_i_17_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.101    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_19_n_0
    SLICE_X43Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.414 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[399][7]_i_20/O[3]
                         net (fo=1, routed)           0.768     8.183    ethernet_mac/eth_tx/FRAME_BUFFER[24][7]_i_10_0[3]
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     8.887 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.887    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_23_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.001    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.223 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_24/O[0]
                         net (fo=9, routed)           0.963    10.186    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_24_n_7
    SLICE_X41Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.485 f  ethernet_mac/eth_tx/FRAME_BUFFER[24][7]_i_11/O
                         net (fo=4, routed)           0.479    10.964    ethernet_mac/eth_tx/FRAME_BUFFER_reg[84][7]_i_22_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.124    11.088 f  ethernet_mac/eth_tx/FRAME_BUFFER[84][7]_i_16/O
                         net (fo=31, routed)          1.511    12.599    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1396][7]_0
    SLICE_X37Y153        LUT5 (Prop_lut5_I1_O)        0.124    12.723 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[633][7]_i_4/O
                         net (fo=15, routed)          1.965    14.689    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[633][7]_i_4_n_0
    SLICE_X14Y174        LUT6 (Prop_lut6_I0_O)        0.124    14.813 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][7]_i_5/O
                         net (fo=9, routed)           1.148    15.961    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][7]_i_5_n_0
    SLICE_X6Y182         LUT5 (Prop_lut5_I1_O)        0.124    16.085 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][5]_i_2/O
                         net (fo=1, routed)           0.645    16.730    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][5]_i_2_n_0
    SLICE_X5Y182         LUT3 (Prop_lut3_I2_O)        0.152    16.882 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[609][5]_i_1/O
                         net (fo=1, routed)           0.483    17.365    ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][7]_0[5]
    SLICE_X7Y182         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.758    11.761    ethernet_mac/eth_tx/CLK
    SLICE_X7Y182         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][5]/C
                         clock pessimism              0.000    11.761    
                         clock uncertainty           -0.173    11.588    
    SLICE_X7Y182         FDRE (Setup_fdre_C_D)       -0.266    11.322    ethernet_mac/eth_tx/FRAME_BUFFER_reg[609][5]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                         -17.365    
  -------------------------------------------------------------------
                         slack                                 -6.043    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.045ns  (logic 3.693ns (30.659%)  route 8.352ns (69.341%))
  Logic Levels:           15  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.606     5.208    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X45Y129        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/Q
                         net (fo=7, routed)           0.683     6.347    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN
    SLICE_X42Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.847 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.847    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.964    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.081    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.198    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.315    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.630 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_24/O[3]
                         net (fo=2, routed)           0.773     8.403    ethernet_mac/eth_tx/FRAME_BUFFER[553][7]_i_11_0[3]
    SLICE_X38Y135        LUT1 (Prop_lut1_I0_O)        0.307     8.710 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26/O
                         net (fo=1, routed)           0.000     8.710    ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.223 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.223    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.442 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12/O[0]
                         net (fo=5, routed)           0.823    10.265    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12_n_7
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.295    10.560 f  ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10/O
                         net (fo=8, routed)           0.510    11.071    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_1
    SLICE_X39Y138        LUT5 (Prop_lut5_I4_O)        0.124    11.195 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_16/O
                         net (fo=6, routed)           0.859    12.054    ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I5_O)        0.124    12.178 f  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_7/O
                         net (fo=101, routed)         2.258    14.436    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[702][0]
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.560 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8/O
                         net (fo=1, routed)           1.283    15.843    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3/O
                         net (fo=1, routed)           0.574    16.541    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3_n_0
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.124    16.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_1/O
                         net (fo=8, routed)           0.588    17.254    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]_0[0]
    SLICE_X3Y108         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.591    11.594    ethernet_mac/eth_tx/CLK
    SLICE_X3Y108         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][4]/C
                         clock pessimism              0.000    11.594    
                         clock uncertainty           -0.173    11.421    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    11.216    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][4]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.811ns (31.358%)  route 8.342ns (68.642%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607     5.209    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y130        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/Q
                         net (fo=41, routed)          0.903     6.568    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[10]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.332 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[914][7]_i_23/O[3]
                         net (fo=2, routed)           0.649     7.981    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1525]2[1]
    SLICE_X45Y132        LUT1 (Prop_lut1_I0_O)        0.306     8.287 r  ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39/O
                         net (fo=1, routed)           0.000     8.287    ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.837 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.837    ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.951    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.173 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26/O[0]
                         net (fo=9, routed)           0.969    10.143    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26_n_7
    SLICE_X45Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.442 f  ethernet_mac/eth_tx/FRAME_BUFFER[515][7]_i_12/O
                         net (fo=5, routed)           1.231    11.673    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[515][0]_1
    SLICE_X45Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22/O
                         net (fo=10, routed)          0.954    12.751    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22_n_0
    SLICE_X57Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7/O
                         net (fo=63, routed)          1.721    14.597    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7_n_0
    SLICE_X76Y144        LUT5 (Prop_lut5_I4_O)        0.150    14.747 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8/O
                         net (fo=9, routed)           1.003    15.750    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8_n_0
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.354    16.104 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5/O
                         net (fo=1, routed)           0.364    16.468    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I4_O)        0.348    16.816 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_1/O
                         net (fo=8, routed)           0.547    17.363    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]_0[0]
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.724    11.727    ethernet_mac/eth_tx/CLK
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][3]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.173    11.554    
    SLICE_X81Y152        FDRE (Setup_fdre_C_CE)      -0.205    11.349    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][3]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.811ns (31.358%)  route 8.342ns (68.642%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607     5.209    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y130        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/Q
                         net (fo=41, routed)          0.903     6.568    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[10]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.332 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[914][7]_i_23/O[3]
                         net (fo=2, routed)           0.649     7.981    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1525]2[1]
    SLICE_X45Y132        LUT1 (Prop_lut1_I0_O)        0.306     8.287 r  ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39/O
                         net (fo=1, routed)           0.000     8.287    ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.837 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.837    ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.951    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.173 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26/O[0]
                         net (fo=9, routed)           0.969    10.143    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26_n_7
    SLICE_X45Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.442 f  ethernet_mac/eth_tx/FRAME_BUFFER[515][7]_i_12/O
                         net (fo=5, routed)           1.231    11.673    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[515][0]_1
    SLICE_X45Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22/O
                         net (fo=10, routed)          0.954    12.751    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22_n_0
    SLICE_X57Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7/O
                         net (fo=63, routed)          1.721    14.597    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7_n_0
    SLICE_X76Y144        LUT5 (Prop_lut5_I4_O)        0.150    14.747 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8/O
                         net (fo=9, routed)           1.003    15.750    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8_n_0
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.354    16.104 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5/O
                         net (fo=1, routed)           0.364    16.468    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I4_O)        0.348    16.816 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_1/O
                         net (fo=8, routed)           0.547    17.363    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]_0[0]
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.724    11.727    ethernet_mac/eth_tx/CLK
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][4]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.173    11.554    
    SLICE_X81Y152        FDRE (Setup_fdre_C_CE)      -0.205    11.349    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][4]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.153ns  (logic 3.811ns (31.358%)  route 8.342ns (68.642%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.607     5.209    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y130        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.456     5.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][10]/Q
                         net (fo=41, routed)          0.903     6.568    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[10]
    SLICE_X44Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.332 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[914][7]_i_23/O[3]
                         net (fo=2, routed)           0.649     7.981    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1525]2[1]
    SLICE_X45Y132        LUT1 (Prop_lut1_I0_O)        0.306     8.287 r  ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39/O
                         net (fo=1, routed)           0.000     8.287    ethernet_mac/eth_tx/FRAME_BUFFER[914][7]_i_39_n_0
    SLICE_X45Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.837 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.837    ethernet_mac/eth_tx/FRAME_BUFFER_reg[914][7]_i_24_n_0
    SLICE_X45Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.951    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_25_n_0
    SLICE_X45Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.173 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26/O[0]
                         net (fo=9, routed)           0.969    10.143    ethernet_mac/eth_tx/FRAME_BUFFER_reg[903][7]_i_26_n_7
    SLICE_X45Y130        LUT4 (Prop_lut4_I1_O)        0.299    10.442 f  ethernet_mac/eth_tx/FRAME_BUFFER[515][7]_i_12/O
                         net (fo=5, routed)           1.231    11.673    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[515][0]_1
    SLICE_X45Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.797 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22/O
                         net (fo=10, routed)          0.954    12.751    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[488][7]_i_22_n_0
    SLICE_X57Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.875 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7/O
                         net (fo=63, routed)          1.721    14.597    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[326][7]_i_7_n_0
    SLICE_X76Y144        LUT5 (Prop_lut5_I4_O)        0.150    14.747 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8/O
                         net (fo=9, routed)           1.003    15.750    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_8_n_0
    SLICE_X80Y150        LUT2 (Prop_lut2_I0_O)        0.354    16.104 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5/O
                         net (fo=1, routed)           0.364    16.468    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_5_n_0
    SLICE_X80Y150        LUT6 (Prop_lut6_I4_O)        0.348    16.816 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_1/O
                         net (fo=8, routed)           0.547    17.363    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][0]_0[0]
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.724    11.727    ethernet_mac/eth_tx/CLK
    SLICE_X81Y152        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][5]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.173    11.554    
    SLICE_X81Y152        FDRE (Setup_fdre_C_CE)      -0.205    11.349    ethernet_mac/eth_tx/FRAME_BUFFER_reg[364][5]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.693ns (30.779%)  route 8.306ns (69.221%))
  Logic Levels:           15  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.606     5.208    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X45Y129        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/Q
                         net (fo=7, routed)           0.683     6.347    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN
    SLICE_X42Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.847 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.847    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.964    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.081    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.198    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.315    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.630 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_24/O[3]
                         net (fo=2, routed)           0.773     8.403    ethernet_mac/eth_tx/FRAME_BUFFER[553][7]_i_11_0[3]
    SLICE_X38Y135        LUT1 (Prop_lut1_I0_O)        0.307     8.710 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26/O
                         net (fo=1, routed)           0.000     8.710    ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.223 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.223    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.442 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12/O[0]
                         net (fo=5, routed)           0.823    10.265    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12_n_7
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.295    10.560 f  ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10/O
                         net (fo=8, routed)           0.510    11.071    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_1
    SLICE_X39Y138        LUT5 (Prop_lut5_I4_O)        0.124    11.195 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_16/O
                         net (fo=6, routed)           0.859    12.054    ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I5_O)        0.124    12.178 f  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_7/O
                         net (fo=101, routed)         2.258    14.436    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[702][0]
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.560 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8/O
                         net (fo=1, routed)           1.283    15.843    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3/O
                         net (fo=1, routed)           0.574    16.541    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3_n_0
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.124    16.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_1/O
                         net (fo=8, routed)           0.541    17.207    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]_0[0]
    SLICE_X1Y107         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.591    11.594    ethernet_mac/eth_tx/CLK
    SLICE_X1Y107         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]/C
                         clock pessimism              0.000    11.594    
                         clock uncertainty           -0.173    11.421    
    SLICE_X1Y107         FDRE (Setup_fdre_C_CE)      -0.205    11.216    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 -5.991    

Slack (VIOLATED) :        -5.991ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_master rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.693ns (30.779%)  route 8.306ns (69.221%))
  Logic Levels:           15  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.606     5.208    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X45Y129        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDCE (Prop_fdce_C_Q)         0.456     5.664 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][3]_replica/Q
                         net (fo=7, routed)           0.683     6.347    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_addr[3]_repN
    SLICE_X42Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.847 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.847    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[707][7]_i_6_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.964 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.964    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[853][7]_i_4_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.081 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.081    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[284][7]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.198 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.198    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[828][7]_i_30_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.315 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.315    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_22_n_0
    SLICE_X42Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.630 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[1068][7]_i_24/O[3]
                         net (fo=2, routed)           0.773     8.403    ethernet_mac/eth_tx/FRAME_BUFFER[553][7]_i_11_0[3]
    SLICE_X38Y135        LUT1 (Prop_lut1_I0_O)        0.307     8.710 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26/O
                         net (fo=1, routed)           0.000     8.710    ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_26_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.223 r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.223    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.442 f  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12/O[0]
                         net (fo=5, routed)           0.823    10.265    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_12_n_7
    SLICE_X39Y138        LUT4 (Prop_lut4_I2_O)        0.295    10.560 f  ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10/O
                         net (fo=8, routed)           0.510    11.071    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1068][7]_i_14_1
    SLICE_X39Y138        LUT5 (Prop_lut5_I4_O)        0.124    11.195 r  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_16/O
                         net (fo=6, routed)           0.859    12.054    ethernet_mac/eth_tx/FRAME_BUFFER[387][7]_i_10_0
    SLICE_X36Y138        LUT6 (Prop_lut6_I5_O)        0.124    12.178 f  ethernet_mac/eth_tx/FRAME_BUFFER[1068][7]_i_7/O
                         net (fo=101, routed)         2.258    14.436    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER_reg[702][0]
    SLICE_X10Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.560 f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8/O
                         net (fo=1, routed)           1.283    15.843    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_8_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3/O
                         net (fo=1, routed)           0.574    16.541    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_3_n_0
    SLICE_X2Y106         LUT2 (Prop_lut2_I0_O)        0.124    16.665 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[123][7]_i_1/O
                         net (fo=8, routed)           0.541    17.207    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][0]_0[0]
    SLICE_X1Y107         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683    11.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.591    11.594    ethernet_mac/eth_tx/CLK
    SLICE_X1Y107         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][5]/C
                         clock pessimism              0.000    11.594    
                         clock uncertainty           -0.173    11.421    
    SLICE_X1Y107         FDRE (Setup_fdre_C_CE)      -0.205    11.216    ethernet_mac/eth_tx/FRAME_BUFFER_reg[123][5]
  -------------------------------------------------------------------
                         required time                         11.216    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 -5.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][9]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1174][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.590     1.509    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X75Y141        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][9]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y141        FDCE (Prop_fdce_C_Q)         0.141     1.650 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][9]_rep__4/Q
                         net (fo=64, routed)          0.152     1.803    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][9]_rep__4_n_0
    SLICE_X74Y141        LUT5 (Prop_lut5_I1_O)        0.045     1.848 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1174][1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1174][7]_0[1]
    SLICE_X74Y141        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1174][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.865     0.867    ethernet_mac/eth_tx/CLK
    SLICE_X74Y141        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1174][1]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.173     1.039    
    SLICE_X74Y141        FDRE (Hold_fdre_C_D)         0.120     1.159    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1174][1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][11]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1172][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     1.475    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X61Y136        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][11]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][11]_replica_2/Q
                         net (fo=178, routed)         0.151     1.768    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[8]_repN_2
    SLICE_X60Y136        LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1172][3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1172][7]_0[3]
    SLICE_X60Y136        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1172][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.827     0.829    ethernet_mac/eth_tx/CLK
    SLICE_X60Y136        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1172][3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.173     1.002    
    SLICE_X60Y136        FDRE (Hold_fdre_C_D)         0.121     1.123    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1172][3]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1491][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.391%)  route 0.162ns (46.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.567     1.486    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X11Y80         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep/Q
                         net (fo=55, routed)          0.162     1.790    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep_1
    SLICE_X10Y80         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1491][7]_i_2/O
                         net (fo=1, routed)           0.000     1.835    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1491][7]_0[7]
    SLICE_X10Y80         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1491][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.834     0.836    ethernet_mac/eth_tx/CLK
    SLICE_X10Y80         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1491][7]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X10Y80         FDRE (Hold_fdre_C_D)         0.121     1.130    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1491][7]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[299][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.561%)  route 0.175ns (48.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.652     1.572    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X75Y174        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y174        FDCE (Prop_fdce_C_Q)         0.141     1.713 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__0/Q
                         net (fo=64, routed)          0.175     1.888    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__0_n_0
    SLICE_X74Y174        LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[299][7]_i_2/O
                         net (fo=1, routed)           0.000     1.933    ethernet_mac/eth_tx/FRAME_BUFFER_reg[299][7]_1[7]
    SLICE_X74Y174        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[299][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.926     0.928    ethernet_mac/eth_tx/CLK
    SLICE_X74Y174        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[299][7]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.173     1.101    
    SLICE_X74Y174        FDRE (Hold_fdre_C_D)         0.121     1.222    ethernet_mac/eth_tx/FRAME_BUFFER_reg[299][7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1207][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.628%)  route 0.154ns (45.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.586     1.505    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X73Y137        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__4/Q
                         net (fo=64, routed)          0.154     1.801    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__4_n_0
    SLICE_X72Y138        LUT5 (Prop_lut5_I1_O)        0.045     1.846 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1207][7]_i_2/O
                         net (fo=1, routed)           0.000     1.846    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1207][7]_0[7]
    SLICE_X72Y138        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1207][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.860     0.862    ethernet_mac/eth_tx/CLK
    SLICE_X72Y138        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1207][7]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X72Y138        FDRE (Hold_fdre_C_D)         0.092     1.127    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1207][7]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1342][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.987%)  route 0.179ns (49.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.595     1.514    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X72Y94         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__15/Q
                         net (fo=64, routed)          0.179     1.834    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][15]_rep__15_n_0
    SLICE_X75Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.879 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1342][7]_i_2/O
                         net (fo=1, routed)           0.000     1.879    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1342][7]_0[7]
    SLICE_X75Y94         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1342][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.868     0.870    ethernet_mac/eth_tx/CLK
    SLICE_X75Y94         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1342][7]/C
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.173     1.043    
    SLICE_X75Y94         FDRE (Hold_fdre_C_D)         0.092     1.135    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1342][7]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__14/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[965][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.869%)  route 0.220ns (54.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.634     1.554    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X43Y171        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y171        FDCE (Prop_fdce_C_Q)         0.141     1.695 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__14/Q
                         net (fo=64, routed)          0.220     1.914    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][7]_rep__14_n_0
    SLICE_X42Y170        LUT6 (Prop_lut6_I0_O)        0.045     1.959 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[965][7]_i_2/O
                         net (fo=1, routed)           0.000     1.959    ethernet_mac/eth_tx/FRAME_BUFFER_reg[965][7]_0[7]
    SLICE_X42Y170        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[965][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.910     0.912    ethernet_mac/eth_tx/CLK
    SLICE_X42Y170        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[965][7]/C
                         clock pessimism              0.000     0.912    
                         clock uncertainty            0.173     1.085    
    SLICE_X42Y170        FDRE (Hold_fdre_C_D)         0.121     1.206    ethernet_mac/eth_tx/FRAME_BUFFER_reg[965][7]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1086][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.733%)  route 0.166ns (44.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.557     1.476    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X10Y123        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        FDCE (Prop_fdce_C_Q)         0.164     1.640 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__8/Q
                         net (fo=64, routed)          0.166     1.806    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][19]_rep__8_n_0
    SLICE_X9Y122         LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1086][3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1086][7]_0[3]
    SLICE_X9Y122         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1086][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.828     0.830    ethernet_mac/eth_tx/CLK
    SLICE_X9Y122         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1086][3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.173     1.003    
    SLICE_X9Y122         FDRE (Hold_fdre_C_D)         0.091     1.094    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1086][3]
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1206][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.563%)  route 0.197ns (51.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.586     1.505    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X73Y137        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__4/Q
                         net (fo=64, routed)          0.197     1.843    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][14]_rep__4_n_0
    SLICE_X72Y137        LUT5 (Prop_lut5_I1_O)        0.045     1.888 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1206][6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1206][7]_0[6]
    SLICE_X72Y137        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1206][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.859     0.860    ethernet_mac/eth_tx/CLK
    SLICE_X72Y137        FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1206][6]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.173     1.033    
    SLICE_X72Y137        FDRE (Hold_fdre_C_D)         0.091     1.124    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1206][6]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/FRAME_BUFFER_reg[1489][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_master
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_master rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.597%)  route 0.174ns (45.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.571     1.490    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X12Y86         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][2]/Q
                         net (fo=40, routed)          0.174     1.828    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/Q[2]
    SLICE_X13Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.873 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1489][2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1489][7]_0[2]
    SLICE_X13Y86         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1489][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.839     0.841    ethernet_mac/eth_tx/CLK
    SLICE_X13Y86         FDRE                                         r  ethernet_mac/eth_tx/FRAME_BUFFER_reg[1489][2]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.173     1.014    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.091     1.105    ethernet_mac/eth_tx/FRAME_BUFFER_reg[1489][2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_master
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.334ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.642ns (9.333%)  route 6.237ns (90.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.615     1.617    ethernet_mac/eth_tx/CLK
    SLICE_X42Y73         FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 r  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           6.237     8.372    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_ack
    SLICE_X38Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.496 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1/O
                         net (fo=1, routed)           0.000     8.496    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1_n_0
    SLICE_X38Y73         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.503    14.926    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X38Y73         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/C
                         clock pessimism              0.000    14.926    
                         clock uncertainty           -0.173    14.753    
    SLICE_X38Y73         FDCE (Setup_fdce_C_D)        0.077    14.830    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  6.334    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 0.642ns (11.647%)  route 4.870ns (88.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.615     1.617    ethernet_mac/eth_tx/CLK
    SLICE_X42Y73         FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     2.135 f  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           1.668     3.803    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/wb_ack
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.124     3.927 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_1/O
                         net (fo=1, routed)           3.203     7.130    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_459
    SLICE_X40Y117        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.494    14.916    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X40Y117        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.173    14.743    
    SLICE_X40Y117        FDCE (Setup_fdce_C_D)       -0.067    14.676    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.209ns (9.608%)  route 1.966ns (90.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.554     0.556    ethernet_mac/eth_tx/CLK
    SLICE_X42Y73         FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           0.645     1.364    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/wb_ack
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.409 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[state]_i_1/O
                         net (fo=1, routed)           1.322     2.731    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_459
    SLICE_X40Y117        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.826     1.991    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X40Y117        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.173     2.164    
    SLICE_X40Y117        FDCE (Hold_fdce_C_D)         0.070     2.234    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 ethernet_mac/eth_tx/wb_o_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_100_clk_master rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.209ns (7.378%)  route 2.624ns (92.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.554     0.556    ethernet_mac/eth_tx/CLK
    SLICE_X42Y73         FDRE                                         r  ethernet_mac/eth_tx/wb_o_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  ethernet_mac/eth_tx/wb_o_ack_reg/Q
                         net (fo=2, routed)           2.624     3.343    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/wb_ack
    SLICE_X38Y73         LUT6 (Prop_lut6_I1_O)        0.045     3.388 r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1/O
                         net (fo=1, routed)           0.000     3.388    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl[ack]_i_1_n_0
    SLICE_X38Y73         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.825     1.990    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X38Y73         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.173     2.163    
    SLICE_X38Y73         FDCE (Hold_fdce_C_D)         0.120     2.283    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[ack]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  1.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           63  Failing Endpoints,  Worst Slack       -0.201ns,  Total Violation       -6.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__14/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.807ns  (logic 0.459ns (9.549%)  route 4.348ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.348    15.041    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X19Y178        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.670    15.092    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X19Y178        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__14/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X19Y178        FDCE (Recov_fdce_C_CLR)     -0.405    14.840    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__14
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__9/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.807ns  (logic 0.459ns (9.549%)  route 4.348ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.348    15.041    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X19Y178        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.670    15.092    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X19Y178        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__9/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X19Y178        FDCE (Recov_fdce_C_CLR)     -0.405    14.840    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__9
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.807ns  (logic 0.459ns (9.549%)  route 4.348ns (90.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.348    15.041    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X19Y178        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.670    15.092    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X19Y178        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__12/C
                         clock pessimism              0.188    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X19Y178        FDCE (Recov_fdce_C_CLR)     -0.405    14.840    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][31]_rep__12
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -15.041    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.197ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_3/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.737ns  (logic 0.524ns (11.063%)  route 4.213ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 10.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.617    10.220    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.524    10.744 f  neorv32_top_inst/rstn_int_reg_inv_replica_3/Q
                         net (fo=151, routed)         4.213    14.956    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_3_alias
    SLICE_X40Y56         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.518    14.941    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X40Y56         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]/C
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X40Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.759    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -14.956    
  -------------------------------------------------------------------
                         slack                                 -0.197    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__12/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__12
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__15/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__15/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__15
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__9/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__9/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][17]_rep__9
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__10/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__10/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__10
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__12/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__12/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__12
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_1/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__15/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.783ns  (logic 0.459ns (9.597%)  route 4.324ns (90.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 10.234 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632    10.234    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDPE (Prop_fdpe_C_Q)         0.459    10.693 f  neorv32_top_inst/rstn_int_reg_inv_replica_1/Q
                         net (fo=257, routed)         4.324    15.017    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_1_alias
    SLICE_X17Y177        FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.668    15.090    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X17Y177        FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__15/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X17Y177        FDCE (Recov_fdce_C_CLR)     -0.405    14.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][28]_rep__15
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -15.017    
  -------------------------------------------------------------------
                         slack                                 -0.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.281ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.487ns  (logic 0.167ns (34.308%)  route 0.320ns (65.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.320     6.962    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X55Y70         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.823     1.988    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X55Y70         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][20]/C
                         clock pessimism             -0.250     1.737    
                         clock uncertainty            0.035     1.773    
    SLICE_X55Y70         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc_last][20]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           6.962    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.295ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.501ns  (logic 0.167ns (33.306%)  route 0.334ns (66.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.334     6.977    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X55Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X55Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][20]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.977    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.299ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.505ns  (logic 0.167ns (33.058%)  route 0.338ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.338     6.981    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X53Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X53Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][12]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X53Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][12]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.505ns  (logic 0.167ns (33.058%)  route 0.338ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.338     6.981    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X53Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X53Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][4]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X53Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][4]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.505ns  (logic 0.167ns (33.058%)  route 0.338ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.338     6.981    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X53Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X53Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][6]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X53Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][6]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.299ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.505ns  (logic 0.167ns (33.058%)  route 0.338ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.338     6.981    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X53Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X53Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][9]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X53Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mie_firq][9]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.981    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.303ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.510ns  (logic 0.167ns (32.775%)  route 0.343ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.343     6.985    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X52Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][25]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][25]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.985    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_4/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.510ns  (logic 0.167ns (32.775%)  route 0.343ns (67.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.556     6.475    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDPE (Prop_fdpe_C_Q)         0.167     6.642 f  neorv32_top_inst/rstn_int_reg_inv_replica_4/Q
                         net (fo=215, routed)         0.343     6.985    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_int_reg_inv_n_0_repN_4_alias
    SLICE_X52Y69         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.824     1.989    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i
    SLICE_X52Y69         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][28]/C
                         clock pessimism             -0.250     1.738    
                         clock uncertainty            0.035     1.774    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][28]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           6.985    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.338ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_6/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][1]_rep__4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.510%)  route 0.197ns (57.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.575     6.494    neorv32_top_inst/clk_i
    SLICE_X11Y95         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDPE (Prop_fdpe_C_Q)         0.146     6.640 f  neorv32_top_inst/rstn_int_reg_inv_replica_6/Q
                         net (fo=72, routed)          0.197     6.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_6_alias
    SLICE_X12Y95         FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.846     2.011    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X12Y95         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][1]_rep__4/C
                         clock pessimism             -0.479     1.531    
                         clock uncertainty            0.035     1.567    
    SLICE_X12Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][1]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.338ns  (arrival time - required time)
  Source:                 neorv32_top_inst/rstn_int_reg_inv_replica_6/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__19/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.510%)  route 0.197ns (57.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns = ( 6.494 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.575     6.494    neorv32_top_inst/clk_i
    SLICE_X11Y95         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDPE (Prop_fdpe_C_Q)         0.146     6.640 f  neorv32_top_inst/rstn_int_reg_inv_replica_6/Q
                         net (fo=72, routed)          0.197     6.838    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/rstn_int_reg_inv_n_0_repN_6_alias
    SLICE_X12Y95         FDCE                                         f  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.846     2.011    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/clk_i
    SLICE_X12Y95         FDCE                                         r  neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__19/C
                         clock pessimism             -0.479     1.531    
                         clock uncertainty            0.035     1.567    
    SLICE_X12Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.500    neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][25]_rep__19
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           6.838    
  -------------------------------------------------------------------
                         slack                                  5.338    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.972ns  (logic 2.774ns (15.436%)  route 15.197ns (84.564%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.573    17.328    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X3Y196         LUT6 (Prop_lut6_I2_O)        0.124    17.452 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10_i_1/O
                         net (fo=1, routed)           0.519    17.971    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10_i_1_n_0
    SLICE_X3Y196         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.833ns  (logic 2.774ns (15.555%)  route 15.059ns (84.445%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.575    17.330    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X3Y196         LUT6 (Prop_lut6_I2_O)        0.124    17.454 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.379    17.833    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep_i_1_n_0
    SLICE_X3Y196         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.193ns  (logic 2.774ns (16.134%)  route 14.419ns (83.866%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.314    17.069    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X2Y199         LUT6 (Prop_lut6_I2_O)        0.124    17.193 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15_i_1/O
                         net (fo=1, routed)           0.000    17.193    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.143ns  (logic 2.774ns (16.181%)  route 14.369ns (83.819%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.264    17.019    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X5Y199         LUT6 (Prop_lut6_I2_O)        0.124    17.143 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000    17.143    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.138ns  (logic 2.774ns (16.186%)  route 14.364ns (83.814%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.259    17.014    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X5Y199         LUT6 (Prop_lut6_I2_O)        0.124    17.138 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34_i_1/O
                         net (fo=1, routed)           0.000    17.138    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__19/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.978ns  (logic 2.774ns (16.339%)  route 14.204ns (83.661%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.099    16.854    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X4Y199         LUT6 (Prop_lut6_I2_O)        0.124    16.978 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__19_i_1/O
                         net (fo=1, routed)           0.000    16.978    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__19_i_1_n_0
    SLICE_X4Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__19/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.937ns  (logic 2.774ns (16.378%)  route 14.163ns (83.622%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          9.058    16.813    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X2Y199         LUT6 (Prop_lut6_I2_O)        0.124    16.937 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    16.937    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.752ns  (logic 2.774ns (16.559%)  route 13.978ns (83.441%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          8.873    16.628    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X4Y199         LUT6 (Prop_lut6_I2_O)        0.124    16.752 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    16.752    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4_i_1_n_0
    SLICE_X4Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__29/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.737ns  (logic 2.774ns (16.574%)  route 13.963ns (83.426%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          8.858    16.613    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X5Y199         LUT6 (Prop_lut6_I2_O)        0.124    16.737 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__29_i_1/O
                         net (fo=1, routed)           0.000    16.737    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__29_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__29/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__14/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.733ns  (logic 2.774ns (16.578%)  route 13.959ns (83.422%))
  Logic Levels:           12  (CARRY4=8 LDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        3.378     4.003    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.583 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.583    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.697 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.697    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[8]_i_2_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.811 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.811    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[12]_i_2_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.925 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.925    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_2_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.039 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.039    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[20]_i_2_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.153 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.153    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[24]_i_2_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.267    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[28]_i_2_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.601 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_3/O[1]
                         net (fo=4, routed)           1.057     6.658    ethernet_mac/eth_tx/sentAmount2[30]
    SLICE_X84Y84         LUT4 (Prop_lut4_I2_O)        0.303     6.961 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5/O
                         net (fo=1, routed)           0.670     7.631    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_5_n_0
    SLICE_X84Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.755 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2/O
                         net (fo=75, routed)          8.854    16.609    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[31]_i_2_n_0
    SLICE_X5Y199         LUT6 (Prop_lut6_I2_O)        0.124    16.733 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__14_i_1/O
                         net (fo=1, routed)           0.000    16.733    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__14_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__14/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.223ns (55.685%)  route 0.177ns (44.315%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)        0.177     0.355    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X80Y198        LUT6 (Prop_lut6_I5_O)        0.045     0.400 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.400    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]_i_1_n_0
    SLICE_X80Y198        LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/Q
                         net (fo=10, routed)          0.127     0.291    ethernet_mac/rmii_int/readCounter_reg[2]
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  ethernet_mac/rmii_int/readCounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[3]_0[2]
    SLICE_X66Y74         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.274ns (66.495%)  route 0.138ns (33.505%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/C
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/Q
                         net (fo=10, routed)          0.138     0.302    ethernet_mac/rmii_int/readCounter_reg[26]
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.412 r  ethernet_mac/rmii_int/readCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.412    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[27]_0[2]
    SLICE_X66Y80         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/C
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/Q
                         net (fo=10, routed)          0.139     0.303    ethernet_mac/rmii_int/readCounter_reg[30]
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  ethernet_mac/rmii_int/readCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]_0[2]
    SLICE_X66Y81         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.274ns (66.380%)  route 0.139ns (33.620%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[6]/C
    SLICE_X66Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[6]/Q
                         net (fo=10, routed)          0.139     0.303    ethernet_mac/rmii_int/readCounter_reg[6]
    SLICE_X66Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.413 r  ethernet_mac/rmii_int/readCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.413    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[7]_0[2]
    SLICE_X66Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.274ns (64.641%)  route 0.150ns (35.359%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[22]/C
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[22]/Q
                         net (fo=10, routed)          0.150     0.314    ethernet_mac/rmii_int/readCounter_reg[22]
    SLICE_X66Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.424 r  ethernet_mac/rmii_int/readCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.424    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[23]_0[2]
    SLICE_X66Y79         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.274ns (64.157%)  route 0.153ns (35.843%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[18]/C
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[18]/Q
                         net (fo=10, routed)          0.153     0.317    ethernet_mac/rmii_int/readCounter_reg[18]
    SLICE_X66Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.427 r  ethernet_mac/rmii_int/readCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.427    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[19]_0[2]
    SLICE_X66Y78         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/C
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[2]/Q
                         net (fo=10, routed)          0.127     0.291    ethernet_mac/rmii_int/readCounter_reg[2]
    SLICE_X66Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  ethernet_mac/rmii_int/readCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.437    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[3]_0[3]
    SLICE_X66Y74         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.310ns (69.187%)  route 0.138ns (30.813%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/C
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[26]/Q
                         net (fo=10, routed)          0.138     0.302    ethernet_mac/rmii_int/readCounter_reg[26]
    SLICE_X66Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.448 r  ethernet_mac/rmii_int/readCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.448    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[27]_0[3]
    SLICE_X66Y80         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/C
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[30]/Q
                         net (fo=10, routed)          0.139     0.303    ethernet_mac/rmii_int/readCounter_reg[30]
    SLICE_X66Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.449 r  ethernet_mac/rmii_int/readCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.449    ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]_0[3]
    SLICE_X66Y81         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_clk_master
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.487ns  (logic 3.030ns (20.916%)  route 11.457ns (79.084%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.648    15.370    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X3Y196         LUT6 (Prop_lut6_I4_O)        0.306    15.676 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10_i_1/O
                         net (fo=1, routed)           0.519    16.195    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10_i_1_n_0
    SLICE_X3Y196         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__10/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.351ns  (logic 3.030ns (21.113%)  route 11.321ns (78.887%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.653    15.375    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X3Y196         LUT6 (Prop_lut6_I4_O)        0.306    15.681 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.379    16.060    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep_i_1_n_0
    SLICE_X3Y196         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.835ns  (logic 3.030ns (21.901%)  route 10.805ns (78.099%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.516    15.237    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X5Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.543 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5_i_1/O
                         net (fo=1, routed)           0.000    15.543    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.834ns  (logic 3.030ns (21.902%)  route 10.804ns (78.098%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.515    15.237    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X2Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.543 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15_i_1/O
                         net (fo=1, routed)           0.000    15.543    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__15/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.702ns  (logic 3.030ns (22.113%)  route 10.672ns (77.887%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.383    15.105    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X2Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.411 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.411    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__9/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.615ns  (logic 3.030ns (22.254%)  route 10.585ns (77.746%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.296    15.018    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X2Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.324 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__9_i_1/O
                         net (fo=1, routed)           0.000    15.324    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__9_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__20/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.611ns  (logic 3.030ns (22.261%)  route 10.581ns (77.739%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.292    15.014    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X2Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.320 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__20_i_1/O
                         net (fo=1, routed)           0.000    15.320    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__20_i_1_n_0
    SLICE_X2Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__20/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.610ns  (logic 3.030ns (22.264%)  route 10.580ns (77.736%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.290    15.012    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X4Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.318 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    15.318    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4_i_1_n_0
    SLICE_X4Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.607ns  (logic 3.030ns (22.268%)  route 10.577ns (77.732%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.288    15.009    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X5Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.315 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34_i_1/O
                         net (fo=1, routed)           0.000    15.315    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34_i_1_n_0
    SLICE_X5Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__34/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__30/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.407ns  (logic 3.030ns (22.601%)  route 10.377ns (77.399%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.706     1.708    ethernet_mac/eth_tx/CLK
    SLICE_X77Y82         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.456     2.164 f  ethernet_mac/eth_tx/payloadLen_reg[1]/Q
                         net (fo=3, routed)           1.242     3.407    ethernet_mac/eth_tx/payloadLen[1]
    SLICE_X82Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_34/O
                         net (fo=1, routed)           0.000     3.531    ethernet_mac/eth_tx/nextState_reg[1]_i_34_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.081 r  ethernet_mac/eth_tx/nextState_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.081    ethernet_mac/eth_tx/nextState_reg[1]_i_31_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.195 r  ethernet_mac/eth_tx/nextState_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.195    ethernet_mac/eth_tx/nextState_reg[1]_i_30_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  ethernet_mac/eth_tx/nextState_reg[1]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.309    ethernet_mac/eth_tx/nextState_reg[1]_i_29_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.531 r  ethernet_mac/eth_tx/nextState_reg[1]_i_27/O[0]
                         net (fo=1, routed)           1.047     5.578    ethernet_mac/eth_tx/p_1_in[12]
    SLICE_X83Y84         LUT6 (Prop_lut6_I2_O)        0.299     5.877 r  ethernet_mac/eth_tx/nextState_reg[1]_i_21/O
                         net (fo=1, routed)           0.000     5.877    ethernet_mac/eth_tx/nextState_reg[1]_i_21_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.409 r  ethernet_mac/eth_tx/nextState_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.409    ethernet_mac/eth_tx/nextState_reg[1]_i_8_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.722 r  ethernet_mac/eth_tx/nextState_reg[1]_i_3/O[3]
                         net (fo=75, routed)          8.088    14.809    ethernet_mac/eth_tx/nextState_reg[1]_i_3_n_4
    SLICE_X9Y199         LUT6 (Prop_lut6_I4_O)        0.306    15.115 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__30_i_1/O
                         net (fo=1, routed)           0.000    15.115    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__30_i_1_n_0
    SLICE_X9Y199         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__30/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.276ns (38.586%)  route 0.439ns (61.414%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.233     1.271    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X87Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.316 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.316    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[3]_i_1_n_0
    SLICE_X87Y82         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.276ns (37.103%)  route 0.468ns (62.897%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.261     1.299    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X87Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.344 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.344    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]_i_1_n_0
    SLICE_X87Y82         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.276ns (36.939%)  route 0.471ns (63.061%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.265     1.303    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.348    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[7]_i_1_n_0
    SLICE_X84Y83         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.276ns (36.841%)  route 0.473ns (63.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.267     1.305    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.350 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.350    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[6]_i_1_n_0
    SLICE_X84Y83         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/dataPresent_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.341ns (44.880%)  route 0.419ns (55.120%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.212     1.250    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X85Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.295 r  ethernet_mac/eth_tx/dataPresent_reg_i_4/O
                         net (fo=1, routed)           0.000     1.295    ethernet_mac/eth_tx/dataPresent_reg_i_4_n_0
    SLICE_X85Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     1.360 r  ethernet_mac/eth_tx/dataPresent_reg_i_1/O
                         net (fo=1, routed)           0.000     1.360    ethernet_mac/eth_tx/dataPresent_reg_i_1_n_0
    SLICE_X85Y83         LDCE                                         r  ethernet_mac/eth_tx/dataPresent_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.209ns (25.113%)  route 0.623ns (74.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.559     0.561    ethernet_mac/eth_tx/CLK
    SLICE_X50Y84         FDCE                                         r  ethernet_mac/eth_tx/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  ethernet_mac/eth_tx/currentState_reg[1]/Q
                         net (fo=92, routed)          0.623     1.348    ethernet_mac/eth_tx/currentState_reg[1]_0
    SLICE_X78Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__7_i_1/O
                         net (fo=1, routed)           0.000     1.393    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__7_i_1_n_0
    SLICE_X78Y82         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__41/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.209ns (24.845%)  route 0.632ns (75.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.559     0.561    ethernet_mac/eth_tx/CLK
    SLICE_X50Y84         FDCE                                         r  ethernet_mac/eth_tx/currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  ethernet_mac/eth_tx/currentState_reg[1]/Q
                         net (fo=92, routed)          0.632     1.357    ethernet_mac/eth_tx/currentState_reg[1]_0
    SLICE_X78Y82         LUT6 (Prop_lut6_I0_O)        0.045     1.402 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__41_i_1/O
                         net (fo=1, routed)           0.000     1.402    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__41_i_1_n_0
    SLICE_X78Y82         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[1]_rep__41/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.276ns (34.445%)  route 0.525ns (65.555%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.319     1.357    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X87Y82         LUT6 (Prop_lut6_I3_O)        0.045     1.402 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.402    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[2]_i_1_n_0
    SLICE_X87Y82         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.276ns (33.772%)  route 0.541ns (66.228%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.335     1.373    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X87Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.418 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.418    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]_i_1_n_0
    SLICE_X87Y83         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/payloadLen_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.276ns (32.423%)  route 0.575ns (67.577%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.599     0.601    ethernet_mac/eth_tx/CLK
    SLICE_X82Y83         FDRE                                         r  ethernet_mac/eth_tx/payloadLen_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y83         FDRE (Prop_fdre_C_Q)         0.141     0.742 f  ethernet_mac/eth_tx/payloadLen_reg[11]/Q
                         net (fo=2, routed)           0.156     0.898    ethernet_mac/eth_tx/payloadLen[11]
    SLICE_X83Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.943 f  ethernet_mac/eth_tx/nextState_reg[1]_i_12/O
                         net (fo=1, routed)           0.050     0.993    ethernet_mac/eth_tx/nextState_reg[1]_i_12_n_0
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.038 r  ethernet_mac/eth_tx/nextState_reg[1]_i_4/O
                         net (fo=77, routed)          0.369     1.407    ethernet_mac/eth_tx/nextState_reg[1]_i_4_n_0
    SLICE_X87Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.452 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.452    ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[14]_i_1_n_0
    SLICE_X87Y83         LDCE                                         r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_clk_master
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_50_clk_master'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_refclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 3.618ns (41.852%)  route 5.027ns (58.148%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809    11.809    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     7.888 f  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     9.906    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.002 f  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          3.009    13.011    eth_o_refclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.522    16.533 f  eth_o_refclk_OBUF_inst/O
                         net (fo=0)                   0.000    16.533    eth_o_refclk
    G2                                                                f  eth_o_refclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.179ns (54.572%)  route 3.479ns (45.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.619     1.621    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/Q
                         net (fo=1, routed)           3.479     5.579    eth_o_txd_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.701     9.280 r  eth_o_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.280    eth_o_txd[1]
    H1                                                                r  eth_o_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txen
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.047ns (52.872%)  route 3.607ns (47.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.621     1.623    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          3.607     5.748    eth_o_txen_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.529     9.277 r  eth_o_txen_OBUF_inst/O
                         net (fo=0)                   0.000     9.277    eth_o_txen
    G1                                                                r  eth_o_txen (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 4.033ns (54.478%)  route 3.370ns (45.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     1.809    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.619     1.621    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/Q
                         net (fo=1, routed)           3.370     5.510    eth_o_txd_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         3.515     9.025 r  eth_o_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.025    eth_o_txd[0]
    H4                                                                r  eth_o_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_50_clk_master'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_refclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.249ns (47.205%)  route 1.397ns (52.795%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.749     0.751    eth_o_refclk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.223     1.975 r  eth_o_refclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    eth_o_refclk
    G2                                                                r  eth_o_refclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.380ns (54.397%)  route 1.157ns (45.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/Q
                         net (fo=1, routed)           1.157     1.882    eth_o_txd_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.098 r  eth_o_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.098    eth_o_txd[0]
    H4                                                                r  eth_o_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.432ns (53.958%)  route 1.222ns (46.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.559     0.561    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/Q
                         net (fo=1, routed)           1.222     1.931    eth_o_txd_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         1.284     3.215 r  eth_o_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.215    eth_o_txd[1]
    H1                                                                r  eth_o_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_o_txen
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.394ns (52.201%)  route 1.276ns (47.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.560     0.562    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y82         FDRE                                         r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ethernet_mac/rmii_int/clk_div_4.toggle_reg/Q
                         net (fo=11, routed)          1.276     2.002    eth_o_txen_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.230     3.231 r  eth_o_txen_OBUF_inst/O
                         net (fo=0)                   0.000     3.231    eth_o_txen
    G1                                                                r  eth_o_txen (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_master
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_master'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_control/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_master fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.809     6.809    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  clk_control/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    clk_control/inst/clkfbout_clk_master
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clk_control/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    clk_control/inst/clkfbout_buf_clk_master
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_control/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_control/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_master'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_control/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.624     0.624    clk_control/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  clk_control/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    clk_control/inst/clkfbout_clk_master
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_control/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    clk_control/inst/clkfbout_buf_clk_master
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_control/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.011ns (44.470%)  route 5.009ns (55.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X37Y66         FDSE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDSE (Prop_fdse_C_Q)         0.456     5.691 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           5.009    10.700    uart0_txd_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.255 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.255    uart0_txd_o
    D4                                                                r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.071ns (54.280%)  route 3.429ns (45.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/Q
                         net (fo=2, routed)           3.429     9.181    gpio_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.734 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.734    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.311ns  (logic 3.976ns (54.393%)  route 3.334ns (45.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X15Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/Q
                         net (fo=2, routed)           3.334     9.025    gpio_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.545 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.545    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.053ns (58.153%)  route 2.917ns (41.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/Q
                         net (fo=2, routed)           2.917     8.669    gpio_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.205 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.205    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 4.070ns (60.076%)  route 2.705ns (39.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/Q
                         net (fo=2, routed)           2.705     8.457    gpio_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.009 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.009    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 4.069ns (61.101%)  route 2.590ns (38.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.632     5.235    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/Q
                         net (fo=2, routed)           2.590     8.343    gpio_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.893 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.893    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 4.073ns (65.182%)  route 2.176ns (34.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.641     5.244    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.518     5.762 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/Q
                         net (fo=2, routed)           2.176     7.937    gpio_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.492 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.492    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.214ns  (logic 4.070ns (65.495%)  route 2.144ns (34.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.641     5.244    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.518     5.762 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/Q
                         net (fo=2, routed)           2.144     7.906    gpio_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.458 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.458    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 4.073ns (65.753%)  route 2.122ns (34.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.641     5.244    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.518     5.762 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/Q
                         net (fo=2, routed)           2.122     7.883    gpio_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.439 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.439    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.420ns (71.407%)  route 0.569ns (28.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.571     1.490    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[7]/Q
                         net (fo=2, routed)           0.569     2.223    gpio_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.479 r  gpio_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.479    gpio_o[7]
    U16                                                               r  gpio_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.416ns (70.592%)  route 0.590ns (29.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.571     1.490    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[5]/Q
                         net (fo=2, routed)           0.590     2.244    gpio_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.497 r  gpio_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.497    gpio_o[5]
    V17                                                               r  gpio_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.420ns (70.618%)  route 0.591ns (29.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.571     1.490    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y63         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]/Q
                         net (fo=2, routed)           0.591     2.245    gpio_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.501 r  gpio_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.501    gpio_o[6]
    U17                                                               r  gpio_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.415ns (64.142%)  route 0.791ns (35.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[3]/Q
                         net (fo=2, routed)           0.791     2.439    gpio_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.691 r  gpio_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.691    gpio_o[3]
    N14                                                               r  gpio_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.416ns (63.092%)  route 0.829ns (36.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[4]/Q
                         net (fo=2, routed)           0.829     2.477    gpio_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.729 r  gpio_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.729    gpio_o[4]
    R18                                                               r  gpio_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.400ns (60.932%)  route 0.898ns (39.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]/Q
                         net (fo=2, routed)           0.898     2.546    gpio_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.782 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.782    gpio_o[1]
    K15                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.362ns (55.550%)  route 1.090ns (44.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X15Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[0]/Q
                         net (fo=2, routed)           1.090     2.715    gpio_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.937 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    gpio_o[0]
    H17                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.417ns (54.702%)  route 1.174ns (45.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i
    SLICE_X14Y71         FDCE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[2]/Q
                         net (fo=2, routed)           1.174     2.822    gpio_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.075 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.075    gpio_o[2]
    J13                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0_txd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.361ns  (logic 1.397ns (41.566%)  route 1.964ns (58.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.565     1.484    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X37Y66         FDSE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDSE (Prop_fdse_C_Q)         0.141     1.625 r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           1.964     3.589    uart0_txd_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.845 r  uart0_txd_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.845    uart0_txd_o
    D4                                                                r  uart0_txd_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_clk_master

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.897ns  (logic 2.196ns (5.504%)  route 37.701ns (94.496%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       30.523    31.148    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X7Y120         LUT6 (Prop_lut6_I4_O)        0.124    31.272 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4090/O
                         net (fo=1, routed)           0.000    31.272    ethernet_mac/eth_tx/RAM_STORE_reg_i_4090_n_0
    SLICE_X7Y120         MUXF7 (Prop_muxf7_I1_O)      0.245    31.517 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2229/O
                         net (fo=1, routed)           0.000    31.517    ethernet_mac/eth_tx/RAM_STORE_reg_i_2229_n_0
    SLICE_X7Y120         MUXF8 (Prop_muxf8_I0_O)      0.104    31.621 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1079/O
                         net (fo=1, routed)           2.470    34.090    ethernet_mac/eth_tx/RAM_STORE_reg_i_1079_n_0
    SLICE_X54Y133        LUT6 (Prop_lut6_I0_O)        0.316    34.406 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_463/O
                         net (fo=1, routed)           0.000    34.406    ethernet_mac/eth_tx/RAM_STORE_reg_i_463_n_0
    SLICE_X54Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    34.647 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_191/O
                         net (fo=1, routed)           0.000    34.647    ethernet_mac/eth_tx/RAM_STORE_reg_i_191_n_0
    SLICE_X54Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    34.745 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_73/O
                         net (fo=1, routed)           3.228    37.973    ethernet_mac/eth_tx/RAM_STORE_reg_i_73_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.319    38.292 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_30/O
                         net (fo=1, routed)           1.044    39.336    ethernet_mac/eth_tx/RAM_STORE_reg_i_30_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I1_O)        0.124    39.460 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_15/O
                         net (fo=1, routed)           0.436    39.897    ethernet_mac/rmii_int/tx_fifo/DIADI[4]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.590ns  (logic 2.195ns (5.544%)  route 37.395ns (94.456%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       29.982    30.607    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X10Y139        LUT6 (Prop_lut6_I4_O)        0.124    30.731 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_5434/O
                         net (fo=1, routed)           0.000    30.731    ethernet_mac/eth_tx/RAM_STORE_reg_i_5434_n_0
    SLICE_X10Y139        MUXF7 (Prop_muxf7_I1_O)      0.247    30.978 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3001/O
                         net (fo=1, routed)           0.000    30.978    ethernet_mac/eth_tx/RAM_STORE_reg_i_3001_n_0
    SLICE_X10Y139        MUXF8 (Prop_muxf8_I0_O)      0.098    31.076 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1625/O
                         net (fo=1, routed)           1.656    32.732    ethernet_mac/eth_tx/RAM_STORE_reg_i_1625_n_0
    SLICE_X26Y169        LUT6 (Prop_lut6_I0_O)        0.319    33.051 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_697/O
                         net (fo=1, routed)           0.000    33.051    ethernet_mac/eth_tx/RAM_STORE_reg_i_697_n_0
    SLICE_X26Y169        MUXF7 (Prop_muxf7_I0_O)      0.238    33.289 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_303/O
                         net (fo=1, routed)           0.000    33.289    ethernet_mac/eth_tx/RAM_STORE_reg_i_303_n_0
    SLICE_X26Y169        MUXF8 (Prop_muxf8_I0_O)      0.104    33.393 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_114/O
                         net (fo=1, routed)           4.829    38.222    ethernet_mac/eth_tx/RAM_STORE_reg_i_114_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.316    38.538 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_44/O
                         net (fo=1, routed)           0.607    39.145    ethernet_mac/eth_tx/RAM_STORE_reg_i_44_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.124    39.269 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_19/O
                         net (fo=1, routed)           0.321    39.590    ethernet_mac/rmii_int/tx_fifo/DIADI[0]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.845ns  (logic 2.152ns (5.540%)  route 36.693ns (94.460%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       29.778    30.403    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124    30.527 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3516/O
                         net (fo=1, routed)           0.000    30.527    ethernet_mac/eth_tx/RAM_STORE_reg_i_3516_n_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214    30.741 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1922/O
                         net (fo=1, routed)           0.000    30.741    ethernet_mac/eth_tx/RAM_STORE_reg_i_1922_n_0
    SLICE_X8Y139         MUXF8 (Prop_muxf8_I1_O)      0.088    30.829 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_893/O
                         net (fo=1, routed)           2.045    32.874    ethernet_mac/eth_tx/RAM_STORE_reg_i_893_n_0
    SLICE_X25Y169        LUT6 (Prop_lut6_I0_O)        0.319    33.193 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_397/O
                         net (fo=1, routed)           0.000    33.193    ethernet_mac/eth_tx/RAM_STORE_reg_i_397_n_0
    SLICE_X25Y169        MUXF7 (Prop_muxf7_I0_O)      0.238    33.431 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_159/O
                         net (fo=1, routed)           0.000    33.431    ethernet_mac/eth_tx/RAM_STORE_reg_i_159_n_0
    SLICE_X25Y169        MUXF8 (Prop_muxf8_I0_O)      0.104    33.535 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_60/O
                         net (fo=1, routed)           4.177    37.712    ethernet_mac/eth_tx/RAM_STORE_reg_i_60_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.316    38.028 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_26/O
                         net (fo=1, routed)           0.162    38.190    ethernet_mac/eth_tx/RAM_STORE_reg_i_26_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124    38.314 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_13/O
                         net (fo=1, routed)           0.531    38.845    ethernet_mac/rmii_int/tx_fifo/DIADI[6]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.712ns  (logic 2.147ns (5.546%)  route 36.565ns (94.454%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       29.918    30.543    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X8Y140         LUT6 (Prop_lut6_I4_O)        0.124    30.667 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3195/O
                         net (fo=1, routed)           0.000    30.667    ethernet_mac/eth_tx/RAM_STORE_reg_i_3195_n_0
    SLICE_X8Y140         MUXF7 (Prop_muxf7_I0_O)      0.209    30.876 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1742/O
                         net (fo=1, routed)           0.000    30.876    ethernet_mac/eth_tx/RAM_STORE_reg_i_1742_n_0
    SLICE_X8Y140         MUXF8 (Prop_muxf8_I1_O)      0.088    30.964 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_771/O
                         net (fo=1, routed)           1.980    32.944    ethernet_mac/eth_tx/RAM_STORE_reg_i_771_n_0
    SLICE_X25Y166        LUT6 (Prop_lut6_I0_O)        0.319    33.263 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_347/O
                         net (fo=1, routed)           0.000    33.263    ethernet_mac/eth_tx/RAM_STORE_reg_i_347_n_0
    SLICE_X25Y166        MUXF7 (Prop_muxf7_I0_O)      0.238    33.501 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_135/O
                         net (fo=1, routed)           0.000    33.501    ethernet_mac/eth_tx/RAM_STORE_reg_i_135_n_0
    SLICE_X25Y166        MUXF8 (Prop_muxf8_I0_O)      0.104    33.605 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_51/O
                         net (fo=1, routed)           3.857    37.462    ethernet_mac/eth_tx/RAM_STORE_reg_i_51_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.316    37.778 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_23/O
                         net (fo=1, routed)           0.351    38.128    ethernet_mac/eth_tx/RAM_STORE_reg_i_23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I5_O)        0.124    38.252 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_12/O
                         net (fo=1, routed)           0.460    38.712    ethernet_mac/rmii_int/tx_fifo/DIADI[7]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.682ns  (logic 2.160ns (5.584%)  route 36.522ns (94.416%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       29.206    29.831    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X5Y158         LUT6 (Prop_lut6_I4_O)        0.124    29.955 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4514/O
                         net (fo=1, routed)           0.000    29.955    ethernet_mac/eth_tx/RAM_STORE_reg_i_4514_n_0
    SLICE_X5Y158         MUXF7 (Prop_muxf7_I1_O)      0.245    30.200 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2481/O
                         net (fo=1, routed)           0.000    30.200    ethernet_mac/eth_tx/RAM_STORE_reg_i_2481_n_0
    SLICE_X5Y158         MUXF8 (Prop_muxf8_I0_O)      0.104    30.304 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1269/O
                         net (fo=1, routed)           2.075    32.379    ethernet_mac/eth_tx/RAM_STORE_reg_i_1269_n_0
    SLICE_X24Y169        LUT6 (Prop_lut6_I3_O)        0.316    32.695 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_549/O
                         net (fo=1, routed)           0.000    32.695    ethernet_mac/eth_tx/RAM_STORE_reg_i_549_n_0
    SLICE_X24Y169        MUXF7 (Prop_muxf7_I0_O)      0.212    32.907 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_232/O
                         net (fo=1, routed)           0.000    32.907    ethernet_mac/eth_tx/RAM_STORE_reg_i_232_n_0
    SLICE_X24Y169        MUXF8 (Prop_muxf8_I1_O)      0.094    33.001 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_87/O
                         net (fo=1, routed)           4.390    37.392    ethernet_mac/eth_tx/RAM_STORE_reg_i_87_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.316    37.708 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_35/O
                         net (fo=1, routed)           0.405    38.113    ethernet_mac/eth_tx/RAM_STORE_reg_i_35_n_0
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.237 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_16/O
                         net (fo=1, routed)           0.445    38.682    ethernet_mac/rmii_int/tx_fifo/DIADI[3]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.647ns  (logic 2.122ns (5.491%)  route 36.525ns (94.509%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       29.680    30.305    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X20Y156        LUT6 (Prop_lut6_I4_O)        0.124    30.429 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_3868/O
                         net (fo=1, routed)           0.000    30.429    ethernet_mac/eth_tx/RAM_STORE_reg_i_3868_n_0
    SLICE_X20Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    30.646 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2118/O
                         net (fo=1, routed)           0.000    30.646    ethernet_mac/eth_tx/RAM_STORE_reg_i_2118_n_0
    SLICE_X20Y156        MUXF8 (Prop_muxf8_I1_O)      0.094    30.740 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1023/O
                         net (fo=1, routed)           1.575    32.315    ethernet_mac/eth_tx/RAM_STORE_reg_i_1023_n_0
    SLICE_X25Y170        LUT6 (Prop_lut6_I0_O)        0.316    32.631 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_449/O
                         net (fo=1, routed)           0.000    32.631    ethernet_mac/eth_tx/RAM_STORE_reg_i_449_n_0
    SLICE_X25Y170        MUXF7 (Prop_muxf7_I0_O)      0.212    32.843 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_184/O
                         net (fo=1, routed)           0.000    32.843    ethernet_mac/eth_tx/RAM_STORE_reg_i_184_n_0
    SLICE_X25Y170        MUXF8 (Prop_muxf8_I1_O)      0.094    32.937 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_69/O
                         net (fo=1, routed)           4.595    37.532    ethernet_mac/eth_tx/RAM_STORE_reg_i_69_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.316    37.848 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_29/O
                         net (fo=1, routed)           0.154    38.003    ethernet_mac/eth_tx/RAM_STORE_reg_i_29_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124    38.127 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_14/O
                         net (fo=1, routed)           0.520    38.647    ethernet_mac/rmii_int/tx_fifo/DIADI[5]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        38.586ns  (logic 2.196ns (5.691%)  route 36.390ns (94.309%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       30.537    31.162    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X4Y120         LUT6 (Prop_lut6_I4_O)        0.124    31.286 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_4730/O
                         net (fo=1, routed)           0.000    31.286    ethernet_mac/eth_tx/RAM_STORE_reg_i_4730_n_0
    SLICE_X4Y120         MUXF7 (Prop_muxf7_I1_O)      0.245    31.531 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2589/O
                         net (fo=1, routed)           0.000    31.531    ethernet_mac/eth_tx/RAM_STORE_reg_i_2589_n_0
    SLICE_X4Y120         MUXF8 (Prop_muxf8_I0_O)      0.104    31.635 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1323/O
                         net (fo=1, routed)           2.176    33.811    ethernet_mac/eth_tx/RAM_STORE_reg_i_1323_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I0_O)        0.316    34.127 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_563/O
                         net (fo=1, routed)           0.000    34.127    ethernet_mac/eth_tx/RAM_STORE_reg_i_563_n_0
    SLICE_X54Y135        MUXF7 (Prop_muxf7_I0_O)      0.241    34.368 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_239/O
                         net (fo=1, routed)           0.000    34.368    ethernet_mac/eth_tx/RAM_STORE_reg_i_239_n_0
    SLICE_X54Y135        MUXF8 (Prop_muxf8_I0_O)      0.098    34.466 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_91/O
                         net (fo=1, routed)           2.220    36.686    ethernet_mac/eth_tx/RAM_STORE_reg_i_91_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.319    37.005 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_36/O
                         net (fo=1, routed)           0.933    37.938    ethernet_mac/eth_tx/RAM_STORE_reg_i_36_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124    38.062 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_17/O
                         net (fo=1, routed)           0.523    38.586    ethernet_mac/rmii_int/tx_fifo/DIADI[2]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.786ns  (logic 2.152ns (5.695%)  route 35.634ns (94.305%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y198        LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/G
    SLICE_X80Y198        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[0]/Q
                         net (fo=3054, routed)       30.298    30.923    ethernet_mac/eth_tx/sentAmount[0]
    SLICE_X6Y121         LUT6 (Prop_lut6_I4_O)        0.124    31.047 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_5052/O
                         net (fo=1, routed)           0.000    31.047    ethernet_mac/eth_tx/RAM_STORE_reg_i_5052_n_0
    SLICE_X6Y121         MUXF7 (Prop_muxf7_I1_O)      0.214    31.261 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_2770/O
                         net (fo=1, routed)           0.000    31.261    ethernet_mac/eth_tx/RAM_STORE_reg_i_2770_n_0
    SLICE_X6Y121         MUXF8 (Prop_muxf8_I1_O)      0.088    31.349 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_1445/O
                         net (fo=1, routed)           1.983    33.332    ethernet_mac/eth_tx/RAM_STORE_reg_i_1445_n_0
    SLICE_X55Y137        LUT6 (Prop_lut6_I0_O)        0.319    33.651 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_613/O
                         net (fo=1, routed)           0.000    33.651    ethernet_mac/eth_tx/RAM_STORE_reg_i_613_n_0
    SLICE_X55Y137        MUXF7 (Prop_muxf7_I0_O)      0.238    33.889 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_263/O
                         net (fo=1, routed)           0.000    33.889    ethernet_mac/eth_tx/RAM_STORE_reg_i_263_n_0
    SLICE_X55Y137        MUXF8 (Prop_muxf8_I0_O)      0.104    33.993 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_100/O
                         net (fo=1, routed)           2.221    36.214    ethernet_mac/eth_tx/RAM_STORE_reg_i_100_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I0_O)        0.316    36.530 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_39/O
                         net (fo=1, routed)           0.740    37.270    ethernet_mac/eth_tx/RAM_STORE_reg_i_39_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124    37.394 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_18/O
                         net (fo=1, routed)           0.392    37.786    ethernet_mac/rmii_int/tx_fifo/DIADI[1]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.544     1.547    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.852ns  (logic 1.657ns (21.102%)  route 6.195ns (78.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           4.821     6.328    ethernet_mac/rmii_int/resetn
    SLICE_X68Y83         LUT4 (Prop_lut4_I3_O)        0.150     6.478 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          1.374     7.852    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.498     1.501    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.852ns  (logic 1.657ns (21.102%)  route 6.195ns (78.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           4.821     6.328    ethernet_mac/rmii_int/resetn
    SLICE_X68Y83         LUT4 (Prop_lut4_I3_O)        0.150     6.478 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          1.374     7.852    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.498     1.501    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y69         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/eth_tx/nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/eth_tx/currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/nextState_reg[1]/G
    SLICE_X50Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ethernet_mac/eth_tx/nextState_reg[1]/Q
                         net (fo=1, routed)           0.110     0.288    ethernet_mac/eth_tx/nextState[1]
    SLICE_X50Y84         FDCE                                         r  ethernet_mac/eth_tx/currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.827     0.829    ethernet_mac/eth_tx/CLK
    SLICE_X50Y84         FDCE                                         r  ethernet_mac/eth_tx/currentState_reg[1]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/D
                            (positive level-sensitive latch clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.290ns (48.204%)  route 0.312ns (51.796%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]/C
    SLICE_X66Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[31]/Q
                         net (fo=9, routed)           0.312     0.476    ethernet_mac/rmii_int/tx_fifo/out[31]
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.045     0.521 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     0.521    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1_i_1_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     0.602 r  ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1/CO[2]
                         net (fo=1, routed)           0.000     0.602    ethernet_mac/rmii_int/tx_fifo/isEmpty0_carry__1_n_1
    SLICE_X66Y84         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     5.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     4.273 f  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     4.973    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.002 f  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.033     6.035    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.056     6.091 f  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2/O
                         net (fo=2, routed)           0.351     6.442    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0
    SLICE_X66Y84         LDCE                                         f  ethernet_mac/rmii_int/tx_fifo/isEmpty_reg/G

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.203ns (19.567%)  route 0.834ns (80.433%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/Q
                         net (fo=9, routed)           0.674     0.832    ethernet_mac/eth_tx/sentAmount[10]
    SLICE_X63Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.877 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_15/O
                         net (fo=1, routed)           0.160     1.037    ethernet_mac/rmii_int/tx_fifo/DIADI[4]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.872     0.874    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.203ns (19.412%)  route 0.843ns (80.588%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/MAIN_FSM.sentAmount_reg[10]/Q
                         net (fo=9, routed)           0.680     0.838    ethernet_mac/eth_tx/sentAmount[10]
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.045     0.883 r  ethernet_mac/eth_tx/RAM_STORE_reg_i_12/O
                         net (fo=1, routed)           0.163     1.046    ethernet_mac/rmii_int/tx_fifo/DIADI[7]
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.872     0.874    ethernet_mac/rmii_int/tx_fifo/CLK
    RAMB18_X1Y32         RAMB18E1                                     r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKARDCLK

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/readCounter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ethernet_mac/rmii_int/tx_fifo/isFull_reg/D
                            (positive level-sensitive latch clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.389ns (36.573%)  route 0.675ns (63.427%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE                         0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[24]/C
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ethernet_mac/rmii_int/tx_fifo/readCounter_reg[24]/Q
                         net (fo=10, routed)          0.094     0.258    ethernet_mac/rmii_int/tx_fifo/out[24]
    SLICE_X67Y80         LUT4 (Prop_lut4_I0_O)        0.048     0.306 r  ethernet_mac/rmii_int/tx_fifo/i__carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.306    ethernet_mac/rmii_int/tx_fifo/i__carry__2_i_4_n_0
    SLICE_X67Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.438 r  ethernet_mac/rmii_int/tx_fifo/isFull1_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.386     0.824    ethernet_mac/rmii_int/tx_fifo/isFull1_0
    SLICE_X70Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.869 r  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_1/O
                         net (fo=1, routed)           0.195     1.064    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_1_n_0
    SLICE_X68Y82         LDCE                                         r  ethernet_mac/rmii_int/tx_fifo/isFull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     5.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     4.273 f  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     4.973    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     5.002 f  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       1.033     6.035    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.056     6.091 f  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2/O
                         net (fo=2, routed)           0.294     6.386    ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0
    SLICE_X68Y82         LDCE                                         f  ethernet_mac/rmii_int/tx_fifo/isFull_reg/G

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/dataPresent_reg/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.202ns (18.687%)  route 0.879ns (81.313%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/dataPresent_reg/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/dataPresent_reg/Q
                         net (fo=3, routed)           0.657     0.815    ethernet_mac/rmii_int/eth_tx_dat_pres_o
    SLICE_X68Y83         LUT4 (Prop_lut4_I1_O)        0.044     0.859 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          0.221     1.081    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[28]/C

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/dataPresent_reg/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.202ns (18.687%)  route 0.879ns (81.313%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/dataPresent_reg/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/dataPresent_reg/Q
                         net (fo=3, routed)           0.657     0.815    ethernet_mac/rmii_int/eth_tx_dat_pres_o
    SLICE_X68Y83         LUT4 (Prop_lut4_I1_O)        0.044     0.859 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          0.221     1.081    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[29]/C

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/dataPresent_reg/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.202ns (18.687%)  route 0.879ns (81.313%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/dataPresent_reg/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/dataPresent_reg/Q
                         net (fo=3, routed)           0.657     0.815    ethernet_mac/rmii_int/eth_tx_dat_pres_o
    SLICE_X68Y83         LUT4 (Prop_lut4_I1_O)        0.044     0.859 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          0.221     1.081    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[30]/C

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/dataPresent_reg/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.202ns (18.687%)  route 0.879ns (81.313%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/dataPresent_reg/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/dataPresent_reg/Q
                         net (fo=3, routed)           0.657     0.815    ethernet_mac/rmii_int/eth_tx_dat_pres_o
    SLICE_X68Y83         LUT4 (Prop_lut4_I1_O)        0.044     0.859 r  ethernet_mac/rmii_int/i___0/O
                         net (fo=32, routed)          0.221     1.081    ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[0]_2
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.823     0.825    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y76         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[31]/C

Slack:                    inf
  Source:                 ethernet_mac/eth_tx/dataPresent_reg/G
                            (positive level-sensitive latch)
  Destination:            ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_master  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.203ns (17.851%)  route 0.934ns (82.149%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         LDCE                         0.000     0.000 r  ethernet_mac/eth_tx/dataPresent_reg/G
    SLICE_X85Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ethernet_mac/eth_tx/dataPresent_reg/Q
                         net (fo=3, routed)           0.657     0.815    ethernet_mac/eth_tx/eth_tx_dat_pres_o
    SLICE_X68Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.860 r  ethernet_mac/eth_tx/writeCounter[0]_i_1/O
                         net (fo=32, routed)          0.277     1.137    ethernet_mac/rmii_int/tx_fifo/writeCounter0
    SLICE_X67Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_100_clk_master
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout1_buf/O
                         net (fo=12263, routed)       0.822     0.824    ethernet_mac/rmii_int/tx_fifo/CLK
    SLICE_X67Y75         FDRE                                         r  ethernet_mac/rmii_int/tx_fifo/writeCounter_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_clk_master

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 2.578ns (69.060%)  route 1.155ns (30.940%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[2]
                         net (fo=1, routed)           1.155     3.609    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_29
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.124     3.733 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.733    ethernet_mac/rmii_int/tx_fifo_n_77
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.605ns  (logic 2.606ns (72.286%)  route 0.999ns (27.714%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[3]
                         net (fo=1, routed)           0.999     3.453    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_28
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.152     3.605 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.605    ethernet_mac/rmii_int/tx_fifo_n_76
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 2.578ns (71.728%)  route 1.016ns (28.272%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[4]
                         net (fo=1, routed)           1.016     3.470    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_27
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.124     3.594 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     3.594    ethernet_mac/rmii_int/tx_fifo_n_75
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 2.604ns (74.933%)  route 0.871ns (25.067%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[7]
                         net (fo=1, routed)           0.871     3.325    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_24
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.150     3.475 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[7]_i_1/O
                         net (fo=1, routed)           0.000     3.475    ethernet_mac/rmii_int/tx_fifo_n_72
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 2.578ns (74.609%)  route 0.877ns (25.391%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[0]
                         net (fo=1, routed)           0.877     3.331    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_31
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.124     3.455 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     3.455    ethernet_mac/rmii_int/tx_fifo_n_70
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.412ns  (logic 2.604ns (76.311%)  route 0.808ns (23.689%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[1]
                         net (fo=1, routed)           0.808     3.262    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_30
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.150     3.412 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[1]_i_1/O
                         net (fo=1, routed)           0.000     3.412    ethernet_mac/rmii_int/tx_fifo_n_71
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.366ns  (logic 2.578ns (76.584%)  route 0.788ns (23.416%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[6]
                         net (fo=1, routed)           0.788     3.242    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_25
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.366 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     3.366    ethernet_mac/rmii_int/tx_fifo_n_73
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 2.571ns (80.416%)  route 0.626ns (19.584%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     2.454 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[5]
                         net (fo=1, routed)           0.626     3.080    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_26
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.117     3.197 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     3.197    ethernet_mac/rmii_int/tx_fifo_n_74
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.683     1.683    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          1.498     1.501    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.634ns (74.404%)  route 0.218ns (25.596%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[5]
                         net (fo=1, routed)           0.218     0.803    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_26
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.049     0.852 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.852    ethernet_mac/rmii_int/tx_fifo_n_74
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[5]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.630ns (70.688%)  route 0.261ns (29.312%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[6]
                         net (fo=1, routed)           0.261     0.846    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_25
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.891 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.891    ethernet_mac/rmii_int/tx_fifo_n_73
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[6]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.629ns (70.349%)  route 0.265ns (29.651%))
  Logic Levels:           2  (LUT2=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[7]
                         net (fo=1, routed)           0.265     0.850    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_24
    SLICE_X62Y81         LUT2 (Prop_lut2_I1_O)        0.044     0.894 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.894    ethernet_mac/rmii_int/tx_fifo_n_72
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.631ns (70.318%)  route 0.266ns (29.682%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[1]
                         net (fo=1, routed)           0.266     0.851    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_30
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.046     0.897 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.897    ethernet_mac/rmii_int/tx_fifo_n_71
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[1]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.630ns (68.527%)  route 0.289ns (31.473%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[0]
                         net (fo=1, routed)           0.289     0.874    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_31
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.919 r  ethernet_mac/rmii_int/tx_fifo/rmii_o_txd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.919    ethernet_mac/rmii_int/tx_fifo_n_70
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_o_txd_reg[0]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.629ns (64.242%)  route 0.350ns (35.758%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[3]
                         net (fo=1, routed)           0.350     0.935    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_28
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.044     0.979 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.979    ethernet_mac/rmii_int/tx_fifo_n_76
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[3]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.630ns (64.082%)  route 0.353ns (35.918%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[4]
                         net (fo=1, routed)           0.353     0.938    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_27
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.983 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.983    ethernet_mac/rmii_int/tx_fifo_n_75
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[4]/C

Slack:                    inf
  Source:                 ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_master  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.630ns (60.636%)  route 0.409ns (39.364%))
  Logic Levels:           2  (LUT3=1 RAMB18E1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1                     0.000     0.000 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/CLKBWRCLK
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.585 r  ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg/DOBDO[2]
                         net (fo=1, routed)           0.409     0.994    ethernet_mac/rmii_int/tx_fifo/RAM_STORE_reg_n_29
    SLICE_X62Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.039 r  ethernet_mac/rmii_int/tx_fifo/rmii_tx_out.tmp_sr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.039    ethernet_mac/rmii_int/tx_fifo_n_77
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_master rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.898     0.898    clk_control/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clk_control/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clk_control/inst/clk_50_clk_master
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_control/inst/clkout2_buf/O
                         net (fo=11, routed)          0.828     0.830    ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[7]_0
    SLICE_X62Y81         FDRE                                         r  ethernet_mac/rmii_int/rmii_tx_out.tmp_sr_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.561ns  (logic 1.631ns (19.051%)  route 6.930ns (80.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 9.911 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          3.487     8.561    neorv32_top_inst/rstn_i
    SLICE_X53Y102        FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.489     9.911    neorv32_top_inst/clk_i
    SLICE_X53Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_2/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.631ns (19.640%)  route 6.673ns (80.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 9.925 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          3.230     8.305    neorv32_top_inst/rstn_i
    SLICE_X54Y90         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.502     9.925    neorv32_top_inst/clk_i
    SLICE_X54Y90         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_2/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_5/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.403ns  (logic 1.631ns (22.032%)  route 5.772ns (77.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 9.913 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          2.329     7.403    neorv32_top_inst/rstn_i
    SLICE_X54Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.490     9.913    neorv32_top_inst/clk_i
    SLICE_X54Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_5/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_8/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.984ns  (logic 1.631ns (23.353%)  route 5.353ns (76.647%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.910     6.984    neorv32_top_inst/rstn_i
    SLICE_X32Y79         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.509     9.932    neorv32_top_inst/clk_i
    SLICE_X32Y79         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_8/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_3/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.519%)  route 5.304ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.861     6.935    neorv32_top_inst/rstn_i
    SLICE_X46Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.499     9.922    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_3/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_4/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.631ns (23.519%)  route 5.304ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 9.922 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.861     6.935    neorv32_top_inst/rstn_i
    SLICE_X46Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.499     9.922    neorv32_top_inst/clk_i
    SLICE_X46Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_4/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_6/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.882ns  (logic 1.631ns (23.700%)  route 5.251ns (76.300%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 9.950 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.808     6.882    neorv32_top_inst/rstn_i
    SLICE_X11Y95         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.527     9.950    neorv32_top_inst/clk_i
    SLICE_X11Y95         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_6/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_1/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.631ns (23.832%)  route 5.213ns (76.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 9.934 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.770     6.844    neorv32_top_inst/rstn_i
    SLICE_X11Y102        FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.512     9.934    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_7/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.588ns  (logic 1.631ns (24.756%)  route 4.957ns (75.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 9.928 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.514     6.588    neorv32_top_inst/rstn_i
    SLICE_X34Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.505     9.928    neorv32_top_inst/clk_i
    SLICE_X34Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_7/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_9/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.588ns  (logic 1.631ns (24.756%)  route 4.957ns (75.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 9.928 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           3.443     4.950    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.074 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          1.514     6.588    neorv32_top_inst/rstn_i
    SLICE_X34Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        1.505     9.928    neorv32_top_inst/clk_i
    SLICE_X34Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_9/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.320ns (17.211%)  route 1.537ns (82.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.131     1.857    neorv32_top_inst/rstn_i
    SLICE_X9Y76          FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.831     6.996    neorv32_top_inst/clk_i
    SLICE_X9Y76          FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.320ns (17.211%)  route 1.537ns (82.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.131     1.857    neorv32_top_inst/rstn_i
    SLICE_X9Y76          FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.831     6.996    neorv32_top_inst/clk_i
    SLICE_X9Y76          FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.320ns (17.211%)  route 1.537ns (82.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.131     1.857    neorv32_top_inst/rstn_i
    SLICE_X9Y76          FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.831     6.996    neorv32_top_inst/clk_i
    SLICE_X9Y76          FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.320ns (17.211%)  route 1.537ns (82.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.996ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 6.996 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.131     1.857    neorv32_top_inst/rstn_i
    SLICE_X9Y76          FDCE                                         f  neorv32_top_inst/rstn_int_sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.831     6.996    neorv32_top_inst/clk_i
    SLICE_X9Y76          FDCE                                         r  neorv32_top_inst/rstn_int_sreg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.320ns (16.633%)  route 1.602ns (83.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 6.995 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.196     1.921    neorv32_top_inst/rstn_i
    SLICE_X11Y75         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.830     6.995    neorv32_top_inst/clk_i
    SLICE_X11Y75         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart0_rxd_i
                            (input port)
  Destination:            neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.312ns  (logic 0.257ns (11.133%)  route 2.055ns (88.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart0_rxd_i (IN)
                         net (fo=0)                   0.000     0.000    uart0_rxd_i
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart0_rxd_i_IBUF_inst/O
                         net (fo=1, routed)           2.055     2.312    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/uart0_rxd_i
    SLICE_X42Y74         FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.822     1.987    neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clk_i
    SLICE_X42Y74         FDRE                                         r  neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_reg[sync][4]/C

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_6/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.406ns  (logic 0.320ns (13.285%)  route 2.086ns (86.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.680     2.406    neorv32_top_inst/rstn_i
    SLICE_X11Y95         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.846     7.011    neorv32_top_inst/clk_i
    SLICE_X11Y95         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_6/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_7/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.411ns  (logic 0.320ns (13.255%)  route 2.091ns (86.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.685     2.411    neorv32_top_inst/rstn_i
    SLICE_X34Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.828     6.993    neorv32_top_inst/clk_i
    SLICE_X34Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_7/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_9/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.411ns  (logic 0.320ns (13.255%)  route 2.091ns (86.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 6.993 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.685     2.411    neorv32_top_inst/rstn_i
    SLICE_X34Y72         FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.828     6.993    neorv32_top_inst/clk_i
    SLICE_X34Y72         FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_9/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rstn_i
                            (input port)
  Destination:            neorv32_top_inst/rstn_int_reg_inv_replica_1/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.320ns (13.182%)  route 2.105ns (86.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 7.006 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn_i (IN)
                         net (fo=0)                   0.000     0.000    rstn_i
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_i_IBUF_inst/O
                         net (fo=6, routed)           1.406     1.681    neorv32_top_inst/resetn
    SLICE_X9Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.726 f  neorv32_top_inst/currentState[1]_i_1/O
                         net (fo=16, routed)          0.699     2.424    neorv32_top_inst/rstn_i
    SLICE_X11Y102        FDPE                                         f  neorv32_top_inst/rstn_int_reg_inv_replica_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_i_IBUF_BUFG_inst/O
                         net (fo=2182, routed)        0.841     7.006    neorv32_top_inst/clk_i
    SLICE_X11Y102        FDPE                                         r  neorv32_top_inst/rstn_int_reg_inv_replica_1/C  (IS_INVERTED)





