# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do divisor_binario_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {divisor_binario.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity divisor_binario
# -- Compiling architecture structure of divisor_binario
# 
vsim +altera -do divisor_binario_run_msim_gate_vhdl.do -l msim_transcript -gui work.divisor_binario
# vsim +altera -do divisor_binario_run_msim_gate_vhdl.do -l msim_transcript -gui work.divisor_binario 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.divisor_binario(structure)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_clkctrl(vital_clkctrl)
# Loading cycloneii.cycloneii_ena_reg(behave)
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# do divisor_binario_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {divisor_binario.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity divisor_binario
# -- Compiling architecture structure of divisor_binario
# 
add wave -position end  sim:/divisor_binario/rst
add wave -position end  sim:/divisor_binario/result
add wave -position end  sim:/divisor_binario/pronto
add wave -position end  sim:/divisor_binario/init
add wave -position end  sim:/divisor_binario/divisor_s
add wave -position end  sim:/divisor_binario/divisor_in
add wave -position end  sim:/divisor_binario/dividendo_s
add wave -position end  sim:/divisor_binario/dividendo_in
add wave -position end  sim:/divisor_binario/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Jonas  Hostname: DESKTOP-TTRKJOK  ProcessID: 10440
# 
#           Attempting to use alternate WLF file "./wlftew4k77".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftew4k77
# 
do C:/xampp/htdocs/projects/VHDL/divisor_binario/simulation/modelsim/stimulus.do
add wave -position end  sim:/divisor_binario/D
do C:/xampp/htdocs/projects/VHDL/divisor_binario/simulation/modelsim/stimulus.do
