Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 16:59:57 2019
| Host         : debian running 64-bit Debian GNU/Linux 9.8 (stretch)
| Command      : report_control_sets -verbose -file system_fpga_control_sets_placed.rpt
| Design       : system_fpga
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            2 |
|     10 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           11 |
| No           | No                    | Yes                    |              39 |           20 |
| No           | Yes                   | No                     |              65 |           42 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             122 |           37 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------+----------------------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------+----------------------------------+------------------+----------------+
|  mips/jal_wd_sel  |                                        |                                  |                1 |              1 |
|  n_0_334_BUFG     |                                        | system/mips/dp/pc_reg/AS[0]      |                1 |              1 |
|  clk_BUFG         |                                        | system/mips/dp/alu/go_pulse_comb |                2 |              2 |
| ~clk_BUFG         |                                        | bd_rst/AR[0]                     |                1 |              3 |
|  clk_BUFG         | system/mips/dp/alu/y_reg[3]_0[0]       | bd_rst/AR[0]                     |                1 |              4 |
| ~clk_BUFG         | system/fact/fact_acc/fsm/state         | bd_rst/AR[0]                     |                2 |              4 |
|  clk_BUFG         | system/mips/dp/alu/E[0]                | bd_rst/AR[0]                     |                4 |             10 |
|  n_0_334_BUFG     |                                        | mips/jal_wd_sel                  |               31 |             31 |
|  clk_BUFG         | system/mips/dp/pc_reg/q_reg[6]_3       |                                  |                8 |             32 |
|  clk_BUFG         | system/fact/fact_acc/fsm/done_reg_0[0] | bd_rst/AR[0]                     |                9 |             32 |
|  clk_BUFG         | system/mips/dp/alu/q_reg[6][0]         | bd_rst/AR[0]                     |               15 |             32 |
|  hs_clk_IBUF_BUFG |                                        | bd_rst/AR[0]                     |               10 |             33 |
|  clk__0_BUFG      |                                        |                                  |               10 |             34 |
|  clk_BUFG         |                                        | bd_rst/AR[0]                     |               17 |             34 |
|  clk_BUFG         | system/fact/fact_acc/fsm/E[0]          | bd_rst/AR[0]                     |                6 |             40 |
| ~clk_BUFG         | system/mips/dp/pc_reg/we_reg           |                                  |               12 |             96 |
+-------------------+----------------------------------------+----------------------------------+------------------+----------------+


