# Multimode_Counter
## system Verilog multi mode counter with it's Testbench

Testing the behavior of the counter by changing the initial value and the up_down 
signal, and also test the game over signal and the who signal by reaching the lose 
signal count 15

![image](https://user-images.githubusercontent.com/73825127/182038076-952216e2-b80d-4cb3-8a2c-11ea60654c64.png)

Testing the module without game over or who signals

![image](https://user-images.githubusercontent.com/73825127/182038096-a2b3767a-9192-42ec-bbad-0757432d080a.png)
