TimeQuest Timing Analyzer report for project1
Tue Mar 10 15:19:50 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 35. Fast 1200mV 0C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; project1                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.2%      ;
;     Processors 3-6         ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; clk                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                         ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDivider500KHz:clockDivideFPGA|CLK_50HZ } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 164.28 MHz ; 164.28 MHz      ; clk                                         ;      ;
; 190.44 MHz ; 190.44 MHz      ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -5.087 ; -201.762      ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -4.251 ; -421.309      ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clk                                         ; 0.386 ; 0.000         ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.387 ; 0.000         ;
+---------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -87.810       ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -1.285 ; -201.745      ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.087 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 6.008      ;
; -5.077 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.998      ;
; -5.031 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.957      ;
; -5.022 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.948      ;
; -4.994 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.915      ;
; -4.987 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.897 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.818      ;
; -4.850 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.771      ;
; -4.842 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.763      ;
; -4.837 ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.763      ;
; -4.805 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.726      ;
; -4.780 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.701      ;
; -4.723 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.649      ;
; -4.689 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.610      ;
; -4.662 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.583      ;
; -4.644 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 5.569      ;
; -4.569 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.495      ;
; -4.567 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 5.492      ;
; -4.561 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.487      ;
; -4.545 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.077     ; 5.466      ;
; -4.529 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 5.454      ;
; -4.465 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 5.390      ;
; -4.443 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 5.368      ;
; -4.262 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.072     ; 5.188      ;
; -4.060 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.985      ;
; -4.048 ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.973      ;
; -3.871 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.796      ;
; -3.785 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.703      ;
; -3.767 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.685      ;
; -3.755 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.680      ;
; -3.684 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.602      ;
; -3.658 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.576      ;
; -3.637 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.555      ;
; -3.635 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.560      ;
; -3.604 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.522      ;
; -3.552 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.470      ;
; -3.548 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.461      ;
; -3.547 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.465      ;
; -3.538 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.451      ;
; -3.536 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.335      ; 4.869      ;
; -3.536 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.455      ;
; -3.495 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.413      ;
; -3.492 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.410      ;
; -3.483 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.401      ;
; -3.478 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.396      ;
; -3.474 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.392      ;
; -3.457 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.375      ;
; -3.456 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.374      ;
; -3.455 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.368      ;
; -3.448 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.361      ;
; -3.447 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.365      ;
; -3.421 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.339      ;
; -3.417 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.335      ;
; -3.404 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.323      ;
; -3.373 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.292      ;
; -3.362 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.287      ;
; -3.358 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.278      ;
; -3.358 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.271      ;
; -3.355 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.275      ;
; -3.350 ; clockDivide4:clockDivideEEPROM|counter[1]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.335      ; 4.683      ;
; -3.350 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.270      ;
; -3.349 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk          ; clk         ; 1.000        ; -0.077     ; 4.270      ;
; -3.345 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.265      ;
; -3.342 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[29]     ; clk          ; clk         ; 1.000        ; -0.078     ; 4.262      ;
; -3.337 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.257      ;
; -3.336 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.256      ;
; -3.334 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.254      ;
; -3.333 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.253      ;
; -3.329 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.249      ;
; -3.328 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.248      ;
; -3.327 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.247      ;
; -3.324 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.244      ;
; -3.324 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.244      ;
; -3.323 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.243      ;
; -3.322 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.241      ;
; -3.319 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.239      ;
; -3.314 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.078     ; 4.234      ;
; -3.311 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.227      ;
; -3.311 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.236      ;
; -3.311 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.224      ;
; -3.304 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.220      ;
; -3.303 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.216      ;
; -3.298 ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.080     ; 4.216      ;
; -3.294 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.079     ; 4.213      ;
; -3.290 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.206      ;
; -3.289 ; clockDivide4:clockDivideEEPROM|counter[2]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.335      ; 4.622      ;
; -3.289 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.205      ;
; -3.289 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.207      ;
; -3.284 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.202      ;
; -3.283 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.199      ;
; -3.282 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.198      ;
; -3.280 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.196      ;
; -3.273 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.082     ; 4.189      ;
; -3.269 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.187      ;
; -3.266 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.085     ; 4.179      ;
; -3.259 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.177      ;
; -3.257 ; clockDivide4:clockDivideEEPROM|counter[4]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.175      ;
; -3.248 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.166      ;
; -3.247 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.080     ; 4.165      ;
; -3.245 ; clockDivide4:clockDivideEEPROM|counter[3]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.335      ; 4.578      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                              ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.251 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 5.155      ;
; -4.251 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 5.155      ;
; -4.251 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 5.155      ;
; -4.251 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 5.155      ;
; -4.093 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.997      ;
; -4.093 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.997      ;
; -4.093 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.997      ;
; -4.093 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.997      ;
; -4.069 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.973      ;
; -4.069 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.973      ;
; -4.069 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.973      ;
; -4.069 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.973      ;
; -4.062 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.966      ;
; -4.062 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.966      ;
; -4.062 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.966      ;
; -4.062 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.966      ;
; -4.054 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.958      ;
; -4.054 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.958      ;
; -4.054 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.958      ;
; -4.054 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.958      ;
; -3.984 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.888      ;
; -3.984 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.888      ;
; -3.984 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.888      ;
; -3.984 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.888      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.978 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.513     ; 4.463      ;
; -3.977 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.881      ;
; -3.977 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.881      ;
; -3.977 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.881      ;
; -3.977 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.094     ; 4.881      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[0]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[1]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[2]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[3]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[8]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[9]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[10]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[11]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.968 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[24]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.093     ; 4.873      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.953 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.082     ; 4.869      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.924 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.101     ; 4.821      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[1]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[2]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[3]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[5]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[6]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[7]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[8]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[9]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[10]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[11]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[12]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[13]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.922 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[15]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.509     ; 4.411      ;
; -3.920 ; eepromWrite:eeprom|counter[16] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.080     ; 4.838      ;
; -3.920 ; eepromWrite:eeprom|counter[16] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.080     ; 4.838      ;
; -3.920 ; eepromWrite:eeprom|counter[16] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.080     ; 4.838      ;
; -3.920 ; eepromWrite:eeprom|counter[16] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.080     ; 4.838      ;
; -3.907 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.079     ; 4.826      ;
; -3.907 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.079     ; 4.826      ;
; -3.907 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.079     ; 4.826      ;
; -3.907 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.079     ; 4.826      ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.386 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clk                                         ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 1.088 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 1.784      ;
; 1.089 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 1.785      ;
; 1.167 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.433      ;
; 1.186 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.452      ;
; 1.190 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.456      ;
; 1.199 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.052      ;
; 1.200 ; clockDivide4:clockDivideEEPROM|counter[23]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 1.896      ;
; 1.201 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.054      ;
; 1.201 ; clockDivide4:clockDivideEEPROM|counter[19]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 1.897      ;
; 1.209 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.475      ;
; 1.222 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[19]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.075      ;
; 1.223 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[22]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.076      ;
; 1.223 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[18]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.076      ;
; 1.225 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[17]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.078      ;
; 1.225 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.078      ;
; 1.227 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[23]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.080      ;
; 1.227 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[21]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.080      ;
; 1.302 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 1.998      ;
; 1.318 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clk         ; 0.000        ; 3.077      ; 4.843      ;
; 1.319 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.585      ;
; 1.322 ; clockDivide4:clockDivideEEPROM|counter[27]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.588      ;
; 1.325 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.592      ;
; 1.331 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.598      ;
; 1.340 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.606      ;
; 1.344 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.611      ;
; 1.348 ; clockDivide4:clockDivideEEPROM|counter[30]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.614      ;
; 1.362 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.629      ;
; 1.373 ; clockDivide4:clockDivideEEPROM|counter[21]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 2.069      ;
; 1.377 ; clockDivide4:clockDivideEEPROM|counter[17]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 2.073      ;
; 1.383 ; clockDivide4:clockDivideEEPROM|counter[22]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 2.079      ;
; 1.385 ; clockDivide4:clockDivideEEPROM|counter[16]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 2.081      ;
; 1.385 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.652      ;
; 1.387 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.654      ;
; 1.391 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.657      ;
; 1.397 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.664      ;
; 1.401 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.667      ;
; 1.411 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.677      ;
; 1.411 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.677      ;
; 1.412 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.678      ;
; 1.413 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.679      ;
; 1.415 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.681      ;
; 1.425 ; clockDivide4:clockDivideEEPROM|counter[29]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.510      ; 2.121      ;
; 1.436 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.702      ;
; 1.436 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.702      ;
; 1.437 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.703      ;
; 1.438 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.704      ;
; 1.438 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.704      ;
; 1.483 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.750      ;
; 1.484 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.750      ;
; 1.486 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.753      ;
; 1.488 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.755      ;
; 1.493 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.760      ;
; 1.493 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.760      ;
; 1.499 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.766      ;
; 1.501 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[14]     ; clk                                         ; clk         ; 0.000        ; -0.337     ; 1.350      ;
; 1.504 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.357      ;
; 1.505 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; -0.337     ; 1.354      ;
; 1.505 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.771      ;
; 1.507 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; -0.337     ; 1.356      ;
; 1.509 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.774      ;
; 1.509 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.774      ;
; 1.510 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[12]     ; clk                                         ; clk         ; 0.000        ; -0.337     ; 1.359      ;
; 1.510 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.775      ;
; 1.510 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.775      ;
; 1.511 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; -0.337     ; 1.360      ;
; 1.511 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.364      ;
; 1.512 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.365      ;
; 1.513 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.366      ;
; 1.513 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.778      ;
; 1.516 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; -0.333     ; 1.369      ;
; 1.520 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[15]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.786      ;
; 1.521 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.788      ;
; 1.524 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.790      ;
; 1.527 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.793      ;
; 1.528 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.794      ;
; 1.528 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.794      ;
; 1.529 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.795      ;
; 1.529 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.795      ;
; 1.529 ; clockDivide4:clockDivideEEPROM|counter[25]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.795      ;
; 1.530 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.796      ;
; 1.532 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.797      ;
; 1.532 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.797      ;
; 1.533 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.798      ;
; 1.533 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.798      ;
; 1.536 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.803      ;
; 1.536 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clk                                         ; clk         ; 0.000        ; 0.079      ; 1.801      ;
; 1.541 ; clockDivide4:clockDivideEEPROM|counter[7]      ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.807      ;
; 1.553 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.819      ;
; 1.562 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.829      ;
; 1.573 ; clockDivide4:clockDivideEEPROM|counter[8]      ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.839      ;
; 1.574 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.841      ;
; 1.577 ; clockDivide4:clockDivideEEPROM|counter[9]      ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.843      ;
; 1.589 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.856      ;
; 1.601 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.868      ;
; 1.608 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.081      ; 1.875      ;
; 1.614 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.880      ;
; 1.621 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.887      ;
; 1.623 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clk                                         ; clk         ; 0.000        ; 0.080      ; 1.889      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                                ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.387 ; eepromWrite:eeprom|dataOut           ; eepromWrite:eeprom|dataOut           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; eepromWrite:eeprom|state.stop        ; eepromWrite:eeprom|state.stop        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.acknowledge ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.094      ; 0.669      ;
; 0.404 ; adcReader:adc|adcCS                  ; adcReader:adc|adcCS                  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eepromWrite:eeprom|byteNum[0]        ; eepromWrite:eeprom|byteNum[0]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; eepromWrite:eeprom|state.control     ; eepromWrite:eeprom|state.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; eepromWrite:eeprom|state.data        ; eepromWrite:eeprom|state.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.669      ;
; 0.431 ; adcReader:adc|state.bit1             ; adcReader:adc|state.bit0             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; adcReader:adc|state.bit2             ; adcReader:adc|state.bit1             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; adcReader:adc|state.bit6             ; adcReader:adc|state.bit5             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; adcReader:adc|state.bit4             ; adcReader:adc|state.bit3             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.697      ;
; 0.439 ; adcReader:adc|state.start            ; adcReader:adc|state.sgl              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; adcReader:adc|state.sgl              ; adcReader:adc|state.odd              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.705      ;
; 0.544 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.131      ; 0.861      ;
; 0.549 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.131      ; 0.866      ;
; 0.551 ; adcReader:adc|state.msbf             ; adcReader:adc|adcOut                 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.816      ;
; 0.554 ; adcReader:adc|state.bit3             ; adcReader:adc|state.bit2             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.509      ; 1.250      ;
; 0.555 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.509      ; 1.250      ;
; 0.555 ; adcReader:adc|state.bit5             ; adcReader:adc|state.bit4             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; adcReader:adc|state.bit7             ; adcReader:adc|state.bit6             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.820      ;
; 0.557 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.508      ; 1.251      ;
; 0.560 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.504      ; 1.250      ;
; 0.563 ; adcReader:adc|state.odd              ; adcReader:adc|state.msbf             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.828      ;
; 0.610 ; adcReader:adc|state.msbf             ; adcReader:adc|state.nullbit          ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.875      ;
; 0.626 ; adcReader:adc|state.cs               ; adcReader:adc|state.start            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.080      ; 0.892      ;
; 0.641 ; eepromWrite:eeprom|byteNum[14]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.096      ; 0.923      ;
; 0.642 ; eepromWrite:eeprom|byteNum[4]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.096      ; 0.924      ;
; 0.642 ; eepromWrite:eeprom|byteNum[16]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.095      ; 0.923      ;
; 0.644 ; adcReader:adc|addr[3]                ; adcReader:adc|addr[3]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; eepromWrite:eeprom|counter[3]        ; eepromWrite:eeprom|counter[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; eepromWrite:eeprom|byteNum[30]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.095      ; 0.925      ;
; 0.645 ; eepromWrite:eeprom|byteNum[11]       ; eepromWrite:eeprom|byteNum[11]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; eepromWrite:eeprom|counter[4]        ; eepromWrite:eeprom|counter[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; eepromWrite:eeprom|byteNum[8]        ; eepromWrite:eeprom|byteNum[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.910      ;
; 0.649 ; eepromWrite:eeprom|byteNum[9]        ; eepromWrite:eeprom|byteNum[9]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.913      ;
; 0.657 ; eepromWrite:eeprom|byteNum[22]       ; eepromWrite:eeprom|byteNum[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; adcReader:adc|addr[22]               ; adcReader:adc|addr[22]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; adcReader:adc|addr[6]                ; adcReader:adc|addr[6]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; eepromWrite:eeprom|counter[22]       ; eepromWrite:eeprom|counter[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.922      ;
; 0.657 ; eepromWrite:eeprom|counter[6]        ; eepromWrite:eeprom|counter[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; eepromWrite:eeprom|byteNum[6]        ; eepromWrite:eeprom|byteNum[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; adcReader:adc|addr[16]               ; adcReader:adc|addr[16]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adcReader:adc|addr[15]               ; adcReader:adc|addr[15]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adcReader:adc|addr[14]               ; adcReader:adc|addr[14]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adcReader:adc|addr[13]               ; adcReader:adc|addr[13]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adcReader:adc|addr[5]                ; adcReader:adc|addr[5]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; adcReader:adc|addr[2]                ; adcReader:adc|addr[2]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[16]       ; eepromWrite:eeprom|counter[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[15]       ; eepromWrite:eeprom|counter[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[14]       ; eepromWrite:eeprom|counter[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[13]       ; eepromWrite:eeprom|counter[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[5]        ; eepromWrite:eeprom|counter[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; eepromWrite:eeprom|counter[2]        ; eepromWrite:eeprom|counter[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[19]       ; eepromWrite:eeprom|byteNum[19]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|byteNum[2]        ; eepromWrite:eeprom|byteNum[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[5]        ; eepromWrite:eeprom|byteNum[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; eepromWrite:eeprom|byteNum[18]       ; eepromWrite:eeprom|byteNum[18]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|byteNum[20]       ; eepromWrite:eeprom|byteNum[20]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|byteNum[21]       ; eepromWrite:eeprom|byteNum[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[18]               ; adcReader:adc|addr[18]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[19]               ; adcReader:adc|addr[19]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[29]               ; adcReader:adc|addr[29]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[21]               ; adcReader:adc|addr[21]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[20]               ; adcReader:adc|addr[20]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[12]               ; adcReader:adc|addr[12]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[11]               ; adcReader:adc|addr[11]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[10]               ; adcReader:adc|addr[10]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[8]                ; adcReader:adc|addr[8]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; adcReader:adc|addr[4]                ; adcReader:adc|addr[4]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[29]       ; eepromWrite:eeprom|counter[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[21]       ; eepromWrite:eeprom|counter[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[20]       ; eepromWrite:eeprom|counter[20]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[19]       ; eepromWrite:eeprom|counter[19]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[18]       ; eepromWrite:eeprom|counter[18]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; eepromWrite:eeprom|counter[8]        ; eepromWrite:eeprom|counter[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; eepromWrite:eeprom|byteNum[10]       ; eepromWrite:eeprom|byteNum[10]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; eepromWrite:eeprom|byteNum[12]       ; eepromWrite:eeprom|byteNum[12]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; eepromWrite:eeprom|byteNum[24]       ; eepromWrite:eeprom|byteNum[24]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|byteNum[26]       ; eepromWrite:eeprom|byteNum[26]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|byteNum[27]       ; eepromWrite:eeprom|byteNum[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|byteNum[28]       ; eepromWrite:eeprom|byteNum[28]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; adcReader:adc|addr[30]               ; adcReader:adc|addr[30]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; adcReader:adc|addr[28]               ; adcReader:adc|addr[28]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; adcReader:adc|addr[27]               ; adcReader:adc|addr[27]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; adcReader:adc|addr[26]               ; adcReader:adc|addr[26]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; adcReader:adc|addr[24]               ; adcReader:adc|addr[24]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|counter[30]       ; eepromWrite:eeprom|counter[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|counter[28]       ; eepromWrite:eeprom|counter[28]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|counter[27]       ; eepromWrite:eeprom|counter[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|counter[26]       ; eepromWrite:eeprom|counter[26]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; eepromWrite:eeprom|counter[24]       ; eepromWrite:eeprom|counter[24]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; eepromWrite:eeprom|byteNum[17]       ; eepromWrite:eeprom|byteNum[17]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; eepromWrite:eeprom|byteNum[31]       ; eepromWrite:eeprom|byteNum[31]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; adcReader:adc|addr[17]               ; adcReader:adc|addr[17]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; adcReader:adc|addr[31]               ; adcReader:adc|addr[31]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.079      ; 0.926      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 177.43 MHz ; 177.43 MHz      ; clk                                         ;      ;
; 208.86 MHz ; 208.86 MHz      ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -4.636 ; -179.097      ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -3.788 ; -369.243      ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clk                                         ; 0.339 ; 0.000         ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.339 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -87.810       ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -1.285 ; -201.745      ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.636 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.567      ;
; -4.630 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.561      ;
; -4.590 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.525      ;
; -4.585 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.520      ;
; -4.554 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.485      ;
; -4.549 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.480      ;
; -4.476 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.407      ;
; -4.427 ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.362      ;
; -4.421 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.352      ;
; -4.416 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.347      ;
; -4.394 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.325      ;
; -4.366 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.297      ;
; -4.319 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.254      ;
; -4.285 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.216      ;
; -4.263 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.194      ;
; -4.178 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.113      ;
; -4.153 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.068     ; 5.084      ;
; -4.153 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.088      ;
; -4.147 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.082      ;
; -4.121 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.056      ;
; -4.115 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 5.050      ;
; -4.029 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 4.964      ;
; -4.010 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 4.945      ;
; -3.882 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.064     ; 4.817      ;
; -3.669 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 4.603      ;
; -3.660 ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 4.594      ;
; -3.510 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 4.444      ;
; -3.400 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 4.334      ;
; -3.282 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.210      ;
; -3.282 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.210      ;
; -3.280 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 4.214      ;
; -3.217 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.140      ;
; -3.211 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.134      ;
; -3.209 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.137      ;
; -3.185 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.112      ;
; -3.171 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.098      ;
; -3.169 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.097      ;
; -3.166 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 4.093      ;
; -3.135 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.058      ;
; -3.130 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 4.053      ;
; -3.126 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.053      ;
; -3.119 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.047      ;
; -3.106 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.033      ;
; -3.104 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.031      ;
; -3.096 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 4.023      ;
; -3.091 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.019      ;
; -3.086 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.014      ;
; -3.080 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 4.008      ;
; -3.057 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.980      ;
; -3.051 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.310      ; 4.360      ;
; -3.024 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 3.958      ;
; -3.022 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.951      ;
; -3.022 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.949      ;
; -3.018 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.947      ;
; -3.017 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.946      ;
; -3.011 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.940      ;
; -3.008 ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.935      ;
; -3.006 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.934      ;
; -3.002 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.931      ;
; -3.002 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.925      ;
; -3.000 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.929      ;
; -2.998 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.927      ;
; -2.997 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.926      ;
; -2.997 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.920      ;
; -2.996 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.925      ;
; -2.995 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.924      ;
; -2.992 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.921      ;
; -2.991 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.920      ;
; -2.989 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.918      ;
; -2.988 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.917      ;
; -2.987 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.916      ;
; -2.983 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.907      ;
; -2.981 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.070     ; 3.910      ;
; -2.979 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.903      ;
; -2.978 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.065     ; 3.912      ;
; -2.976 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.904      ;
; -2.975 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.898      ;
; -2.972 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.900      ;
; -2.964 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.892      ;
; -2.963 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.887      ;
; -2.961 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.885      ;
; -2.959 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.883      ;
; -2.957 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.881      ;
; -2.953 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.877      ;
; -2.949 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.075     ; 3.873      ;
; -2.947 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.870      ;
; -2.944 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.871      ;
; -2.926 ; clockDivide4:clockDivideEEPROM|counter[4]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.853      ;
; -2.924 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.851      ;
; -2.922 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.849      ;
; -2.917 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.845      ;
; -2.914 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.841      ;
; -2.906 ; clockDivide4:clockDivideEEPROM|counter[4]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.833      ;
; -2.904 ; clockDivide4:clockDivideEEPROM|counter[4]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.831      ;
; -2.903 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.071     ; 3.831      ;
; -2.900 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.827      ;
; -2.896 ; clockDivide4:clockDivideEEPROM|counter[4]      ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.072     ; 3.823      ;
; -2.894 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk          ; clk         ; 1.000        ; -0.068     ; 3.825      ;
; -2.886 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[29]     ; clk          ; clk         ; 1.000        ; -0.068     ; 3.817      ;
; -2.878 ; clockDivide4:clockDivideEEPROM|counter[1]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.310      ; 4.187      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                               ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.788 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.701      ;
; -3.788 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.701      ;
; -3.788 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.701      ;
; -3.788 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.701      ;
; -3.632 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.545      ;
; -3.632 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.545      ;
; -3.632 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.545      ;
; -3.632 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.545      ;
; -3.617 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.530      ;
; -3.617 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.530      ;
; -3.617 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.530      ;
; -3.617 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.530      ;
; -3.606 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.519      ;
; -3.606 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.519      ;
; -3.606 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.519      ;
; -3.606 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.519      ;
; -3.604 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.517      ;
; -3.604 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.517      ;
; -3.604 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.517      ;
; -3.604 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.517      ;
; -3.602 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.515      ;
; -3.602 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.515      ;
; -3.602 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.515      ;
; -3.602 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.515      ;
; -3.597 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.510      ;
; -3.597 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.510      ;
; -3.597 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.510      ;
; -3.597 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.086     ; 4.510      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.563 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.469     ; 4.093      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[0]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[1]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[2]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[3]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[8]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[9]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[10]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[11]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.541 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[24]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.085     ; 4.455      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[1]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[2]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[3]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[5]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[6]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[7]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[8]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[9]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[10]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[11]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[12]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[13]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.517 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[15]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.465     ; 4.051      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.505 ; eepromWrite:eeprom|byteNum[20] ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.433      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.503 ; eepromWrite:eeprom|byteNum[27] ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.071     ; 4.431      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
; -3.499 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.075     ; 4.423      ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.339 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clk                                         ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.981 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.619      ;
; 0.983 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.621      ;
; 1.060 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.303      ;
; 1.078 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.321      ;
; 1.079 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.322      ;
; 1.085 ; clockDivide4:clockDivideEEPROM|counter[23]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.723      ;
; 1.088 ; clockDivide4:clockDivideEEPROM|counter[19]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.726      ;
; 1.096 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.959      ;
; 1.098 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.961      ;
; 1.101 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.344      ;
; 1.120 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[19]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.983      ;
; 1.121 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[22]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.984      ;
; 1.122 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[18]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.985      ;
; 1.124 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[17]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.987      ;
; 1.125 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[23]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.988      ;
; 1.125 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.988      ;
; 1.126 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[21]     ; clk                                         ; clk         ; 0.000        ; -0.308     ; 0.989      ;
; 1.164 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.465      ; 1.800      ;
; 1.197 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.440      ;
; 1.200 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.443      ;
; 1.203 ; clockDivide4:clockDivideEEPROM|counter[27]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.445      ;
; 1.207 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.450      ;
; 1.216 ; clockDivide4:clockDivideEEPROM|counter[30]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.458      ;
; 1.217 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.460      ;
; 1.223 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.466      ;
; 1.231 ; clockDivide4:clockDivideEEPROM|counter[21]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.869      ;
; 1.235 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.478      ;
; 1.238 ; clockDivide4:clockDivideEEPROM|counter[17]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.876      ;
; 1.239 ; clockDivide4:clockDivideEEPROM|counter[22]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.877      ;
; 1.241 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.484      ;
; 1.242 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.484      ;
; 1.243 ; clockDivide4:clockDivideEEPROM|counter[16]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.467      ; 1.881      ;
; 1.243 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.486      ;
; 1.246 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clk         ; 0.000        ; 2.793      ; 4.453      ;
; 1.246 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.489      ;
; 1.253 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.496      ;
; 1.276 ; clockDivide4:clockDivideEEPROM|counter[29]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.465      ; 1.912      ;
; 1.277 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.520      ;
; 1.277 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.520      ;
; 1.279 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.522      ;
; 1.279 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.522      ;
; 1.279 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.522      ;
; 1.295 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.538      ;
; 1.295 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.538      ;
; 1.297 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.297 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.297 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.331 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.073      ; 1.575      ;
; 1.355 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.597      ;
; 1.356 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.598      ;
; 1.356 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.598      ;
; 1.357 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.599      ;
; 1.357 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.600      ;
; 1.360 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.602      ;
; 1.363 ; clockDivide4:clockDivideEEPROM|counter[25]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.605      ;
; 1.364 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.607      ;
; 1.365 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.608      ;
; 1.365 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.608      ;
; 1.368 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.611      ;
; 1.369 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.612      ;
; 1.370 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.613      ;
; 1.373 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.615      ;
; 1.374 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.617      ;
; 1.374 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.616      ;
; 1.374 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.616      ;
; 1.375 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.618      ;
; 1.375 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.617      ;
; 1.376 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.619      ;
; 1.378 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.620      ;
; 1.379 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.622      ;
; 1.380 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.622      ;
; 1.380 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.623      ;
; 1.381 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.624      ;
; 1.384 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; -0.307     ; 1.248      ;
; 1.386 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[14]     ; clk                                         ; clk         ; 0.000        ; -0.312     ; 1.245      ;
; 1.387 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[15]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.629      ;
; 1.387 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.630      ;
; 1.391 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; -0.312     ; 1.250      ;
; 1.392 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; -0.312     ; 1.251      ;
; 1.392 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; -0.307     ; 1.256      ;
; 1.393 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; -0.307     ; 1.257      ;
; 1.394 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; -0.307     ; 1.258      ;
; 1.395 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[12]     ; clk                                         ; clk         ; 0.000        ; -0.312     ; 1.254      ;
; 1.396 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; -0.312     ; 1.255      ;
; 1.397 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; -0.307     ; 1.261      ;
; 1.397 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.640      ;
; 1.398 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.641      ;
; 1.399 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.642      ;
; 1.406 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.649      ;
; 1.418 ; clockDivide4:clockDivideEEPROM|counter[7]      ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.661      ;
; 1.422 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.665      ;
; 1.425 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.073      ; 1.669      ;
; 1.428 ; clockDivide4:clockDivideEEPROM|counter[8]      ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.670      ;
; 1.437 ; clockDivide4:clockDivideEEPROM|counter[9]      ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.679      ;
; 1.440 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.073      ; 1.684      ;
; 1.452 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clk                                         ; clk         ; 0.000        ; 0.072      ; 1.695      ;
; 1.457 ; clockDivide4:clockDivideEEPROM|counter[30]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.465      ; 2.093      ;
; 1.462 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; 0.071      ; 1.704      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.339 ; eepromWrite:eeprom|dataOut           ; eepromWrite:eeprom|dataOut           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; eepromWrite:eeprom|state.stop        ; eepromWrite:eeprom|state.stop        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.acknowledge ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; adcReader:adc|adcCS                  ; adcReader:adc|adcCS                  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; eepromWrite:eeprom|byteNum[0]        ; eepromWrite:eeprom|byteNum[0]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; eepromWrite:eeprom|state.data        ; eepromWrite:eeprom|state.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; eepromWrite:eeprom|state.control     ; eepromWrite:eeprom|state.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; adcReader:adc|state.bit2             ; adcReader:adc|state.bit1             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; adcReader:adc|state.bit6             ; adcReader:adc|state.bit5             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; adcReader:adc|state.bit1             ; adcReader:adc|state.bit0             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; adcReader:adc|state.bit4             ; adcReader:adc|state.bit3             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.641      ;
; 0.405 ; adcReader:adc|state.sgl              ; adcReader:adc|state.odd              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; adcReader:adc|state.start            ; adcReader:adc|state.sgl              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.648      ;
; 0.493 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.123      ; 0.787      ;
; 0.494 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.465      ; 1.130      ;
; 0.494 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.465      ; 1.130      ;
; 0.497 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.463      ; 1.131      ;
; 0.498 ; adcReader:adc|state.msbf             ; adcReader:adc|adcOut                 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.741      ;
; 0.498 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.123      ; 0.792      ;
; 0.500 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.459      ; 1.130      ;
; 0.507 ; adcReader:adc|state.bit3             ; adcReader:adc|state.bit2             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; adcReader:adc|state.bit5             ; adcReader:adc|state.bit4             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; adcReader:adc|state.bit7             ; adcReader:adc|state.bit6             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.751      ;
; 0.515 ; adcReader:adc|state.odd              ; adcReader:adc|state.msbf             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.758      ;
; 0.556 ; adcReader:adc|state.msbf             ; adcReader:adc|state.nullbit          ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.799      ;
; 0.577 ; adcReader:adc|state.cs               ; adcReader:adc|state.start            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.073      ; 0.821      ;
; 0.586 ; adcReader:adc|addr[3]                ; adcReader:adc|addr[3]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; eepromWrite:eeprom|byteNum[14]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.087      ; 0.844      ;
; 0.587 ; eepromWrite:eeprom|counter[3]        ; eepromWrite:eeprom|counter[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; eepromWrite:eeprom|byteNum[4]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.087      ; 0.845      ;
; 0.587 ; eepromWrite:eeprom|byteNum[16]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.086      ; 0.844      ;
; 0.588 ; eepromWrite:eeprom|byteNum[11]       ; eepromWrite:eeprom|byteNum[11]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; eepromWrite:eeprom|byteNum[30]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.086      ; 0.845      ;
; 0.589 ; eepromWrite:eeprom|counter[4]        ; eepromWrite:eeprom|counter[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; eepromWrite:eeprom|byteNum[8]        ; eepromWrite:eeprom|byteNum[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.832      ;
; 0.592 ; eepromWrite:eeprom|byteNum[9]        ; eepromWrite:eeprom|byteNum[9]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; eepromWrite:eeprom|byteNum[11]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.465      ; 1.228      ;
; 0.594 ; eepromWrite:eeprom|byteNum[2]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.465      ; 1.230      ;
; 0.595 ; eepromWrite:eeprom|byteNum[12]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.465      ; 1.231      ;
; 0.598 ; eepromWrite:eeprom|byteNum[28]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.463      ; 1.232      ;
; 0.599 ; adcReader:adc|addr[15]               ; adcReader:adc|addr[15]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adcReader:adc|addr[13]               ; adcReader:adc|addr[13]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; adcReader:adc|addr[6]                ; adcReader:adc|addr[6]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; eepromWrite:eeprom|counter[15]       ; eepromWrite:eeprom|counter[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; eepromWrite:eeprom|counter[13]       ; eepromWrite:eeprom|counter[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; eepromWrite:eeprom|counter[6]        ; eepromWrite:eeprom|counter[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; eepromWrite:eeprom|byteNum[6]        ; eepromWrite:eeprom|byteNum[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; adcReader:adc|addr[19]               ; adcReader:adc|addr[19]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adcReader:adc|addr[29]               ; adcReader:adc|addr[29]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adcReader:adc|addr[22]               ; adcReader:adc|addr[22]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adcReader:adc|addr[21]               ; adcReader:adc|addr[21]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adcReader:adc|addr[11]               ; adcReader:adc|addr[11]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; adcReader:adc|addr[5]                ; adcReader:adc|addr[5]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; eepromWrite:eeprom|counter[5]        ; eepromWrite:eeprom|counter[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|byteNum[19]       ; eepromWrite:eeprom|byteNum[19]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|byteNum[5]        ; eepromWrite:eeprom|byteNum[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|byteNum[22]       ; eepromWrite:eeprom|byteNum[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|byteNum[21]       ; eepromWrite:eeprom|byteNum[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; adcReader:adc|addr[31]               ; adcReader:adc|addr[31]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adcReader:adc|addr[27]               ; adcReader:adc|addr[27]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adcReader:adc|addr[16]               ; adcReader:adc|addr[16]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adcReader:adc|addr[14]               ; adcReader:adc|addr[14]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; adcReader:adc|addr[2]                ; adcReader:adc|addr[2]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; eepromWrite:eeprom|counter[29]       ; eepromWrite:eeprom|counter[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|counter[22]       ; eepromWrite:eeprom|counter[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|counter[21]       ; eepromWrite:eeprom|counter[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|counter[19]       ; eepromWrite:eeprom|counter[19]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; eepromWrite:eeprom|counter[14]       ; eepromWrite:eeprom|counter[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; eepromWrite:eeprom|counter[2]        ; eepromWrite:eeprom|counter[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|byteNum[2]        ; eepromWrite:eeprom|byteNum[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|byteNum[27]       ; eepromWrite:eeprom|byteNum[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|byteNum[31]       ; eepromWrite:eeprom|byteNum[31]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; adcReader:adc|addr[18]               ; adcReader:adc|addr[18]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[30]               ; adcReader:adc|addr[30]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[20]               ; adcReader:adc|addr[20]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[12]               ; adcReader:adc|addr[12]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[10]               ; adcReader:adc|addr[10]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[8]                ; adcReader:adc|addr[8]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; adcReader:adc|addr[4]                ; adcReader:adc|addr[4]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; eepromWrite:eeprom|counter[31]       ; eepromWrite:eeprom|counter[31]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|counter[27]       ; eepromWrite:eeprom|counter[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|counter[16]       ; eepromWrite:eeprom|counter[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; eepromWrite:eeprom|counter[8]        ; eepromWrite:eeprom|counter[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|byteNum[10]       ; eepromWrite:eeprom|byteNum[10]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|byteNum[12]       ; eepromWrite:eeprom|byteNum[12]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|byteNum[18]       ; eepromWrite:eeprom|byteNum[18]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|byteNum[20]       ; eepromWrite:eeprom|byteNum[20]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; adcReader:adc|addr[17]               ; adcReader:adc|addr[17]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; adcReader:adc|addr[28]               ; adcReader:adc|addr[28]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; adcReader:adc|addr[26]               ; adcReader:adc|addr[26]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; adcReader:adc|addr[24]               ; adcReader:adc|addr[24]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; eepromWrite:eeprom|counter[30]       ; eepromWrite:eeprom|counter[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|counter[20]       ; eepromWrite:eeprom|counter[20]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; eepromWrite:eeprom|counter[18]       ; eepromWrite:eeprom|counter[18]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; eepromWrite:eeprom|byteNum[17]       ; eepromWrite:eeprom|byteNum[17]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; eepromWrite:eeprom|byteNum[24]       ; eepromWrite:eeprom|byteNum[24]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.071      ; 0.846      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -2.106 ; -65.605       ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -1.530 ; -132.887      ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.173 ; 0.000         ;
; clk                                         ; 0.174 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk                                         ; -3.000 ; -73.034       ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -1.000 ; -157.000      ;
+---------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.106 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 3.054      ;
; -2.106 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 3.054      ;
; -2.061 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 3.014      ;
; -2.061 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 3.014      ;
; -2.048 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.996      ;
; -2.047 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.995      ;
; -2.020 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.968      ;
; -1.971 ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 2.924      ;
; -1.968 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.916      ;
; -1.968 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.916      ;
; -1.963 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.911      ;
; -1.962 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.910      ;
; -1.916 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 2.869      ;
; -1.905 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.853      ;
; -1.883 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.831      ;
; -1.874 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.035     ; 2.826      ;
; -1.833 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.035     ; 2.785      ;
; -1.825 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.039     ; 2.773      ;
; -1.808 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 2.761      ;
; -1.808 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 2.761      ;
; -1.792 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.035     ; 2.744      ;
; -1.789 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.035     ; 2.741      ;
; -1.778 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.035     ; 2.730      ;
; -1.664 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.034     ; 2.617      ;
; -1.558 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.508      ;
; -1.556 ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.506      ;
; -1.472 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.422      ;
; -1.415 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.365      ;
; -1.375 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.322      ;
; -1.375 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.322      ;
; -1.372 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.319      ;
; -1.355 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.305      ;
; -1.325 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.270      ;
; -1.312 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.259      ;
; -1.311 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.258      ;
; -1.276 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.155      ; 2.418      ;
; -1.262 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.209      ;
; -1.262 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.207      ;
; -1.258 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.206      ;
; -1.248 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.195      ;
; -1.236 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.186      ;
; -1.234 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.181      ;
; -1.218 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 2.160      ;
; -1.218 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 2.160      ;
; -1.215 ; clockDivide4:clockDivideEEPROM|counter[1]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.155      ; 2.357      ;
; -1.210 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clk          ; clk         ; 1.000        ; -0.037     ; 2.160      ;
; -1.195 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.142      ;
; -1.195 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.143      ;
; -1.193 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.141      ;
; -1.173 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.040     ; 2.120      ;
; -1.173 ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.040     ; 2.120      ;
; -1.170 ; clockDivider500KHz:clockDivideFPGA|counter[0]  ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.119      ;
; -1.166 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.113      ;
; -1.162 ; clockDivide4:clockDivideEEPROM|counter[3]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.155      ; 2.304      ;
; -1.160 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[29]     ; clk          ; clk         ; 1.000        ; -0.038     ; 2.109      ;
; -1.160 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 2.102      ;
; -1.159 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 2.101      ;
; -1.134 ; clockDivide4:clockDivideEEPROM|counter[2]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.155      ; 2.276      ;
; -1.132 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.080      ;
; -1.132 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clk          ; clk         ; 1.000        ; -0.045     ; 2.074      ;
; -1.130 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.078      ;
; -1.128 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.075      ;
; -1.120 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.041     ; 2.066      ;
; -1.120 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.065      ;
; -1.112 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.057      ;
; -1.112 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.057      ;
; -1.111 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.056      ;
; -1.111 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.056      ;
; -1.110 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.041     ; 2.056      ;
; -1.110 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.041     ; 2.056      ;
; -1.110 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; clockDivider500KHz:clockDivideFPGA|counter[1]  ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk          ; clk         ; 1.000        ; -0.038     ; 2.059      ;
; -1.110 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.110 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.055      ;
; -1.109 ; clockDivide4:clockDivideEEPROM|counter[6]      ; clockDivide4:clockDivideEEPROM|counter[5]      ; clk          ; clk         ; 1.000        ; -0.041     ; 2.055      ;
; -1.107 ; clockDivide4:clockDivideEEPROM|counter[7]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.153      ; 2.247      ;
; -1.106 ; clockDivide4:clockDivideEEPROM|counter[0]      ; clockDivide4:clockDivideEEPROM|counter[22]     ; clk          ; clk         ; 1.000        ; -0.039     ; 2.054      ;
; -1.105 ; clockDivide4:clockDivideEEPROM|counter[1]      ; clockDivide4:clockDivideEEPROM|counter[22]     ; clk          ; clk         ; 1.000        ; -0.039     ; 2.053      ;
; -1.105 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.050      ;
; -1.105 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.050      ;
; -1.105 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.050      ;
; -1.105 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.050      ;
; -1.103 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.048      ;
; -1.103 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.048      ;
; -1.103 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.048      ;
; -1.103 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.048      ;
; -1.099 ; clockDivide4:clockDivideEEPROM|counter[1]      ; clockDivide4:clockDivideEEPROM|counter[29]     ; clk          ; clk         ; 1.000        ; -0.038     ; 2.048      ;
; -1.099 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.039     ; 2.047      ;
; -1.098 ; clockDivider500KHz:clockDivideFPGA|counter[6]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk          ; clk         ; 1.000        ; -0.040     ; 2.045      ;
; -1.096 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.044      ;
; -1.096 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.044      ;
; -1.095 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.043      ;
; -1.095 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[6]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.043      ;
; -1.090 ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk          ; clk         ; 1.000        ; -0.042     ; 2.035      ;
; -1.088 ; clockDivide4:clockDivideEEPROM|counter[5]      ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk          ; clk         ; 1.000        ; 0.155      ; 2.230      ;
; -1.086 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.034      ;
; -1.086 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[4]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.034      ;
; -1.086 ; clockDivide4:clockDivideEEPROM|counter[13]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.034      ;
; -1.086 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[3]      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.034      ;
+--------+------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                               ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.530 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.464      ;
; -1.530 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.464      ;
; -1.530 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.464      ;
; -1.530 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.464      ;
; -1.454 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.388      ;
; -1.454 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.388      ;
; -1.454 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.388      ;
; -1.454 ; eepromWrite:eeprom|counter[7]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.388      ;
; -1.450 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.384      ;
; -1.450 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.384      ;
; -1.450 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.384      ;
; -1.450 ; eepromWrite:eeprom|counter[6]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.384      ;
; -1.441 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.375      ;
; -1.441 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.375      ;
; -1.441 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.375      ;
; -1.441 ; eepromWrite:eeprom|counter[8]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.375      ;
; -1.440 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.374      ;
; -1.440 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.374      ;
; -1.440 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.374      ;
; -1.440 ; eepromWrite:eeprom|counter[15] ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.374      ;
; -1.433 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.367      ;
; -1.433 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.367      ;
; -1.433 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.367      ;
; -1.433 ; eepromWrite:eeprom|counter[4]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.367      ;
; -1.430 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.364      ;
; -1.430 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.364      ;
; -1.430 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.364      ;
; -1.430 ; eepromWrite:eeprom|counter[3]  ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.053     ; 2.364      ;
; -1.426 ; eepromWrite:eeprom|state.start ; eepromWrite:eeprom|prevState.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.250     ; 2.163      ;
; -1.426 ; eepromWrite:eeprom|state.start ; eepromWrite:eeprom|prevState.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.250     ; 2.163      ;
; -1.426 ; eepromWrite:eeprom|state.start ; eepromWrite:eeprom|prevState.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.250     ; 2.163      ;
; -1.426 ; eepromWrite:eeprom|state.start ; eepromWrite:eeprom|prevState.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.250     ; 2.163      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.422 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.247     ; 2.162      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.420 ; eepromWrite:eeprom|byteNum[1]  ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.045     ; 2.362      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[0]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[1]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[2]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[3]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[8]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[9]             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[10]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[11]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.412 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|bitNum[24]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.051     ; 2.348      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[20]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[21]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[23]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[24]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[25]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[26]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[27]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[28]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[29]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.411 ; eepromWrite:eeprom|counter[14] ; eepromWrite:eeprom|byteNum[31]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.060     ; 2.338      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[1]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[2]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[3]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[5]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[6]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[7]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[8]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[9]            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[10]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[11]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[12]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[13]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.393 ; eepromWrite:eeprom|byteNum[4]  ; eepromWrite:eeprom|byteNum[15]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.243     ; 2.137      ;
; -1.392 ; eepromWrite:eeprom|byteNum[23] ; eepromWrite:eeprom|byteNum[19]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.041     ; 2.338      ;
; -1.392 ; eepromWrite:eeprom|byteNum[23] ; eepromWrite:eeprom|byteNum[17]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.041     ; 2.338      ;
; -1.392 ; eepromWrite:eeprom|byteNum[23] ; eepromWrite:eeprom|byteNum[18]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.041     ; 2.338      ;
; -1.392 ; eepromWrite:eeprom|byteNum[23] ; eepromWrite:eeprom|byteNum[22]           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 1.000        ; -0.041     ; 2.338      ;
+--------+--------------------------------+------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clockDivider500KHz:clockDivideFPGA|CLK_50HZ'                                                                                                                                                 ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.173 ; eepromWrite:eeprom|dataOut           ; eepromWrite:eeprom|dataOut           ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; eepromWrite:eeprom|state.stop        ; eepromWrite:eeprom|state.stop        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.acknowledge ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; adcReader:adc|adcCS                  ; adcReader:adc|adcCS                  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eepromWrite:eeprom|byteNum[0]        ; eepromWrite:eeprom|byteNum[0]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eepromWrite:eeprom|state.data        ; eepromWrite:eeprom|state.data        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; eepromWrite:eeprom|state.control     ; eepromWrite:eeprom|state.control     ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; adcReader:adc|state.bit1             ; adcReader:adc|state.bit0             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; adcReader:adc|state.bit2             ; adcReader:adc|state.bit1             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; adcReader:adc|state.bit6             ; adcReader:adc|state.bit5             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; adcReader:adc|state.bit4             ; adcReader:adc|state.bit3             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.316      ;
; 0.195 ; adcReader:adc|state.start            ; adcReader:adc|state.sgl              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; adcReader:adc|state.sgl              ; adcReader:adc|state.odd              ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.321      ;
; 0.246 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressLow  ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.065      ; 0.395      ;
; 0.248 ; adcReader:adc|state.bit7             ; adcReader:adc|state.bit6             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; adcReader:adc|state.bit3             ; adcReader:adc|state.bit2             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; adcReader:adc|state.bit5             ; adcReader:adc|state.bit4             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.374      ;
; 0.251 ; adcReader:adc|state.msbf             ; adcReader:adc|adcOut                 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.376      ;
; 0.251 ; eepromWrite:eeprom|state.acknowledge ; eepromWrite:eeprom|state.addressHigh ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.065      ; 0.400      ;
; 0.254 ; adcReader:adc|state.odd              ; adcReader:adc|state.msbf             ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.243      ; 0.583      ;
; 0.256 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.243      ; 0.583      ;
; 0.257 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.243      ; 0.584      ;
; 0.259 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.239      ; 0.582      ;
; 0.268 ; adcReader:adc|state.msbf             ; adcReader:adc|state.nullbit          ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.393      ;
; 0.279 ; adcReader:adc|state.cs               ; adcReader:adc|state.start            ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.404      ;
; 0.292 ; adcReader:adc|addr[3]                ; adcReader:adc|addr[3]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; eepromWrite:eeprom|prevState.data    ; eepromWrite:eeprom|state.stop        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.242      ; 0.618      ;
; 0.292 ; eepromWrite:eeprom|byteNum[14]       ; eepromWrite:eeprom|byteNum[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.049      ; 0.425      ;
; 0.292 ; eepromWrite:eeprom|byteNum[16]       ; eepromWrite:eeprom|byteNum[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.049      ; 0.425      ;
; 0.293 ; eepromWrite:eeprom|byteNum[8]        ; eepromWrite:eeprom|byteNum[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; eepromWrite:eeprom|byteNum[4]        ; eepromWrite:eeprom|byteNum[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.049      ; 0.426      ;
; 0.293 ; eepromWrite:eeprom|byteNum[30]       ; eepromWrite:eeprom|byteNum[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.049      ; 0.426      ;
; 0.294 ; eepromWrite:eeprom|byteNum[11]       ; eepromWrite:eeprom|byteNum[11]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; eepromWrite:eeprom|counter[4]        ; eepromWrite:eeprom|counter[4]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; eepromWrite:eeprom|counter[3]        ; eepromWrite:eeprom|counter[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; eepromWrite:eeprom|byteNum[9]        ; eepromWrite:eeprom|byteNum[9]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; adcReader:adc|addr[15]               ; adcReader:adc|addr[15]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; adcReader:adc|addr[6]                ; adcReader:adc|addr[6]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; eepromWrite:eeprom|byteNum[6]        ; eepromWrite:eeprom|byteNum[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; eepromWrite:eeprom|byteNum[15]       ; eepromWrite:eeprom|byteNum[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; adcReader:adc|addr[31]               ; adcReader:adc|addr[31]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[22]               ; adcReader:adc|addr[22]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[16]               ; adcReader:adc|addr[16]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[14]               ; adcReader:adc|addr[14]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[13]               ; adcReader:adc|addr[13]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[8]                ; adcReader:adc|addr[8]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[5]                ; adcReader:adc|addr[5]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; adcReader:adc|addr[2]                ; adcReader:adc|addr[2]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; eepromWrite:eeprom|counter[15]       ; eepromWrite:eeprom|counter[15]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; eepromWrite:eeprom|counter[6]        ; eepromWrite:eeprom|counter[6]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; eepromWrite:eeprom|byteNum[2]        ; eepromWrite:eeprom|byteNum[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|byteNum[3]        ; eepromWrite:eeprom|byteNum[3]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|byteNum[5]        ; eepromWrite:eeprom|byteNum[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|byteNum[13]       ; eepromWrite:eeprom|byteNum[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|byteNum[22]       ; eepromWrite:eeprom|byteNum[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|byteNum[31]       ; eepromWrite:eeprom|byteNum[31]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; adcReader:adc|addr[17]               ; adcReader:adc|addr[17]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[18]               ; adcReader:adc|addr[18]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[19]               ; adcReader:adc|addr[19]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[30]               ; adcReader:adc|addr[30]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[29]               ; adcReader:adc|addr[29]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[27]               ; adcReader:adc|addr[27]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[24]               ; adcReader:adc|addr[24]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[21]               ; adcReader:adc|addr[21]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[20]               ; adcReader:adc|addr[20]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[12]               ; adcReader:adc|addr[12]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[11]               ; adcReader:adc|addr[11]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[10]               ; adcReader:adc|addr[10]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[7]                ; adcReader:adc|addr[7]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; adcReader:adc|addr[4]                ; adcReader:adc|addr[4]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; eepromWrite:eeprom|counter[31]       ; eepromWrite:eeprom|counter[31]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[22]       ; eepromWrite:eeprom|counter[22]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[16]       ; eepromWrite:eeprom|counter[16]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[14]       ; eepromWrite:eeprom|counter[14]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[13]       ; eepromWrite:eeprom|counter[13]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[8]        ; eepromWrite:eeprom|counter[8]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[5]        ; eepromWrite:eeprom|counter[5]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; eepromWrite:eeprom|counter[2]        ; eepromWrite:eeprom|counter[2]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; eepromWrite:eeprom|byteNum[19]       ; eepromWrite:eeprom|byteNum[19]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[7]        ; eepromWrite:eeprom|byteNum[7]        ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[10]       ; eepromWrite:eeprom|byteNum[10]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[12]       ; eepromWrite:eeprom|byteNum[12]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[17]       ; eepromWrite:eeprom|byteNum[17]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[18]       ; eepromWrite:eeprom|byteNum[18]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[20]       ; eepromWrite:eeprom|byteNum[20]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[21]       ; eepromWrite:eeprom|byteNum[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[24]       ; eepromWrite:eeprom|byteNum[24]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[27]       ; eepromWrite:eeprom|byteNum[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|byteNum[29]       ; eepromWrite:eeprom|byteNum[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; adcReader:adc|addr[28]               ; adcReader:adc|addr[28]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; adcReader:adc|addr[26]               ; adcReader:adc|addr[26]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; adcReader:adc|addr[25]               ; adcReader:adc|addr[25]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; adcReader:adc|addr[23]               ; adcReader:adc|addr[23]               ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; adcReader:adc|addr[9]                ; adcReader:adc|addr[9]                ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; eepromWrite:eeprom|counter[30]       ; eepromWrite:eeprom|counter[30]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|counter[29]       ; eepromWrite:eeprom|counter[29]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|counter[27]       ; eepromWrite:eeprom|counter[27]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|counter[24]       ; eepromWrite:eeprom|counter[24]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; eepromWrite:eeprom|counter[21]       ; eepromWrite:eeprom|counter[21]       ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 0.000        ; 0.041      ; 0.426      ;
+-------+--------------------------------------+--------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.174 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clockDivide4:clockDivideEEPROM|CLK_50HZ        ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.459 ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ    ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clk         ; 0.000        ; 1.644      ; 2.322      ;
; 0.508 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.835      ;
; 0.509 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.836      ;
; 0.554 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.680      ;
; 0.556 ; clockDivide4:clockDivideEEPROM|counter[23]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.883      ;
; 0.557 ; clockDivide4:clockDivideEEPROM|counter[19]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.884      ;
; 0.557 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.683      ;
; 0.559 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.490      ;
; 0.560 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[19]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.491      ;
; 0.561 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[22]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.492      ;
; 0.561 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.492      ;
; 0.562 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[18]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.493      ;
; 0.564 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[17]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.495      ;
; 0.565 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[23]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.496      ;
; 0.566 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[21]     ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.497      ;
; 0.566 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; -0.153     ; 0.497      ;
; 0.568 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.694      ;
; 0.571 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.697      ;
; 0.585 ; clockDivide4:clockDivideEEPROM|counter[27]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.710      ;
; 0.586 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.712      ;
; 0.589 ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.714      ;
; 0.589 ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.715      ;
; 0.594 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; clockDivide4:clockDivideEEPROM|counter[30]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.720      ;
; 0.596 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.722      ;
; 0.601 ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clockDivider500KHz:clockDivideFPGA|counter[27] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.727      ;
; 0.609 ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clockDivider500KHz:clockDivideFPGA|counter[9]  ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.734      ;
; 0.610 ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clockDivider500KHz:clockDivideFPGA|counter[21] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.736      ;
; 0.611 ; clockDivide4:clockDivideEEPROM|counter[26]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.736      ;
; 0.614 ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clockDivider500KHz:clockDivideFPGA|counter[26] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.740      ;
; 0.615 ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.741      ;
; 0.621 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.242      ; 0.947      ;
; 0.650 ; clockDivide4:clockDivideEEPROM|counter[21]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.977      ;
; 0.653 ; clockDivide4:clockDivideEEPROM|counter[17]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.980      ;
; 0.658 ; clockDivide4:clockDivideEEPROM|counter[22]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.985      ;
; 0.659 ; clockDivide4:clockDivideEEPROM|counter[16]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.243      ; 0.986      ;
; 0.659 ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clockDivider500KHz:clockDivideFPGA|counter[18] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.785      ;
; 0.660 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.786      ;
; 0.661 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.787      ;
; 0.661 ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clockDivider500KHz:clockDivideFPGA|counter[29] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.787      ;
; 0.663 ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clockDivider500KHz:clockDivideFPGA|counter[24] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.789      ;
; 0.666 ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.791      ;
; 0.669 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.795      ;
; 0.670 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.796      ;
; 0.671 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.797      ;
; 0.672 ; clockDivide4:clockDivideEEPROM|counter[29]     ; clockDivide4:clockDivideEEPROM|counter[31]     ; clk                                         ; clk         ; 0.000        ; 0.242      ; 0.998      ;
; 0.672 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.798      ;
; 0.673 ; clockDivide4:clockDivideEEPROM|counter[15]     ; clockDivide4:clockDivideEEPROM|counter[15]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.798      ;
; 0.673 ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.798      ;
; 0.674 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.800      ;
; 0.679 ; clockDivide4:clockDivideEEPROM|counter[25]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.804      ;
; 0.683 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.809      ;
; 0.684 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.810      ;
; 0.685 ; clockDivider500KHz:clockDivideFPGA|counter[4]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.043      ; 0.812      ;
; 0.686 ; clockDivide4:clockDivideEEPROM|counter[28]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.811      ;
; 0.686 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[25]     ; clk                                         ; clk         ; 0.000        ; -0.152     ; 0.618      ;
; 0.686 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.812      ;
; 0.687 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.813      ;
; 0.688 ; clockDivider500KHz:clockDivideFPGA|counter[30] ; clockDivider500KHz:clockDivideFPGA|counter[10] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.814      ;
; 0.690 ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.815      ;
; 0.691 ; clockDivide4:clockDivideEEPROM|counter[7]      ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.816      ;
; 0.692 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[14]     ; clk                                         ; clk         ; 0.000        ; -0.157     ; 0.619      ;
; 0.693 ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clockDivider500KHz:clockDivideFPGA|counter[28] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.819      ;
; 0.694 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[30]     ; clk                                         ; clk         ; 0.000        ; -0.152     ; 0.626      ;
; 0.695 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[26]     ; clk                                         ; clk         ; 0.000        ; -0.152     ; 0.627      ;
; 0.696 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; -0.152     ; 0.628      ;
; 0.697 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; -0.157     ; 0.624      ;
; 0.697 ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clockDivider500KHz:clockDivideFPGA|counter[25] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.823      ;
; 0.699 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; -0.157     ; 0.626      ;
; 0.699 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[27]     ; clk                                         ; clk         ; 0.000        ; -0.152     ; 0.631      ;
; 0.703 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[12]     ; clk                                         ; clk         ; 0.000        ; -0.157     ; 0.630      ;
; 0.704 ; clockDivide4:clockDivideEEPROM|counter[9]      ; clockDivide4:clockDivideEEPROM|counter[9]      ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.829      ;
; 0.704 ; clockDivide4:clockDivideEEPROM|counter[8]      ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.829      ;
; 0.704 ; clockDivide4:clockDivideEEPROM|counter[31]     ; clockDivide4:clockDivideEEPROM|counter[8]      ; clk                                         ; clk         ; 0.000        ; -0.157     ; 0.631      ;
; 0.706 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.831      ;
; 0.707 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.832      ;
; 0.707 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[20]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.832      ;
; 0.708 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[16]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.833      ;
; 0.709 ; clockDivide4:clockDivideEEPROM|counter[18]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.834      ;
; 0.710 ; clockDivide4:clockDivideEEPROM|counter[20]     ; clockDivide4:clockDivideEEPROM|counter[7]      ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.835      ;
; 0.710 ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.836      ;
; 0.716 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.842      ;
; 0.718 ; clockDivide4:clockDivideEEPROM|counter[11]     ; clockDivide4:clockDivideEEPROM|counter[11]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.843      ;
; 0.721 ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.847      ;
; 0.737 ; clockDivider500KHz:clockDivideFPGA|counter[3]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.043      ; 0.864      ;
; 0.742 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[16] ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.865      ;
; 0.742 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[15] ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.865      ;
; 0.742 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[7]  ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.865      ;
; 0.743 ; clockDivider500KHz:clockDivideFPGA|counter[13] ; clockDivider500KHz:clockDivideFPGA|counter[14] ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.866      ;
; 0.743 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[8]  ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.866      ;
; 0.744 ; clockDivide4:clockDivideEEPROM|counter[27]     ; clockDivide4:clockDivideEEPROM|counter[28]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.869      ;
; 0.745 ; clockDivider500KHz:clockDivideFPGA|counter[31] ; clockDivider500KHz:clockDivideFPGA|counter[17] ; clk                                         ; clk         ; 0.000        ; 0.039      ; 0.868      ;
; 0.745 ; clockDivider500KHz:clockDivideFPGA|counter[11] ; clockDivider500KHz:clockDivideFPGA|counter[12] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.871      ;
; 0.746 ; clockDivider500KHz:clockDivideFPGA|counter[22] ; clockDivider500KHz:clockDivideFPGA|counter[23] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.872      ;
; 0.748 ; clockDivide4:clockDivideEEPROM|counter[10]     ; clockDivide4:clockDivideEEPROM|counter[10]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.873      ;
; 0.750 ; clockDivide4:clockDivideEEPROM|counter[24]     ; clockDivide4:clockDivideEEPROM|counter[24]     ; clk                                         ; clk         ; 0.000        ; 0.041      ; 0.875      ;
; 0.750 ; clockDivider500KHz:clockDivideFPGA|counter[19] ; clockDivider500KHz:clockDivideFPGA|counter[20] ; clk                                         ; clk         ; 0.000        ; 0.042      ; 0.876      ;
; 0.750 ; clockDivider500KHz:clockDivideFPGA|counter[2]  ; clockDivider500KHz:clockDivideFPGA|counter[5]  ; clk                                         ; clk         ; 0.000        ; 0.043      ; 0.877      ;
+-------+------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -5.087   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clk                                         ; -5.087   ; 0.174 ; N/A      ; N/A     ; -3.000              ;
;  clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -4.251   ; 0.173 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                              ; -623.071 ; 0.0   ; 0.0      ; 0.0     ; -289.555            ;
;  clk                                         ; -201.762 ; 0.000 ; N/A      ; N/A     ; -87.810             ;
;  clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; -421.309 ; 0.000 ; N/A      ; N/A     ; -201.745            ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adcOut        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adcCS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adcClk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eepromClk     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eepromOut     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; adcIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adcOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; adcCS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; adcClk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eepromClk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; eepromOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adcOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; adcCS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; adcClk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eepromClk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; eepromOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adcOut        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adcCS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adcClk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eepromClk     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eepromOut     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 3037     ; 0        ; 0        ; 0        ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clk                                         ; 1        ; 1        ; 0        ; 0        ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 7896     ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 3037     ; 0        ; 0        ; 0        ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clk                                         ; 1        ; 1        ; 0        ; 0        ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; 7896     ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; clk                                         ; clk                                         ; Base ; Constrained ;
; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; clockDivider500KHz:clockDivideFPGA|CLK_50HZ ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adcCS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adcClk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adcOut      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eepromClk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eepromOut   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; adcCS       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adcClk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adcOut      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eepromClk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eepromOut   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Mar 10 15:19:48 2020
Info: Command: quartus_sta project1 -c project1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'project1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDivider500KHz:clockDivideFPGA|CLK_50HZ clockDivider500KHz:clockDivideFPGA|CLK_50HZ
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.087
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.087            -201.762 clk 
    Info (332119):    -4.251            -421.309 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 clk 
    Info (332119):     0.387               0.000 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.810 clk 
    Info (332119):    -1.285            -201.745 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.636            -179.097 clk 
    Info (332119):    -3.788            -369.243 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 clk 
    Info (332119):     0.339               0.000 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.810 clk 
    Info (332119):    -1.285            -201.745 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.106             -65.605 clk 
    Info (332119):    -1.530            -132.887 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
    Info (332119):     0.174               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -73.034 clk 
    Info (332119):    -1.000            -157.000 clockDivider500KHz:clockDivideFPGA|CLK_50HZ 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Tue Mar 10 15:19:50 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


