Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/pipeline_20.v" into library work
Parsing module <pipeline_20>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/counter_19.v" into library work
Parsing module <counter_19>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/reset_conditioner_6.v" into library work
Parsing module <reset_conditioner_6>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/matrix_display_1.v" into library work
Parsing module <matrix_display_1>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/matrix_decoder_4.v" into library work
Parsing module <matrix_decoder_4>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/map_to_display_3.v" into library work
Parsing module <map_to_display_3>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/map_rom_2.v" into library work
Parsing module <map_rom_2>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/edge_detector_7.v" into library work
Parsing module <edge_detector_7>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/control_n_5.v" into library work
Parsing module <control_n_5>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/button_conditioner_11.v" into library work
Parsing module <button_conditioner_11>.
Analyzing Verilog file "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <matrix_display_1>.

Elaborating module <counter_19>.

Elaborating module <map_rom_2>.

Elaborating module <map_to_display_3>.

Elaborating module <matrix_decoder_4>.

Elaborating module <control_n_5>.
WARNING:HDLCompiler:1127 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 106: Assignment to M_ctrl_sel_display ignored, since the identifier is never used

Elaborating module <reset_conditioner_6>.

Elaborating module <edge_detector_7>.

Elaborating module <button_conditioner_11>.

Elaborating module <pipeline_20>.
WARNING:HDLCompiler:1127 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 178: Assignment to M_reset_edge_detector_out ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 280: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 294: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 327: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 333: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 342: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:Xst:2972 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" line 175. All outputs of instance <reset_edge_detector> of block <edge_detector_7> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" line 189. All outputs of instance <reset_conditioner> of block <button_conditioner_11> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" line 102: Output port <sel_display> of the instance <ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/mojo_top_0.v" line 175: Output port <out> of the instance <reset_edge_detector> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <M_reg_d_q>.
    Found 3-bit register for signal <M_see_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 1-bit register for signal <M_reg_s_q>.
    Found 6-bit register for signal <M_player_pos_a_q>.
    Found 6-bit register for signal <M_player_pos_b_q>.
    Found 2-bit register for signal <M_level_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <M_level_q[1]_GND_1_o_sub_13_OUT> created at line 298.
    Found 2-bit adder for signal <M_level_q[1]_GND_1_o_add_11_OUT> created at line 296.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 221
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 221
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 221
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 221
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 221
    Found 1-bit tristate buffer for signal <avr_rx> created at line 221
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <matrix_display_1>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/matrix_display_1.v".
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_42_OUT> created at line 40.
    Found 32-bit adder for signal <n0047> created at line 40.
    Found 32-bit adder for signal <n0050> created at line 40.
    Found 32-bit adder for signal <n0053> created at line 40.
    Found 32-bit adder for signal <n0056> created at line 40.
    Found 32-bit adder for signal <n0059> created at line 40.
    Found 32-bit adder for signal <n0062> created at line 40.
    Found 32-bit adder for signal <n0066> created at line 40.
    Found 127-bit shifter logical right for signal <n0045> created at line 40
    Found 127-bit shifter logical right for signal <n0046> created at line 41
    Found 127-bit shifter logical right for signal <n0048> created at line 40
    Found 127-bit shifter logical right for signal <n0049> created at line 41
    Found 127-bit shifter logical right for signal <n0051> created at line 40
    Found 127-bit shifter logical right for signal <n0052> created at line 41
    Found 127-bit shifter logical right for signal <n0054> created at line 40
    Found 127-bit shifter logical right for signal <n0055> created at line 41
    Found 127-bit shifter logical right for signal <n0057> created at line 40
    Found 127-bit shifter logical right for signal <n0058> created at line 41
    Found 127-bit shifter logical right for signal <n0060> created at line 40
    Found 127-bit shifter logical right for signal <n0061> created at line 41
    Found 127-bit shifter logical right for signal <n0063> created at line 40
    Found 127-bit shifter logical right for signal <n0064> created at line 41
    Found 127-bit shifter logical right for signal <n0067> created at line 40
    Found 127-bit shifter logical right for signal <n0068> created at line 41
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  16 Combinational logic shifter(s).
Unit <matrix_display_1> synthesized.

Synthesizing Unit <counter_19>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/counter_19.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_19> synthesized.

Synthesizing Unit <map_rom_2>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/map_rom_2.v".
    Found 4x96-bit Read Only RAM for signal <_n0017>
    Summary:
	inferred   1 RAM(s).
Unit <map_rom_2> synthesized.

Synthesizing Unit <map_to_display_3>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/map_to_display_3.v".
WARNING:Xst:647 - Input <map_a<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_a<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_a<18:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_a<24:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_a<35:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_b<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_b<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_b<18:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_b<24:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <map_b<35:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_6_OUT> created at line 34.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_14_OUT> created at line 36.
    Found 4-bit adder for signal <n0339[3:0]> created at line 33.
    Found 4-bit adder for signal <n0341[3:0]> created at line 33.
    Found 7-bit adder for signal <n0312> created at line 33.
    Found 4-bit adder for signal <n0346[3:0]> created at line 34.
    Found 32-bit adder for signal <n0316> created at line 34.
    Found 4-bit adder for signal <n0351[3:0]> created at line 35.
    Found 4-bit adder for signal <n0353[3:0]> created at line 35.
    Found 7-bit adder for signal <n0320> created at line 35.
    Found 4-bit adder for signal <n0358[3:0]> created at line 36.
    Found 32-bit adder for signal <n0324> created at line 36.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 288 Multiplexer(s).
Unit <map_to_display_3> synthesized.

Synthesizing Unit <matrix_decoder_4>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/matrix_decoder_4.v".
    Found 6-bit subtractor for signal <curr_pos[5]_GND_6_o_sub_2_OUT> created at line 22.
    Found 6-bit subtractor for signal <curr_pos[5]_GND_6_o_sub_8_OUT> created at line 31.
    Found 6-bit adder for signal <curr_pos[5]_GND_6_o_add_3_OUT> created at line 25.
    Found 6-bit adder for signal <curr_pos[5]_GND_6_o_add_5_OUT> created at line 28.
    Found 6-bit adder for signal <GND_6_o_GND_6_o_add_13_OUT> created at line 38.
    Found 3x3-bit multiplier for signal <n0039> created at line 38.
    Found 71-bit shifter logical right for signal <n0032> created at line 38
    Found 6-bit 4-to-1 multiplexer for signal <_n0042> created at line 16.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <matrix_decoder_4> synthesized.

Synthesizing Unit <control_n_5>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/control_n_5.v".
    Found 1-bit tristate buffer for signal <sel_level> created at line 17
    Found 1-bit tristate buffer for signal <sel_display> created at line 17
    Found 1-bit tristate buffer for signal <sel_new_pos<0>> created at line 17
    Summary:
	inferred   3 Tristate(s).
Unit <control_n_5> synthesized.

Synthesizing Unit <reset_conditioner_6>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/reset_conditioner_6.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_6> synthesized.

Synthesizing Unit <edge_detector_7>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/edge_detector_7.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_7> synthesized.

Synthesizing Unit <button_conditioner_11>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/button_conditioner_11.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_14_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_11> synthesized.

Synthesizing Unit <pipeline_20>.
    Related source file is "/home/ryan/twins/work/planAhead/1D_Twins_CI03_7/1D_Twins_CI03_7.srcs/sources_1/imports/verilog/pipeline_20.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_20> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x96-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 29
 2-bit addsub                                          : 1
 20-bit adder                                          : 6
 32-bit adder                                          : 9
 4-bit adder                                           : 6
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit addsub                                          : 1
 7-bit adder                                           : 2
# Registers                                            : 23
 1-bit register                                        : 6
 2-bit register                                        : 6
 20-bit register                                       : 6
 3-bit register                                        : 2
 4-bit register                                        : 1
 6-bit register                                        : 2
# Multiplexers                                         : 316
 1-bit 2-to-1 multiplexer                              : 290
 2-bit 2-to-1 multiplexer                              : 7
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 36-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 17
 127-bit shifter logical right                         : 16
 71-bit shifter logical right                          : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_11>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_11> synthesized (advanced).

Synthesizing (advanced) Unit <counter_19>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_19> synthesized (advanced).

Synthesizing (advanced) Unit <map_rom_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0017> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 96-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <level_adr>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <map_rom_2> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_decoder_4>.
	Multiplier <Mmult_n0039> in block <matrix_decoder_4> and adder/subtractor <Madd_GND_6_o_GND_6_o_add_13_OUT> in block <matrix_decoder_4> are combined into a MAC<Maddsub_n0039>.
Unit <matrix_decoder_4> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
The following registers are absorbed into counter <M_level_q>: 1 register on signal <M_level_q>.
Unit <mojo_top_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x96-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 3x3-to-6-bit MAC                                      : 1
# Adders/Subtractors                                   : 21
 3-bit adder                                           : 4
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 11
 6-bit addsub                                          : 1
# Counters                                             : 7
 2-bit updown counter                                  : 1
 20-bit up counter                                     : 6
# Registers                                            : 38
 Flip-Flops                                            : 38
# Multiplexers                                         : 315
 1-bit 2-to-1 multiplexer                              : 290
 2-bit 2-to-1 multiplexer                              : 7
 3-bit 2-to-1 multiplexer                              : 7
 36-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 17
 127-bit shifter logical right                         : 16
 71-bit shifter logical right                          : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:2042 - Unit control_n_5: 3 internal tristates are replaced by logic (pull-up yes): sel_display, sel_level, sel_new_pos<0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <matrix_display_1> ...

Optimizing unit <map_to_display_3> ...

Optimizing unit <control_n_5> ...

Optimizing unit <matrix_decoder_4> ...
WARNING:Xst:1293 - FF/Latch <mat_dis/counter_r/M_ctr_q_19> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 11.
FlipFlop M_player_pos_b_q_0 has been replicated 1 time(s)
FlipFlop M_player_pos_b_q_1 has been replicated 1 time(s)
FlipFlop M_state_q_FSM_FFd1 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd2 has been replicated 2 time(s)
FlipFlop M_state_q_FSM_FFd3 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <right_conditioner/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <left_conditioner/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <up_conditioner/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <down_conditioner/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <start_conditioner/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 676
#      GND                         : 15
#      INV                         : 13
#      LUT1                        : 113
#      LUT2                        : 11
#      LUT3                        : 25
#      LUT4                        : 12
#      LUT5                        : 84
#      LUT6                        : 148
#      MUXCY                       : 116
#      MUXF7                       : 5
#      VCC                         : 12
#      XORCY                       : 122
# FlipFlops/Latches                : 166
#      FD                          : 15
#      FDE                         : 13
#      FDR                         : 20
#      FDRE                        : 114
#      FDS                         : 4
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 44
#      IBUF                        : 6
#      OBUF                        : 32
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             166  out of  11440     1%  
 Number of Slice LUTs:                  411  out of   5720     7%  
    Number used as Logic:               406  out of   5720     7%  
    Number used as Memory:                5  out of   1440     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    425
   Number with an unused Flip Flop:     259  out of    425    60%  
   Number with an unused LUT:            14  out of    425     3%  
   Number of fully used LUT-FF pairs:   152  out of    425    35%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          52
 Number of bonded IOBs:                  45  out of    102    44%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 171   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.284ns (Maximum Frequency: 97.238MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 12.181ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.284ns (frequency: 97.238MHz)
  Total number of paths / destination ports: 152143 / 421
-------------------------------------------------------------------------
Delay:               10.284ns (Levels of Logic = 8)
  Source:            M_reg_d_q_0 (FF)
  Destination:       M_player_pos_b_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_reg_d_q_0 to M_player_pos_b_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   1.271  M_reg_d_q_0 (M_reg_d_q_0)
     LUT6:I1->O           11   0.254   1.147  M_ctrl_state<0>1 (M_ctrl_state<0>)
     begin scope: 'decoder:M_ctrl_state<0>'
     LUT5:I3->O            4   0.250   0.912  Mmux__n00423_rs_lut<1>1 (Mmux__n00423_rs_lut<1>)
     LUT6:I4->O           13   0.250   1.098  Mmux__n00423_rs_cy<2>12 (Mmux__n00423_rs_cy<2>)
     LUT6:I5->O           13   0.254   1.206  Mmux__n00423_rs_xor<5>11 (temp_pos<5>)
     LUT6:I4->O            1   0.250   1.112  Sh1773_SW5 (N71)
     LUT6:I1->O           12   0.254   1.177  Sh1773 (Sh1773)
     end scope: 'decoder:Sh1773'
     LUT6:I4->O            1   0.250   0.000  Mmux_M_player_pos_b_d61 (M_player_pos_b_d<5>)
     FDRE:D                    0.074          M_player_pos_b_q_5
    ----------------------------------------
    Total                     10.284ns (2.361ns logic, 7.923ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1325 / 25
-------------------------------------------------------------------------
Offset:              12.181ns (Levels of Logic = 9)
  Source:            M_player_pos_b_q_0 (FF)
  Destination:       r_green<2> (PAD)
  Source Clock:      clk rising

  Data Path: M_player_pos_b_q_0 to r_green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.525   2.000  M_player_pos_b_q_0 (M_player_pos_b_q_0)
     begin scope: 'map_to_dis:tp_b<0>'
     LUT6:I1->O           28   0.254   1.908  Madd_n0316_Madd_xor<5>11 (n0316<5>)
     end scope: 'map_to_dis:n0316<5>'
     begin scope: 'mat_dis:n0316<5>'
     LUT6:I0->O            1   0.254   0.910  r_green<2>11 (r_green<2>10)
     LUT3:I0->O            1   0.235   1.137  r_green<2>121 (r_green<2>11)
     LUT6:I0->O            1   0.254   0.000  r_green<2>15_G (N165)
     MUXF7:I1->O           1   0.175   0.682  r_green<2>15 (r_green<2>14)
     LUT5:I4->O            1   0.254   0.681  r_green<2>16 (r_green<2>)
     end scope: 'mat_dis:r_green<2>'
     OBUF:I->O                 2.912          r_green_2_OBUF (r_green<2>)
    ----------------------------------------
    Total                     12.181ns (4.863ns logic, 7.318ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.284|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.03 secs
 
--> 


Total memory usage is 137260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    5 (   0 filtered)

