// Seed: 2519014686
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri id_8#(
        .id_27(-1),
        .id_28(1),
        .id_29(1),
        .id_30(1 * 1)
    ),
    input tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri id_12,
    input uwire id_13,
    input uwire id_14,
    output wor id_15,
    output tri0 id_16,
    output tri0 id_17,
    output wand id_18,
    input wand id_19,
    input tri0 id_20,
    input wire id_21,
    input supply0 id_22,
    output uwire id_23,
    output uwire id_24,
    input wire id_25
);
  wire id_31;
  always begin : LABEL_0
    id_27 <= id_5 - 1;
  end
endmodule
module module_1 (
    input tri0 id_0
    , id_23,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri id_7,
    output wand id_8,
    output wand id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    input wand id_14#(
        .id_24(-1 ^ 1),
        .id_25(1'h0 || 1'b0)
    ),
    input supply0 id_15,
    output wand id_16
    , id_26,
    input tri1 id_17,
    output tri id_18,
    input uwire id_19,
    output wand id_20,
    output uwire id_21
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_9,
      id_8,
      id_2,
      id_14,
      id_0,
      id_21,
      id_0,
      id_10,
      id_5,
      id_8,
      id_4,
      id_11,
      id_7,
      id_5,
      id_5,
      id_6,
      id_4,
      id_14,
      id_12,
      id_12,
      id_18,
      id_6,
      id_14
  );
  assign modCall_1.id_11 = 0;
  parameter id_27 = 1;
endmodule
