<html>
  <head>
    <meta content="text/html; charset=ISO-8859-1"
      http-equiv="Content-Type">
  </head>
  <body bgcolor="#FFFFFF" text="#000000">
    <div class="moz-cite-prefix">Hello,<br>
      <br>
      Linux says socket 0 contains processors 0-7 and socket 1 contains
      8-15, while NUMA node 0 contains processors 0-3+8-11 and NUMA node
      1 contains processors 4-7+12-15. Given why I read about Opteron
      6320 online, the problem is that NUMA 0 should be replaced with
      two NUMA nodes with processors 0-3 on one side and 8-11 on the
      other side, and NUMA 1 be replaced with two NUMA nodes with
      processors 4-7 and 12-15 respectively.<br>
      <br>
      Your grep for SRAT confirms that there are 4 NUMA nodes in the
      machine, and the APIC numbers seem correctly associated.<br>
      <br>
      Unfortunately, it looks like you have the last BIOS revision
      (1.01)
      <a class="moz-txt-link-freetext" href="http://www.tyan.com/support_download_bios.aspx?model=B.YR190B8238">http://www.tyan.com/support_download_bios.aspx?model=B.YR190B8238</a><br>
      Is there any kernel update available from RHEL6 for your machine?<br>
      <br>
      Brice<br>
      <br>
      <br>
      <br>
      Le 17/01/2014 17:11, Doug Roberts a &eacute;crit&nbsp;:<br>
    </div>
    <blockquote
      cite="mid:alpine.LRH.2.02.1401171103310.13334@localhost.localdomain"
      type="cite">
      <br>
      1) We are getting hwloc topology errors when programs startup on
      <br>
      some new compute nodes added into our cluster recently ...
      <br>
      <br>
      [roberpj@bro127:~/samples/mpi_test]
      /opt/sharcnet/openmpi/1.6.5/intel/bin/mpirun -np 2 --mca btl
      tcp,sm,self --host bro127,bro127 ./a.out
      <br>
****************************************************************************
      <br>
      * Hwloc has encountered what looks like an error from the
      operating system.
      <br>
      *
      <br>
      * object intersection without inclusion!
      <br>
      * Error occurred in topology.c line 594
      <br>
      *
      <br>
      * Please report this error message to the hwloc user's mailing
      list,
      <br>
      * along with the output from the hwloc-gather-topology.sh script.
      <br>
****************************************************************************
      <br>
      Number of processes = 2
      <br>
      Test repeated 3 times for reliability
      <br>
      I am process 0 on node bro127
      <br>
      Run 1 of 3
      <br>
      P0: Sending to P1
      <br>
      I am process 1 on node bro127
      <br>
      P1: Waiting to receive from to P0
      <br>
      P0:&nbsp; Waiting to receive from P1
      <br>
      P0:&nbsp; Received from to P1
      <br>
      Run 2 of 3
      <br>
      P0:&nbsp; Sending to P1
      <br>
      P0:&nbsp; Waiting to receive from P1
      <br>
      P0:&nbsp; Received from to P1
      <br>
      Run 3 of 3
      <br>
      P0:&nbsp; Sending to P1
      <br>
      P0:&nbsp; Waiting to receive from P1
      <br>
      P0:&nbsp; Received from to P1
      <br>
      P0:&nbsp; Done
      <br>
      P1:&nbsp; Sending to to P0
      <br>
      P1:&nbsp; Waiting to receive from to P0
      <br>
      P1:&nbsp; Sending to to P0
      <br>
      P1:&nbsp; Waiting to receive from to P0
      <br>
      P1:&nbsp; Sending to to P0
      <br>
      P1:&nbsp; Done
      <br>
      <br>
      2) Ive run hwloc-gather-topology.sh and attached bro127.tar.bz2
      ...
      <br>
      <br>
      [roberpj@bro127:~/samples/hwloc-gather-topology]
      /home/roberpj/builds/hwloc/1.7.2/1.7.2-debug/bin/hwloc-gather-topology
      $(uname -n)
      <br>
      Hierarchy gathered in ./bro127.tar.bz2 and kept in
      /tmp/tmp.Fr37QhvDGD/bro127/
      <br>
****************************************************************************
      <br>
      * Hwloc has encountered what looks like an error from the
      operating system.
      <br>
      *
      <br>
      * object (Socket P#0 cpuset 0x000000ff) intersection without
      inclusion!
      <br>
      * Error occurred in topology.c line 718
      <br>
      *
      <br>
      * Please report this error message to the hwloc user's mailing
      list,
      <br>
      * along with the output from the hwloc-gather-topology.sh script.
      <br>
****************************************************************************
      <br>
      Expected topology output stored in ./bro127.output
      <br>
      <br>
      [roberpj@bro127:~/samples/hwloc-gather-topology] cat bro127.output
      <br>
      Machine (P#0 total=67106040KB DMIProductName=empty
      DMIProductVersion=empty DMIBoardVendor="TYAN Computer Corporation"
      DMIBoardName=YR190-B8238 DMIBoardVersion=empty
      DMIBoardAssetTag=empty DMIChassisVendor=empty DMIChassisType=3
      DMIChassisVersion=empty DMIChassisAssetTag=empty
      DMIBIOSVendor="American Megatrends Inc."
      DMIBIOSVersion='V1.01.B10' DMIBIOSDate=09/26/2011
      DMISysVendor=empty Backend=Linux LinuxCgroup=/)
      <br>
      &nbsp;&nbsp; NUMANode L#0 (P#0 local=33551608KB total=33551608KB)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp; L3Cache L#0 (size=6144KB linesize=64 ways=64)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#0 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#0 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#0 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#0 (P#0)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#0 (P#0)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#1 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#1 (P#1)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#1 (P#1)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#1 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#1 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#2 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#2 (P#2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#2 (P#2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#3 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#3 (P#3)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#3 (P#3)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp; L3Cache L#1 (size=6144KB linesize=64 ways=64)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#2 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#2 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#4 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#4 (P#0)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#4 (P#8)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#5 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#5 (P#1)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#5 (P#9)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#3 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#3 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#6 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#6 (P#2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#6 (P#10)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#7 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#7 (P#3)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#7 (P#11)
      <br>
      &nbsp;&nbsp; NUMANode L#1 (P#1 local=33554432KB total=33554432KB)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp; L3Cache L#2 (size=6144KB linesize=64 ways=64)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#4 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#4 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#8 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#8 (P#0)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#8 (P#4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#9 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#9 (P#1)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#9 (P#5)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#5 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#5 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#10 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#10 (P#2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#10 (P#6)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#11 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#11 (P#3)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#11 (P#7)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp; L3Cache L#3 (size=6144KB linesize=64 ways=64)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#6 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#6 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#12 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#12 (P#0)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#12 (P#12)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#13 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#13 (P#1)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#13 (P#13)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L2Cache L#7 (size=2048KB linesize=64 ways=16)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1iCache L#7 (size=64KB linesize=64 ways=2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#14 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#14 (P#2)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#14 (P#14)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; L1dCache L#15 (size=16KB linesize=64 ways=4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Core L#15 (P#3)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; PU L#15 (P#15)
      <br>
      depth 0:&nbsp;&nbsp;&nbsp; 1 Machine (type #1)
      <br>
      &nbsp; depth 1:&nbsp;&nbsp;&nbsp; 2 NUMANode (type #2)
      <br>
      &nbsp;&nbsp; depth 2:&nbsp;&nbsp;&nbsp; 4 L3Cache (type #4)
      <br>
      &nbsp;&nbsp;&nbsp; depth 3:&nbsp;&nbsp;&nbsp; 8 L2Cache (type #4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp; depth 4:&nbsp;&nbsp;&nbsp; 8 L1iCache (type #4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; depth 5:&nbsp;&nbsp;&nbsp; 16 L1dCache (type #4)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; depth 6:&nbsp;&nbsp;&nbsp; 16 Core (type #5)
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; depth 7:&nbsp;&nbsp;&nbsp; 16 PU (type #6)
      <br>
      latency matrix between NUMANodes (depth 1) by logical indexes:
      <br>
      &nbsp;&nbsp; index&nbsp;&nbsp;&nbsp;&nbsp; 0&nbsp;&nbsp;&nbsp;&nbsp; 1
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 0 1.000 1.600
      <br>
      &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 1 1.600 1.000
      <br>
      Topology not from this system
      <br>
      <br>
      3) SRAT dmesg output was mentioned in another similar ticket
      <br>
<a class="moz-txt-link-freetext" href="http://www.open-mpi.org/community/lists/hwloc-users/2012/05/0639.php">http://www.open-mpi.org/community/lists/hwloc-users/2012/05/0639.php</a>
      <br>
      so i am including ours here also ...
      <br>
      <br>
      [roberpj@bro127:~] dmesg | grep SRAT
      <br>
      ACPI: SRAT 00000000dfdba570 001D0 (v02 AMD&nbsp;&nbsp;&nbsp; AGESA&nbsp;&nbsp;&nbsp; 00000001
      AMD 00000001)
      <br>
      SRAT:&nbsp; PXM 0 -&gt; APIC 32 -&gt; Node 0
      <br>
      SRAT:&nbsp; PXM 0 -&gt; APIC 33 -&gt; Node 0
      <br>
      SRAT:&nbsp; PXM 0 -&gt; APIC 34 -&gt; Node 0
      <br>
      SRAT:&nbsp; PXM 0 -&gt; APIC 35 -&gt; Node 0
      <br>
      SRAT:&nbsp; PXM 1 -&gt; APIC 36 -&gt; Node 1
      <br>
      SRAT:&nbsp; PXM 1 -&gt; APIC 37 -&gt; Node 1
      <br>
      SRAT:&nbsp; PXM 1 -&gt; APIC 38 -&gt; Node 1
      <br>
      SRAT:&nbsp; PXM 1 -&gt; APIC 39 -&gt; Node 1
      <br>
      SRAT:&nbsp; PXM 2 -&gt; APIC 64 -&gt; Node 2
      <br>
      SRAT:&nbsp; PXM 2 -&gt; APIC 65 -&gt; Node 2
      <br>
      SRAT:&nbsp; PXM 2 -&gt; APIC 66 -&gt; Node 2
      <br>
      SRAT:&nbsp; PXM 2 -&gt; APIC 67 -&gt; Node 2
      <br>
      SRAT:&nbsp; PXM 3 -&gt; APIC 68 -&gt; Node 3
      <br>
      SRAT:&nbsp; PXM 3 -&gt; APIC 69 -&gt; Node 3
      <br>
      SRAT:&nbsp; PXM 3 -&gt; APIC 70 -&gt; Node 3
      <br>
      SRAT:&nbsp; PXM 3 -&gt; APIC 71 -&gt; Node 3
      <br>
      SRAT:&nbsp; Node 0 PXM 0 0-a0000
      <br>
      SRAT:&nbsp; Node 0 PXM 0 100000-e0000000
      <br>
      SRAT:&nbsp; Node 0 PXM 0 100000000-820000000
      <br>
      SRAT:&nbsp; Node 1 PXM 1 820000000-1020000000
      <br>
      <br>
      4) Note the nodes have a 10GE interface on eth2 ...
      <br>
      <br>
      [root@bro127:~] nano /var/log/messages&nbsp; (snip)
      <br>
      Jan 15 16:03:55 bro127 kernel: ADDRCONF(NETDEV_UP): eth2: link is
      not ready
      <br>
      Jan 15 16:03:55 bro127 kernel: ixgbe 0000:04:00.0: eth2: changing
      MTU from 1500 to 8000
      <br>
      Jan 15 16:03:55 bro127 kernel: ixgbe 0000:04:00.0: eth2: detected
      SFP+: 3
      <br>
      Jan 15 16:03:55 bro127 kernel: SoftIWARP attached
      <br>
      Jan 15 16:03:55 bro127 kernel: ixgbe 0000:04:00.0: eth2: detected
      SFP+: 3
      <br>
      Jan 15 16:03:55 bro127 kernel: ixgbe 0000:04:00.0: eth2: NIC Link
      is Up 10 Gbps, Flow Control: RX/TX
      <br>
      Jan 15 16:03:55 bro127 kernel: ADDRCONF(NETDEV_CHANGE): eth2: link
      becomes ready
      <br>
      <br>
      [roberpj@bro127:~] modinfo ixgbe
      <br>
      filename:
      /lib/modules/2.6.32-279.5.2.el6.x86_64/kernel/drivers/net/ixgbe/ixgbe.ko
      <br>
      version:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 3.6.7-k
      <br>
      license:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; GPL
      <br>
      description:&nbsp;&nbsp;&nbsp; Intel(R) 10 Gigabit PCI Express Network Driver
      <br>
      author:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Intel Corporation, <a class="moz-txt-link-rfc2396E" href="mailto:linux.nics@intel.com">&lt;linux.nics@intel.com&gt;</a>
      <br>
      srcversion:&nbsp;&nbsp;&nbsp;&nbsp; EC64C3345C7AC6AB4BD6F5C
      <br>
      alias: pci: v00008086d0000154Asv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001557sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d0000154Fsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d0000154Dsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001528sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010F8sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d0000151Csv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001529sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d0000152Asv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010F9sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001514sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001507sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010FBsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001517sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010FCsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010F7sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d00001508sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010DBsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010F4sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010E1sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010F1sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010ECsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010DDsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d0000150Bsv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010C8sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010C7sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010C6sv*sd*bc*sc*i*
      <br>
      alias: pci: v00008086d000010B6sv*sd*bc*sc*i*
      <br>
      depends:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; mdio,dca
      <br>
      vermagic:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 2.6.32-279.5.2.el6.x86_64 SMP mod_unload
      modversions
      <br>
      parm:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; IntMode:Change Interrupt Mode (0=Legacy, 1=MSI,
      2=MSI-X), default 2 (array of int)
      <br>
      parm:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FdirMode:Flow Director filtering modes (0=Off,
      1=Hashing) default 1 (array of int)
      <br>
      parm:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; max_vfs:Maximum number of virtual functions to
      allocate per physical function (uint)
      <br>
      parm:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; allow_unsupported_sfp:Allow unsupported and
      untested SFP+ modules on 82599-based adapters (uint)<br>
      <br>
      <fieldset class="mimeAttachmentHeader"></fieldset>
      <br>
      <pre wrap="">_______________________________________________
hwloc-users mailing list
<a class="moz-txt-link-abbreviated" href="mailto:hwloc-users@open-mpi.org">hwloc-users@open-mpi.org</a>
<a class="moz-txt-link-freetext" href="http://www.open-mpi.org/mailman/listinfo.cgi/hwloc-users">http://www.open-mpi.org/mailman/listinfo.cgi/hwloc-users</a></pre>
    </blockquote>
    <br>
  </body>
</html>

