
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Mon May 30 22:17:30 2022
Host:		vspace.ecdl.hut.fi (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_gnd_net vss!
<CMD> set init_lef_file {../techlibs/gsclib045_tech.lef ../techlibs/gsclib045_macro.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../netlist/microcontroller_interface_8_8.v
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd!
<CMD> init_design
#% Begin Load MMMC data ... (date=05/30 22:18:09, mem=427.9M)
#% End Load MMMC data ... (date=05/30 22:18:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=428.0M, current mem=428.0M)
rc_basic

Loading LEF file ../techlibs/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file ../techlibs/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNALVT' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon May 30 22:18:09 2022
viaInitial ends at Mon May 30 22:18:09 2022
Loading view definition file from Default.view
Reading slow_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLLVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2LVT' is not defined in the library. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading fast_libs timing library '/prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /prog/cadence/gpdk/g045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_all_v4.4/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.03min, real=0.03min, mem=22.1M, fe_cpu=0.37min, fe_real=0.68min, fe_mem=587.6M) ***
#% Begin Load netlist data ... (date=05/30 22:18:11, mem=446.9M)
*** Begin netlist parsing (mem=587.6M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/microcontroller_interface_8_8.v'

*** Memory Usage v#1 (Current mem = 592.617M, initial mem = 251.488M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=592.6M) ***
#% End Load netlist data ... (date=05/30 22:18:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=461.7M, current mem=461.7M)
Top level cell is microcontroller_interface_8_8.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell microcontroller_interface_8_8 ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 14133 stdCell insts.

*** Memory Usage v#1 (Current mem = 641.543M, initial mem = 251.488M) ***
**WARN: (IMPFP-3961):	The techSite 'CoreSiteDouble' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../techlibs/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:07.4 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setup_view
    RC-Corner Name        : rc_basic
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../techlibs/qrcTechFile'
 
 Analysis View: hold_view
    RC-Corner Name        : rc_basic
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../techlibs/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../timing/prelayout.sdc' ...
Current (total cpu=0:00:30.6, real=0:00:50.0, peak res=671.2M, current mem=671.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../timing/prelayout.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../timing/prelayout.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ../timing/prelayout.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 10 of File ../timing/prelayout.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=687.3M, current mem=687.3M)
Current (total cpu=0:00:30.7, real=0:00:50.0, peak res=687.3M, current mem=687.3M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           3  The techSite '%s' has no related standar...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 34 warning(s), 0 error(s)

<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.992807867312 0.699991 15 15 15 15
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 0.2 -pin {{addrSPI[0]} {addrSPI[1]} {addrSPI[2]} {addrSPI[3]} {addrSPI[4]} {addrSPI[5]} {addrSPI[6]} {addrSPI[7]} {PC_tot[0]} {PC_tot[1]} {PC_tot[2]} {PC_tot[3]} {PC_tot[4]} {PC_tot[5]} {PC_tot[6]} {PC_tot[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 896.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 4 -spreadType center -spacing 0.2 -pin {{opcode_status[0]} {opcode_status[1]} {statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [5] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 896.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 10 -pin {instr_wr clk rst}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 896.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 10.0 -pin {{instruction_in[0]} {instruction_in[1]} {instruction_in[2]} {instruction_in[3]} {instruction_in[4]} {instruction_in[5]} {instruction_in[6]} {instruction_in[7]} {instruction_in[8]} {instruction_in[9]} {instruction_in[10]} {instruction_in[11]} {instruction_in[12]} {instruction_in[13]} {resultOutMemSPI[0]} {resultOutMemSPI[1]} {resultOutMemSPI[2]} {resultOutMemSPI[3]} {resultOutMemSPI[4]} {resultOutMemSPI[5]} {resultOutMemSPI[6]} {resultOutMemSPI[7]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [22] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 896.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixedPin 1 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 4 -spreadType center -spacing 0.2 -pin {{statusOutSPI[0]} {statusOutSPI[1]} {statusOutSPI[2]}}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 896.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> gui_select -rect {115.053 187.007 107.850 286.298}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd! vss!} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4.5 bottom 4.5 left 4.5 right 4.5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/30 22:18:20, mem=720.0M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/30 22:18:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.7M, current mem=721.7M)
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {vdd! vss!} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 4.5 bottom 4.5 left 4.5 right 4.5} -spacing {top 2 bottom 2 left 2 right 2} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/30 22:18:20, mem=721.7M)

Ring generation is complete.
#% End addRing (date=05/30 22:18:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.7M, current mem=721.7M)
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=05/30 22:18:20, mem=721.7M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        6       |       NA       |
|  Via8  |       12       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=05/30 22:18:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.4M, current mem=722.4M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=05/30 22:18:20, mem=722.4M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (165.45, 8.51) (165.45, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (313.65, 8.51) (313.65, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (171.95, 2.01) (171.95, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (320.15, 2.01) (320.15, 332.39) because same wire already exists.
Stripe generation is complete.
#% End addStripe (date=05/30 22:18:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=722.5M, current mem=722.5M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {vdd! vss!} -layer Metal8 -direction vertical -width 4.5 -spacing 2 -number_of_sets 3 -start_from left -start_offset 0 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=05/30 22:18:20, mem=722.5M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
**WARN: (IMPPP-170):	The power planner failed to create a wire at (17.25, 8.51) (17.25, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (165.45, 8.51) (165.45, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (313.65, 8.51) (313.65, 325.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (23.75, 2.01) (23.75, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (171.95, 2.01) (171.95, 332.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (320.15, 2.01) (320.15, 332.39) because same wire already exists.
Stripe generation is complete.
#% End addStripe (date=05/30 22:18:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=722.5M, current mem=722.5M)
<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin vss -instanceBasename * -hierarchicalInstance {}
**ERROR: (IMPDB-1221):	A global net connection rule was specified to connect ground pins with the name pattern 'vss' to a global net.  But the connections cannot be made because there is no such ground pin with name matching the pattern in any cell.  Check the pin name pattern and make sure it is correct.
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect vss! -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { vdd! vss! } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
#% Begin sroute (date=05/30 22:18:20, mem=722.6M)
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Mon May 30 22:18:21 2022 ***
SPECIAL ROUTE ran on directory: /home/xzhong/E3540/layout
SPECIAL ROUTE ran on machine: vspace.ecdl.hut.fi (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd! vss!"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1706.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 55 used
Read in 55 components
  55 core components: 55 unplaced, 0 placed, 0 fixed
Read in 46 physical pins
  46 physical pins: 0 unplaced, 0 placed, 46 fixed
Read in 29 logical pins
Read in 75 nets
Read in 2 special nets, 2 routed
Read in 156 terminals
2 nets selected.

Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 358
  Number of Followpin connections: 179
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1714.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 46 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 537 wires.
ViaGen created 2506 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       537      |       NA       |
|  Via1  |       358      |        0       |
|  Via2  |       358      |        0       |
|  Via3  |       358      |        0       |
|  Via4  |       358      |        0       |
|  Via5  |       358      |        0       |
|  Via6  |       358      |        0       |
|  Via7  |       358      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/30 22:18:21, total cpu=0:00:00.6, real=0:00:00.0, peak res=739.0M, current mem=739.0M)
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> setMaxRouteLayer 6
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=942.254 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 132 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23707 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=967.496)
Total number of fetched objects 18737
End delay calculation. (MEM=1043.12 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1031.58 CPU=0:00:02.7 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1017.2M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.9 mem=1017.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.1 mem=1017.2M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=14001 (0 fixed + 14001 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=14068 #term=62287 #term/net=4.43, #fixedIo=0, #floatIo=0, #fixedPin=46, #floatPin=29
stdCell: 14001 single + 0 double + 0 multi
Total standard cell length = 38.1654 (mm), area = 0.0653 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 190827 sites (65263 um^2) / alloc_area 273072 sites (93391 um^2).
Pin Density = 0.2277.
            = total # of pins 62287 / total area 273586.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.096e+04 (9.77e+03 1.12e+04)
              Est.  stn bbox = 3.118e+04 (1.64e+04 1.47e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 992.3M
Iteration  2: Total net bbox = 2.096e+04 (9.77e+03 1.12e+04)
              Est.  stn bbox = 3.118e+04 (1.64e+04 1.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 992.3M
Iteration  3: Total net bbox = 2.061e+04 (8.05e+03 1.26e+04)
              Est.  stn bbox = 3.488e+04 (1.60e+04 1.89e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1013.3M
Active setup views:
    setup_view
Iteration  4: Total net bbox = 1.059e+05 (4.62e+04 5.96e+04)
              Est.  stn bbox = 1.555e+05 (7.24e+04 8.31e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1013.3M
Iteration  5: Total net bbox = 1.228e+05 (5.83e+04 6.45e+04)
              Est.  stn bbox = 1.788e+05 (8.49e+04 9.39e+04)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 1013.3M
Iteration  6: Total net bbox = 1.562e+05 (7.63e+04 7.99e+04)
              Est.  stn bbox = 2.214e+05 (1.08e+05 1.13e+05)
              cpu = 0:00:04.4 real = 0:00:04.0 mem = 1017.3M
Iteration  7: Total net bbox = 1.795e+05 (9.35e+04 8.61e+04)
              Est.  stn bbox = 2.472e+05 (1.26e+05 1.21e+05)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1019.7M
Iteration  8: Total net bbox = 1.795e+05 (9.35e+04 8.61e+04)
              Est.  stn bbox = 2.472e+05 (1.26e+05 1.21e+05)
              cpu = 0:00:04.9 real = 0:00:05.0 mem = 1047.5M
Iteration  9: Total net bbox = 2.007e+05 (1.02e+05 9.82e+04)
              Est.  stn bbox = 2.769e+05 (1.39e+05 1.38e+05)
              cpu = 0:00:08.1 real = 0:00:08.0 mem = 1057.5M
Iteration 10: Total net bbox = 2.007e+05 (1.02e+05 9.82e+04)
              Est.  stn bbox = 2.769e+05 (1.39e+05 1.38e+05)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 1057.5M
Iteration 11: Total net bbox = 2.047e+05 (9.94e+04 1.05e+05)
              Est.  stn bbox = 2.804e+05 (1.36e+05 1.44e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1062.4M
Iteration 12: Total net bbox = 2.224e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 3.005e+05 (1.50e+05 1.51e+05)
              cpu = 0:00:19.4 real = 0:00:19.0 mem = 1062.4M
Iteration 13: Total net bbox = 2.224e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 3.005e+05 (1.50e+05 1.51e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1062.4M
Iteration 14: Total net bbox = 2.224e+05 (1.12e+05 1.11e+05)
              Est.  stn bbox = 3.005e+05 (1.50e+05 1.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1062.4M
*** cost = 2.224e+05 (1.12e+05 1.11e+05) (cpu for global=0:00:54.4) real=0:00:56.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:39.3 real: 0:00:39.6
Core Placement runtime cpu: 0:00:41.3 real: 0:00:41.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:37 mem=1062.4M) ***
Total net bbox length = 2.224e+05 (1.118e+05 1.106e+05) (ext = 1.489e+04)
Move report: Detail placement moves 14001 insts, mean move: 1.28 um, max move: 22.23 um
	Max move on inst (U15386): (202.10, 174.77) --> (223.60, 174.04)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 1062.4MB
Summary Report:
Instances move: 14001 (out of 14001 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 22.23 um (Instance: U15386) (202.102, 174.769) -> (223.6, 174.04)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXLLVT
Total net bbox length = 2.212e+05 (1.106e+05 1.105e+05) (ext = 1.487e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 1062.4MB
*** Finished refinePlace (0:01:40 mem=1062.4M) ***
*** End of Placement (cpu=0:01:02, real=0:01:03, mem=1062.4M) ***
default core: bins with density > 0.750 = 23.46 % ( 76 / 324 )
Density distribution unevenness ratio = 4.095%
*** Free Virtual Timing Model ...(mem=1062.4M)

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14068  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14068 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14068 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.038636e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1048.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62212
[NR-eGR] Metal2  (2V) length: 1.233358e+05um, number of vias: 99918
[NR-eGR] Metal3  (3H) length: 1.422847e+05um, number of vias: 4264
[NR-eGR] Metal4  (4V) length: 3.803792e+04um, number of vias: 1311
[NR-eGR] Metal5  (5H) length: 1.518653e+04um, number of vias: 20
[NR-eGR] Metal6  (6V) length: 6.971600e+02um, number of vias: 0
[NR-eGR] Total length: 3.195422e+05um, number of vias: 167725
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.837755e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.60 seconds, mem = 1028.9M
End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 9, real = 0: 1:11, mem = 1026.5M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_design_floorplan_mode false
**INFO: user set opt options
setOptMode -fixCap true -fixFanoutLoad true -fixTran true
**WARN: (IMPOPT-576):	29 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	Instruction[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 813.9M, totSessionCpu=0:01:43 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1028.5 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14068  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14068 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14068 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.097084e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 62212
[NR-eGR] Metal2  (2V) length: 1.239184e+05um, number of vias: 99667
[NR-eGR] Metal3  (3H) length: 1.464099e+05um, number of vias: 4507
[NR-eGR] Metal4  (4V) length: 3.832350e+04um, number of vias: 1398
[NR-eGR] Metal5  (5H) length: 1.585600e+04um, number of vias: 37
[NR-eGR] Metal6  (6V) length: 9.211300e+02um, number of vias: 0
[NR-eGR] Total length: 3.254289e+05um, number of vias: 167821
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.939710e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1035.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.83 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'microcontroller_interface_8_8' of instances=14001 and nets=14071 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1030.812M)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1038.49)
Total number of fetched objects 18737
End delay calculation. (MEM=1109.56 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1109.56 CPU=0:00:04.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:01:51 mem=1109.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.712  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9357   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.096   |      2 (2)       |
|   max_tran     |   5357 (28850)   |   -3.442   |   5358 (28851)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.750%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 862.7M, totSessionCpu=0:01:51 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1072.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1072.9M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 13 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.75%|        -|   0.000|   0.000|   0:00:00.0| 1142.3M|
|    70.02%|       83|   0.000|   0.000|   0:00:02.0| 1216.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=1216.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  6138| 30801|    -3.50|    14|    14|    -0.04|     0|     0|     0|     0|     2.71|     0.00|       0|       0|       0|  70.02|          |         |
|    35|   101|    -0.10|     0|     0|     0.00|     0|     0|     0|     0|     4.74|     0.00|     754|      70|     995|  72.51| 0:00:25.0|  1218.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.74|     0.00|      13|       0|      23|  72.55| 0:00:00.0|  1218.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:25.3 real=0:00:25.0 mem=1218.4M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 938.1M, totSessionCpu=0:02:28 **

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 3 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+
|   0.000|   0.000|    72.55%|   0:00:00.0| 1193.2M|setup_view|       NA| NA                                     |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1193.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1193.2M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 72.55
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.55%|        -|   0.000|   0.000|   0:00:00.0| 1193.2M|
|    72.55%|        0|   0.000|   0.000|   0:00:00.0| 1193.2M|
|    72.51%|       13|   0.000|   0.000|   0:00:01.0| 1231.3M|
|    72.51%|        0|   0.000|   0.000|   0:00:00.0| 1231.3M|
|    58.79%|     5573|   0.000|   0.000|   0:00:12.0| 1242.9M|
|    58.78%|       29|   0.000|   0.000|   0:00:01.0| 1242.9M|
|    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1242.9M|
|    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1242.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.78
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.7) (real = 0:00:16.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=1157.62M, totSessionCpu=0:02:49).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14975  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14975 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.090620e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.36 seconds, mem = 1168.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  7: Total net bbox = 1.845e+05 (8.87e+04 9.58e+04)
              Est.  stn bbox = 2.653e+05 (1.29e+05 1.37e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1234.9M
Iteration  8: Total net bbox = 1.824e+05 (8.87e+04 9.37e+04)
              Est.  stn bbox = 2.618e+05 (1.28e+05 1.34e+05)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 1240.9M
Iteration  9: Total net bbox = 1.854e+05 (9.14e+04 9.41e+04)
              Est.  stn bbox = 2.653e+05 (1.31e+05 1.34e+05)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 1246.9M
Iteration 10: Total net bbox = 1.967e+05 (9.55e+04 1.01e+05)
              Est.  stn bbox = 2.751e+05 (1.35e+05 1.41e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1271.5M
Iteration 11: Total net bbox = 2.057e+05 (1.02e+05 1.04e+05)
              Est.  stn bbox = 2.853e+05 (1.41e+05 1.44e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1277.1M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1277.1M)
SKP cleared!

*** Starting refinePlace (0:03:23 mem=1245.1M) ***
Total net bbox length = 2.207e+05 (1.109e+05 1.098e+05) (ext = 1.512e+04)
Move report: Detail placement moves 14908 insts, mean move: 0.89 um, max move: 22.68 um
	Max move on inst (FE_OFC623_n8427): (289.72, 144.42) --> (267.60, 144.97)
	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1245.1MB
Summary Report:
Instances move: 14908 (out of 14908 movable)
Instances flipped: 0
Mean displacement: 0.89 um
Max displacement: 22.68 um (Instance: FE_OFC623_n8427) (289.724, 144.417) -> (267.6, 144.97)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2LVT
Total net bbox length = 2.206e+05 (1.103e+05 1.103e+05) (ext = 1.512e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1245.1MB
*** Finished refinePlace (0:03:25 mem=1245.1M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14975  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14975 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.785915e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1245.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64026
[NR-eGR] Metal2  (2V) length: 1.130215e+05um, number of vias: 100164
[NR-eGR] Metal3  (3H) length: 1.315755e+05um, number of vias: 5099
[NR-eGR] Metal4  (4V) length: 3.552649e+04um, number of vias: 1272
[NR-eGR] Metal5  (5H) length: 1.356351e+04um, number of vias: 22
[NR-eGR] Metal6  (6V) length: 4.394250e+02um, number of vias: 0
[NR-eGR] Total length: 2.941264e+05um, number of vias: 170583
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.745612e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.61 seconds, mem = 1156.8M

*** Finished incrementalPlace (cpu=0:00:36.2, real=0:00:37.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1156.8M)
Extraction called for design 'microcontroller_interface_8_8' of instances=14908 and nets=14978 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1156.824M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:44, real = 0:01:45, mem = 913.5M, totSessionCpu=0:03:27 **
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1152.02)
Total number of fetched objects 19644
End delay calculation. (MEM=1216.11 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1216.11 CPU=0:00:04.0 REAL=0:00:04.0)
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   336|   939|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     4.73|     0.00|       0|       0|       0|  58.78|          |         |
|     7|    14|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     4.73|     0.00|     200|       0|     142|  59.35| 0:00:02.0|  1248.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.73|     0.00|       1|       0|       6|  59.36| 0:00:00.0|  1248.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.73|     0.00|       0|       0|       0|  59.36| 0:00:00.0|  1248.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1248.7M) ***

*** Starting refinePlace (0:03:40 mem=1264.7M) ***
Total net bbox length = 2.209e+05 (1.105e+05 1.104e+05) (ext = 1.502e+04)
Move report: Detail placement moves 673 insts, mean move: 0.46 um, max move: 2.31 um
	Max move on inst (FE_OFC1089_n10110): (54.40, 102.22) --> (55.00, 100.51)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1264.7MB
Summary Report:
Instances move: 673 (out of 15109 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 2.31 um (Instance: FE_OFC1089_n10110) (54.4, 102.22) -> (55, 100.51)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: BUFX4LVT
Total net bbox length = 2.210e+05 (1.106e+05 1.104e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1264.7MB
*** Finished refinePlace (0:03:41 mem=1264.7M) ***
*** maximum move = 2.31 um ***
*** Finished re-routing un-routed nets (1264.7M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1264.7M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=1172.4M)                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.732  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  9357   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.359%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:59, real = 0:02:00, mem = 948.6M, totSessionCpu=0:03:41 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.36%|        -|   0.000|   0.000|   0:00:00.0| 1191.5M|
|    59.36%|        0|   0.000|   0.000|   0:00:01.0| 1191.5M|
|    58.99%|      200|   0.000|   0.000|   0:00:01.0| 1229.7M|
|    58.98%|        5|   0.000|   0.000|   0:00:00.0| 1229.7M|
|    58.78%|      294|   0.000|   0.000|   0:00:03.0| 1229.7M|
|    58.78%|        2|   0.000|   0.000|   0:00:00.0| 1229.7M|
|    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1229.7M|
|    58.78%|        0|   0.000|   0.000|   0:00:00.0| 1229.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 58.78
** Finished Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
*** Starting refinePlace (0:03:47 mem=1245.7M) ***
Total net bbox length = 2.208e+05 (1.105e+05 1.103e+05) (ext = 1.502e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1245.7MB
Summary Report:
Instances move: 0 (out of 14904 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.208e+05 (1.105e+05 1.103e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1245.7MB
*** Finished refinePlace (0:03:48 mem=1245.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1245.7M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1245.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1172.42M, totSessionCpu=0:03:48).

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'microcontroller_interface_8_8' of instances=14904 and nets=14974 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1154.004M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14971  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14971 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14971 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.787779e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1164.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.33 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1160.41)
Total number of fetched objects 19640
End delay calculation. (MEM=1224.5 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1224.5 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:03:54 mem=1224.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:12, real = 0:02:13, mem = 953.5M, totSessionCpu=0:03:55 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.745  |  6.553  |  4.745  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.782%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:15, mem = 952.9M, totSessionCpu=0:03:56 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:02:15, real = 0:02:16, mem = 1123.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665          29  %s : Net has unplaced terms or is connec...
*** Message Summary: 33 warning(s), 0 error(s)

<CMD> ccopt_design
#% Begin ccopt_design (date=05/30 22:21:48, mem=901.2M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraint_basic
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 4711 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/constraint_basic was created. It contains 4711 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1113.1M, init mem=1113.1M)
*info: Placed = 14904         
*info: Unplaced = 0           
Placement Density:58.78%(55000/93566)
Placement Density (including fixed std cells):58.78%(55000/93566)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1113.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans_sdc is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1LVT/A INVX1LVT/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
  Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
  Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 93566.412um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.076ns
  Buffer max distance: 693.333um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint_basic:
  Sources:                     pin clk
  Total number of sinks:       4711
  Delay constrained sinks:     4711
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.076ns
Primary reporting skew group is skew_group clk/constraint_basic with 4711 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.8 real=0:00:02.8)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:03.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:03.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=14971  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14971 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14971 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.787779e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64018
[NR-eGR] Metal2  (2V) length: 1.120835e+05um, number of vias: 99965
[NR-eGR] Metal3  (3H) length: 1.304796e+05um, number of vias: 5098
[NR-eGR] Metal4  (4V) length: 3.626682e+04um, number of vias: 1351
[NR-eGR] Metal5  (5H) length: 1.470175e+04um, number of vias: 24
[NR-eGR] Metal6  (6V) length: 7.352200e+02um, number of vias: 0
[NR-eGR] Total length: 2.942669e+05um, number of vias: 170456
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.741783e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1113.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.83 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.9 real=0:00:00.9)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1LVT/A INVX1LVT/Y (default: )
For power domain auto-default:
  Buffers:     {CLKBUFX20LVT CLKBUFX16LVT CLKBUFX12LVT CLKBUFX8LVT CLKBUFX6LVT CLKBUFX4LVT CLKBUFX3LVT CLKBUFX2LVT BUFX2LVT}
  Inverters:   {CLKINVX20LVT INVX16LVT INVX12LVT INVX8LVT INVX6LVT INVX4LVT INVX3LVT INVX2LVT INVX1LVT INVXLLVT}
  Clock gates: TLATNTSCAX20LVT TLATNTSCAX16LVT TLATNTSCAX12LVT TLATNTSCAX8LVT TLATNTSCAX6LVT TLATNTSCAX4LVT TLATNTSCAX3LVT TLATNTSCAX2LVT 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 93566.412um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner slow_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.076ns
  Buffer max distance: 693.333um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=693.333um, saturatedSlew=0.084ns, speed=5900.707um per ns, cellArea=11.838um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=560.690um, saturatedSlew=0.083ns, speed=7480.854um per ns, cellArea=11.589um^2 per 1000um}
  Clock gate: {lib_cell:TLATNTSCAX20LVT, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=717.818um, saturatedSlew=0.086ns, speed=2839.470um per ns, cellArea=20.964um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/constraint_basic:
  Sources:                     pin clk
  Total number of sinks:       4711
  Delay constrained sinks:     4711
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_corner:setup.late:
  Skew target:                 0.076ns
Primary reporting skew group is skew_group clk/constraint_basic with 4711 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.9 real=0:00:02.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.9 real=0:00:04.0)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for slow_corner:setup.late...
      Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=432.288um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=432.288um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 2 
    Bottom-up phase done. (took cpu=0:00:04.3 real=0:00:04.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:04:10 mem=1153.3M) ***
Total net bbox length = 2.254e+05 (1.128e+05 1.125e+05) (ext = 1.502e+04)
Move report: Detail placement moves 408 insts, mean move: 0.97 um, max move: 4.11 um
	Max move on inst (U9530): (164.00, 141.55) --> (166.40, 143.26)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1153.3MB
Summary Report:
Instances move: 408 (out of 14957 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 4.11 um (Instance: U9530) (164, 141.55) -> (166.4, 143.26)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1153.3MB
*** Finished refinePlace (0:04:11 mem=1153.3M) ***
    Moved 140, flipped 34 and cell swapped 0 of 4764 clock instance(s) during refinement.
    The largest move was 3.42 microns for CTS_ccl_buf_00158.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:01.2 real=0:00:01.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.8,1.962)             1
    [1.962,2.124)           0
    [2.124,2.286)           0
    [2.286,2.448)           0
    [2.448,2.61)            0
    [2.61,2.772)            0
    [2.772,2.934)           0
    [2.934,3.096)           0
    [3.096,3.258)           0
    [3.258,3.42)            3
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (161.600,139.840)    (161.600,143.260)    ccl_a clock buffer, uid:A12ce5 (a lib_cell CLKBUFX20LVT) at (161.600,143.260), in power domain auto-default
        3.42         (233.200,109.060)    (233.200,105.640)    ccl_a clock buffer, uid:A12d02 (a lib_cell CLKBUFX20LVT) at (233.200,105.640), in power domain auto-default
        3.42         (161.200,139.840)    (161.200,136.420)    ccl clock buffer, uid:A12d1c (a lib_cell CLKBUFX20LVT) at (161.200,136.420), in power domain auto-default
        1.8          (161.200,218.500)    (163.000,218.500)    ccl_a clock buffer, uid:A12cfc (a lib_cell CLKBUFX20LVT) at (163.000,218.500), in power domain auto-default
        0            (67.105,125.495)     (67.105,125.495)     ccl_a clock buffer, uid:A12ce9 (a lib_cell CLKBUFX20LVT) at (65.400,124.450), in power domain auto-default
        0            (47.505,202.065)     (47.505,202.065)     ccl_a clock buffer, uid:A12ce8 (a lib_cell CLKBUFX20LVT) at (45.800,201.400), in power domain auto-default
        0            (49.305,157.605)     (49.305,157.605)     ccl_a clock buffer, uid:A12ce3 (a lib_cell CLKBUFX20LVT) at (47.600,156.940), in power domain auto-default
        0            (162.905,140.505)    (162.905,140.505)    ccl_a clock buffer, uid:A12d19 (a lib_cell CLKBUFX20LVT) at (161.200,139.840), in power domain auto-default
        0            (162.905,137.085)    (162.905,137.085)    ccl clock buffer, uid:A12d1c (a lib_cell CLKBUFX20LVT) at (161.200,136.420), in power domain auto-default
        0            (16.705,167.865)     (16.705,167.865)     ccl_a clock buffer, uid:A12d1e (a lib_cell CLKBUFX20LVT) at (15.000,167.200), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.8 real=0:00:02.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=432.288um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=432.288um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.342pF, total=1.460pF
      wire lengths     : top=0.000um, trunk=1757.590um, leaf=17559.297um, total=19316.887um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=6 avg=0.056ns sd=0.023ns min=0.026ns max=0.079ns {3 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.065ns {9 <= 0.060ns, 39 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Clustering':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.011 ws=0.007) (gid=0.325 gs=0.007)
    Skew group summary after 'Clustering':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.011 ws=0.007) (gid=0.325 gs=0.007)
    Clock network insertion delays are now [0.325ns, 0.335ns] average 0.330ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:07.3 real=0:00:07.3)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=14957 and nets=15027 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1107.336M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.7 real=0:00:00.8)
  Clock DAG stats After congestion update:
    cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
    cell areas       : b=432.288um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=432.288um^2
    cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.117pF
    sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.467pF
    wire lengths     : top=0.000um, trunk=1757.590um, leaf=17559.297um, total=19316.887um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=6 avg=0.056ns sd=0.023ns min=0.026ns max=0.079ns {3 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
  Skew group summary After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
  Clock network insertion delays are now [0.325ns, 0.335ns] average 0.330ns std.dev 0.003ns
  Update congestion based capacitance done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Clustering done. (took cpu=0:00:08.8 real=0:00:08.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=432.288um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=432.288um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.467pF
      wire lengths     : top=0.000um, trunk=1757.590um, leaf=17559.297um, total=19316.887um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=6 avg=0.056ns sd=0.023ns min=0.026ns max=0.079ns {3 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
    Clock network insertion delays are now [0.325ns, 0.335ns] average 0.330ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=53, i=0, icg=0, nicg=0, l=0, total=53
      cell areas       : b=432.288um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=432.288um^2
      cell capacitance : b=0.117pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.117pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.467pF
      wire lengths     : top=0.000um, trunk=1757.590um, leaf=17559.297um, total=19316.887um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=6 avg=0.056ns sd=0.023ns min=0.026ns max=0.079ns {3 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20LVT: 51 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/constraint_basic: insertion delay [min=0.325, max=0.335, avg=0.330, sd=0.003], skew [0.010 vs 0.076], 100% {0.325, 0.335} (wid=0.010 ws=0.007) (gid=0.325 gs=0.007)
    Clock network insertion delays are now [0.325ns, 0.335ns] average 0.330ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX20LVT/Y using a timing arc from cell CLKBUFX16LVT
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=424.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=424.080um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.466pF
      wire lengths     : top=0.000um, trunk=1751.970um, leaf=17559.297um, total=19311.267um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=5 avg=0.072ns sd=0.023ns min=0.036ns max=0.099ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20LVT: 50 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.280ns, 0.292ns] average 0.286ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=424.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=424.080um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.466pF
      wire lengths     : top=0.000um, trunk=1751.970um, leaf=17559.297um, total=19311.267um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=5 avg=0.072ns sd=0.023ns min=0.036ns max=0.099ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20LVT: 50 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.280ns, 0.292ns] average 0.286ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=424.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=424.080um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.466pF
      wire lengths     : top=0.000um, trunk=1751.970um, leaf=17559.297um, total=19311.267um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=5 avg=0.072ns sd=0.023ns min=0.036ns max=0.099ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20LVT: 50 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.280ns, 0.292ns] average 0.286ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=424.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=424.080um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.348pF, total=1.466pF
      wire lengths     : top=0.000um, trunk=1751.970um, leaf=17559.297um, total=19311.267um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=5 avg=0.072ns sd=0.023ns min=0.036ns max=0.099ns {1 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20LVT: 50 CLKBUFX16LVT: 2 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/constraint_basic: insertion delay [min=0.280, max=0.292, avg=0.286, sd=0.003], skew [0.012 vs 0.076], 100% {0.280, 0.292} (wid=0.011 ws=0.007) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.280ns, 0.292ns] average 0.286ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.4 real=0:00:01.5)
  Reducing insertion delay 2...
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX16LVT/Y using a timing arc from cell CLKBUFX20LVT
    Info: CCOpt is analyzing the delay of a net driven by CLKBUFX12LVT/Y using a timing arc from cell CLKBUFX20LVT
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=421.002um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=421.002um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.349pF, total=1.467pF
      wire lengths     : top=0.000um, trunk=1747.800um, leaf=17564.895um, total=19312.695um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=5 avg=0.065ns sd=0.015ns min=0.046ns max=0.079ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20LVT: 49 CLKBUFX16LVT: 2 CLKBUFX12LVT: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.278, avg=0.274, sd=0.002], skew [0.009 vs 0.076], 100% {0.269, 0.278} (wid=0.011 ws=0.007) (gid=0.270 gs=0.008)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.278, avg=0.274, sd=0.002], skew [0.009 vs 0.076], 100% {0.269, 0.278} (wid=0.011 ws=0.007) (gid=0.270 gs=0.008)
    Clock network insertion delays are now [0.269ns, 0.278ns] average 0.274ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 227 succeeded with high effort: 227 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:05.3 real=0:00:05.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:08.1 real=0:00:08.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:17.2 real=0:00:17.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=421.002um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=421.002um^2
      cell capacitance : b=0.114pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.114pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.349pF, total=1.467pF
      wire lengths     : top=0.000um, trunk=1747.800um, leaf=17564.895um, total=19312.695um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=5 avg=0.065ns sd=0.015ns min=0.046ns max=0.079ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.062ns sd=0.002ns min=0.058ns max=0.066ns {7 <= 0.060ns, 41 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20LVT: 49 CLKBUFX16LVT: 2 CLKBUFX12LVT: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.278, avg=0.274, sd=0.002], skew [0.009 vs 0.076], 100% {0.269, 0.278} (wid=0.011 ws=0.007) (gid=0.270 gs=0.008)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/constraint_basic: insertion delay [min=0.269, max=0.278, avg=0.274, sd=0.002], skew [0.009 vs 0.076], 100% {0.269, 0.278} (wid=0.011 ws=0.007) (gid=0.270 gs=0.008)
    Clock network insertion delays are now [0.269ns, 0.278ns] average 0.274ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=299.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=299.250um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.345pF, total=1.463pF
      wire lengths     : top=0.000um, trunk=1749.445um, leaf=17493.316um, total=19242.761um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=5 avg=0.065ns sd=0.010ns min=0.047ns max=0.074ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.081ns sd=0.007ns min=0.060ns max=0.088ns {1 <= 0.060ns, 14 <= 0.080ns, 33 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20LVT: 4 CLKBUFX16LVT: 13 CLKBUFX12LVT: 34 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.291, avg=0.282, sd=0.003], skew [0.015 vs 0.076], 100% {0.276, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.014)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.291, avg=0.282, sd=0.003], skew [0.015 vs 0.076], 100% {0.276, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.014)
    Clock network insertion delays are now [0.276ns, 0.291ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 170 succeeded with high effort: 170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.3 real=0:00:03.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=299.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=299.250um^2
      cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.345pF, total=1.463pF
      wire lengths     : top=0.000um, trunk=1749.445um, leaf=17493.316um, total=19242.761um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=5 avg=0.065ns sd=0.010ns min=0.047ns max=0.074ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.081ns sd=0.007ns min=0.060ns max=0.088ns {1 <= 0.060ns, 14 <= 0.080ns, 33 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20LVT: 4 CLKBUFX16LVT: 13 CLKBUFX12LVT: 34 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.291, avg=0.282, sd=0.003], skew [0.015 vs 0.076], 100% {0.276, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.014)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.291, avg=0.282, sd=0.003], skew [0.015 vs 0.076], 100% {0.276, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.014)
    Clock network insertion delays are now [0.276ns, 0.291ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:03.8 real=0:00:03.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.7 real=0:00:00.7)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 54 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=299.250um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=299.250um^2
          cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.345pF, total=1.463pF
          wire lengths     : top=0.000um, trunk=1749.445um, leaf=17493.316um, total=19242.761um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=5 avg=0.065ns sd=0.010ns min=0.047ns max=0.074ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.081ns sd=0.007ns min=0.060ns max=0.088ns {1 <= 0.060ns, 14 <= 0.080ns, 33 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX20LVT: 4 CLKBUFX16LVT: 13 CLKBUFX12LVT: 34 CLKBUFX6LVT: 1 
        Clock network insertion delays are now [0.276ns, 0.291ns] average 0.282ns std.dev 0.003ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: Info: CCOpt is analyzing the delay of a net driven by CLKBUFX6LVT/Y using a timing arc from cell BUFX2LVT
        ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
          cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
          wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
        Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.3 real=0:00:01.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
          cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
          wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:02.5 real=0:00:02.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
    cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
    sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
    wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
  Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
          cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
          wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.2 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.287, avg=0.282, sd=0.003], skew [0.010 vs 0.076], 100% {0.277, 0.287} (wid=0.010 ws=0.006) (gid=0.280 gs=0.009)
    Clock network insertion delays are now [0.277ns, 0.287ns] average 0.282ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:03.7 real=0:00:03.7)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=14956 and nets=15026 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1110.391M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats After congestion update:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
    cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
    sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
    wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
  Skew group summary After congestion update:
    skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
  Clock network insertion delays are now [0.279ns, 0.289ns] average 0.284ns std.dev 0.002ns
  Merging balancing drivers for power...
    Tried: 54 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.279ns, 0.289ns] average 0.284ns std.dev 0.002ns
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.287 -> 0.289}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=277.362um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=277.362um^2
      cell capacitance : b=0.072pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.072pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1753.590um, leaf=17487.686um, total=19241.276um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=5 avg=0.064ns sd=0.010ns min=0.047ns max=0.072ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.004ns min=0.070ns max=0.089ns {0 <= 0.060ns, 3 <= 0.080ns, 45 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20LVT: 3 CLKBUFX16LVT: 2 CLKBUFX12LVT: 46 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
    Skew group summary after 'Improving clock skew':
      skew_group clk/constraint_basic: insertion delay [min=0.279, max=0.289, avg=0.284, sd=0.002], skew [0.010 vs 0.076], 100% {0.279, 0.289} (wid=0.010 ws=0.006) (gid=0.282 gs=0.009)
    Clock network insertion delays are now [0.279ns, 0.289ns] average 0.284ns std.dev 0.002ns
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.287 -> 0.289}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=1.174pF fall=1.036pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.173pF fall=1.035pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.206um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.206um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1746.530um, leaf=17487.781um, total=19234.311um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=5 avg=0.067ns sd=0.011ns min=0.047ns max=0.076ns {1 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX6LVT: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.291, avg=0.286, sd=0.002], skew [0.009 vs 0.076], 100% {0.282, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.005)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/constraint_basic: insertion delay [min=0.282, max=0.291, avg=0.286, sd=0.002], skew [0.009 vs 0.076], 100% {0.282, 0.291} (wid=0.010 ws=0.006) (gid=0.282 gs=0.005)
    Clock network insertion delays are now [0.282ns, 0.291ns] average 0.286ns std.dev 0.002ns
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/constraint_basic,WC: 0.287 -> 0.291}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 111 succeeded with high effort: 111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.9 real=0:00:01.9)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.344pF, total=1.462pF
      wire lengths     : top=0.000um, trunk=1747.735um, leaf=17487.781um, total=19235.516um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.017ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.089ns {0 <= 0.060ns, 1 <= 0.080ns, 47 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.286, avg=0.281, sd=0.002], skew [0.009 vs 0.076], 100% {0.277, 0.286} (wid=0.011 ws=0.006) (gid=0.277 gs=0.005)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/constraint_basic: insertion delay [min=0.277, max=0.286, avg=0.281, sd=0.002], skew [0.009 vs 0.076], 100% {0.277, 0.286} (wid=0.011 ws=0.006) (gid=0.277 gs=0.005)
    Clock network insertion delays are now [0.277ns, 0.286ns] average 0.281ns std.dev 0.002ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:01.0 real=0:00:01.0)
  Total capacitance is (rise=2.635pF fall=2.497pF), of which (rise=1.462pF fall=1.462pF) is wire, and (rise=1.173pF fall=1.035pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.7 real=0:00:04.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:04:35 mem=1152.6M) ***
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1152.6MB
Summary Report:
Instances move: 0 (out of 14956 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1152.6MB
*** Finished refinePlace (0:04:35 mem=1152.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4763 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:12.7 real=0:00:12.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=53, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=3, trialRouted=14970, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
(ccopt eGR): Start to route 53 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 19332 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=19332 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15023  numIgnoredNets=14970
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.848339e+04um
[NR-eGR] 
[NR-eGR] Move 30 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 30 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.048914e+04um
[NR-eGR] 
[NR-eGR] Move 10 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.028100e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64122
[NR-eGR] Metal2  (2V) length: 1.084878e+05um, number of vias: 96828
[NR-eGR] Metal3  (3H) length: 1.310686e+05um, number of vias: 7140
[NR-eGR] Metal4  (4V) length: 4.098828e+04um, number of vias: 1369
[NR-eGR] Metal5  (5H) length: 1.487206e+04um, number of vias: 24
[NR-eGR] Metal6  (6V) length: 7.352200e+02um, number of vias: 0
[NR-eGR] Total length: 2.961520e+05um, number of vias: 169483
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.930294e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4815
[NR-eGR] Metal2  (2V) length: 5.280570e+03um, number of vias: 5810
[NR-eGR] Metal3  (3H) length: 9.111595e+03um, number of vias: 2162
[NR-eGR] Metal4  (4V) length: 4.740460e+03um, number of vias: 18
[NR-eGR] Metal5  (5H) length: 1.703100e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.930293e+04um, number of vias: 12805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.930293e+04um, number of vias: 12805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1107.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.38 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
Set FIXED routing status on 53 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=3, trialRouted=14970, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=14956 and nets=15026 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1107.336M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_corner:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
        Reset bufferability constraints done. (took cpu=0:00:00.8 real=0:00:00.8)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.362pF, total=1.480pF
          wire lengths     : top=0.000um, trunk=1768.020um, leaf=17534.915um, total=19302.935um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Skew group summary eGRPC initial state:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Clock network insertion delays are now [0.278ns, 0.286ns] average 0.282ns std.dev 0.002ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.362pF, total=1.480pF
          wire lengths     : top=0.000um, trunk=1768.020um, leaf=17534.915um, total=19302.935um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Clock network insertion delays are now [0.278ns, 0.286ns] average 0.282ns std.dev 0.002ns
        Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 965 long paths. The largest offset applied was 0.002ns.
          
          
          Skew Group Offsets:
          
          --------------------------------------------------------------------------------------------------
          Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          --------------------------------------------------------------------------------------------------
          clk/constraint_basic    4711       965       20.484%      0.002ns       0.286ns         0.284ns
          --------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        59
            0.000      and above     906
          -------------------------------
          
          Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% Info: CCOpt is analyzing the delay of a net driven by CLKBUFX8LVT/Y using a timing arc from cell CLKBUFX6LVT
        ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 47, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.362pF, total=1.480pF
          wire lengths     : top=0.000um, trunk=1768.020um, leaf=17534.915um, total=19302.935um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Skew group summary eGRPC after downsizing:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Clock network insertion delays are now [0.278ns, 0.286ns] average 0.282ns std.dev 0.002ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.362pF, total=1.480pF
          wire lengths     : top=0.000um, trunk=1768.020um, leaf=17534.915um, total=19302.935um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Clock network insertion delays are now [0.278ns, 0.286ns] average 0.282ns std.dev 0.002ns
        Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Analysising clock tree DRVs: Rebuilding timing graph...
        Rebuilding timing graph done.
        Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 5 insts, 10 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
          cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
          cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
          sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.118pF, leaf=1.362pF, total=1.480pF
          wire lengths     : top=0.000um, trunk=1768.020um, leaf=17534.915um, total=19302.935um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=48 avg=0.086ns sd=0.002ns min=0.080ns max=0.090ns {0 <= 0.060ns, 0 <= 0.080ns, 47 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
        Primary reporting skew group before routing clock trees:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Skew group summary before routing clock trees:
          skew_group clk/constraint_basic: insertion delay [min=0.278, max=0.286, avg=0.282, sd=0.002], skew [0.008 vs 0.076], 100% {0.278, 0.286} (wid=0.010 ws=0.005) (gid=0.279 gs=0.007)
        Clock network insertion delays are now [0.278ns, 0.286ns] average 0.282ns std.dev 0.002ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:39 mem=1149.5M) ***
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Move report: Detail placement moves 8 insts, mean move: 1.42 um, max move: 2.60 um
	Max move on inst (U9223): (162.40, 151.81) --> (165.00, 151.81)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1149.5MB
Summary Report:
Instances move: 8 (out of 14956 movable)
Instances flipped: 0
Mean displacement: 1.42 um
Max displacement: 2.60 um (Instance: U9223) (162.4, 151.81) -> (165, 151.81)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XLLVT
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1149.5MB
*** Finished refinePlace (0:04:40 mem=1149.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 4763 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.7 real=0:00:04.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=3, trialRouted=14970, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 53 nets for routing of which 53 have one or more fixed wires.
(ccopt eGR): Start to route 53 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 19332 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=19332 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=15023  numIgnoredNets=14970
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 53 clock nets ( 53 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.848339e+04um
[NR-eGR] 
[NR-eGR] Move 30 nets to layer range [3, 6]
[NR-eGR] Layer group 2: route 30 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.048914e+04um
[NR-eGR] 
[NR-eGR] Move 10 nets to layer range [2, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.028100e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64122
[NR-eGR] Metal2  (2V) length: 1.084878e+05um, number of vias: 96828
[NR-eGR] Metal3  (3H) length: 1.310686e+05um, number of vias: 7140
[NR-eGR] Metal4  (4V) length: 4.098828e+04um, number of vias: 1369
[NR-eGR] Metal5  (5H) length: 1.487206e+04um, number of vias: 24
[NR-eGR] Metal6  (6V) length: 7.352200e+02um, number of vias: 0
[NR-eGR] Total length: 2.961520e+05um, number of vias: 169483
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.930294e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 4815
[NR-eGR] Metal2  (2V) length: 5.280570e+03um, number of vias: 5810
[NR-eGR] Metal3  (3H) length: 9.111595e+03um, number of vias: 2162
[NR-eGR] Metal4  (4V) length: 4.740460e+03um, number of vias: 18
[NR-eGR] Metal5  (5H) length: 1.703100e+02um, number of vias: 0
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.930293e+04um, number of vias: 12805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.930293e+04um, number of vias: 12805
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1107.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.43 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_23707_vspace.ecdl.hut.fi_xzhong_F12tHi/.rgfAsdgEb
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 53 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 53 nets.
  Preferred NanoRoute mode settings: Current
-routeTopRoutingLayer 0
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/30 22:22:32, mem=911.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 30 22:22:32 2022
#
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Instruction[4] of net Instruction[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Instruction[3] of net Instruction[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Instruction[2] of net Instruction[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Instruction[1] of net Instruction[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/Instruction[0] of net Instruction[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[7] of net PC_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[6] of net PC_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[5] of net PC_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[4] of net PC_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[3] of net PC_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[2] of net PC_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[1] of net PC_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/PC_out[0] of net PC_out[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[7] of net A_out[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[6] of net A_out[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[5] of net A_out[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[4] of net A_out[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[3] of net A_out[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[2] of net A_out[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_out[1] of net A_out[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon May 30 22:22:33 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 15024 nets.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 967.98 (MB), peak = 1082.14 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Mon May 30 22:22:37 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 18.39 (MB)
#Total memory = 968.73 (MB)
#Peak memory = 1082.14 (MB)
#
#
#Start global routing on Mon May 30 22:22:37 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May 30 22:22:37 2022
#
#Start routing resource analysis on Mon May 30 22:22:37 2022
#
#Routing resource analysis is done on Mon May 30 22:22:38 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H        1760           0       13806    53.92%
#  Metal2         V        1687           0       13806     1.95%
#  Metal3         H        1760           0       13806     0.00%
#  Metal4         V        1687           0       13806     1.95%
#  Metal5         H        1760           0       13806     0.00%
#  Metal6         V        1687           0       13806     1.95%
#  --------------------------------------------------------------
#  Total                  10341       0.00%       82836     9.96%
#
#  53 nets (0.35%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon May 30 22:22:38 2022
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.47 (MB), peak = 1082.14 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.48 (MB), peak = 1082.14 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.85101
#Reroute: 0.95038
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 978.83 (MB), peak = 1082.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 979.79 (MB), peak = 1082.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of selected nets for routing = 53.
#Total number of unselected nets (but routable) for routing = 14970 (skipped).
#Total number of nets in the design = 15026.
#
#14970 skipped nets do not have any wires.
#53 routable nets have only global wires.
#53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53               0  
#------------------------------------------------
#        Total                 53               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 53           14970  
#------------------------------------------------
#        Total                 53           14970  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 18371 um.
#Total half perimeter of net bounding box = 5192 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 4668 um.
#Total wire length on LAYER Metal3 = 8809 um.
#Total wire length on LAYER Metal4 = 4728 um.
#Total wire length on LAYER Metal5 = 165 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10128
#Up-Via Summary (total 10128):
#           
#-----------------------
# Metal1           4815
# Metal2           3647
# Metal3           1657
# Metal4              9
#-----------------------
#                 10128 
#
#Total number of involved priority nets 53
#Maximum src to sink distance for priority net 222.3
#Average of max src_to_sink distance for priority net 80.4
#Average of ave src_to_sink distance for priority net 44.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.82 (MB)
#Total memory = 980.56 (MB)
#Peak memory = 1082.14 (MB)
#
#Finished global routing on Mon May 30 22:22:41 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.27 (MB), peak = 1082.14 (MB)
#Start Track Assignment.
#Done with 2506 horizontal wires in 1 hboxes and 2832 vertical wires in 1 hboxes.
#Done with 2463 horizontal wires in 1 hboxes and 2767 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 20101 um.
#Total half perimeter of net bounding box = 5192 um.
#Total wire length on LAYER Metal1 = 1709 um.
#Total wire length on LAYER Metal2 = 4580 um.
#Total wire length on LAYER Metal3 = 8735 um.
#Total wire length on LAYER Metal4 = 4910 um.
#Total wire length on LAYER Metal5 = 167 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 10128
#Up-Via Summary (total 10128):
#           
#-----------------------
# Metal1           4815
# Metal2           3647
# Metal3           1657
# Metal4              9
#-----------------------
#                 10128 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 983.47 (MB), peak = 1082.14 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 33.23 (MB)
#Total memory = 983.52 (MB)
#Peak memory = 1082.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 80.3% required routing.
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:33, memory = 1011.00 (MB), peak = 1082.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 53
#Total wire length = 19336 um.
#Total half perimeter of net bounding box = 5192 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 410 um.
#Total wire length on LAYER Metal3 = 9726 um.
#Total wire length on LAYER Metal4 = 9032 um.
#Total wire length on LAYER Metal5 = 168 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 15022
#Up-Via Summary (total 15022):
#           
#-----------------------
# Metal1           4816
# Metal2           4817
# Metal3           5380
# Metal4              9
#-----------------------
#                 15022 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -1.04 (MB)
#Total memory = 982.48 (MB)
#Peak memory = 1082.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -1.04 (MB)
#Total memory = 982.48 (MB)
#Peak memory = 1082.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = 70.34 (MB)
#Total memory = 981.89 (MB)
#Peak memory = 1082.14 (MB)
#Number of warnings = 38
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 30 22:23:15 2022
#
% End globalDetailRoute (date=05/30 22:23:15, total cpu=0:00:43.0, real=0:00:43.0, peak res=1005.9M, current mem=982.0M)
        NanoRoute done. (took cpu=0:00:43.1 real=0:00:43.0)
      Clock detailed routing done.
Checking guided vs. routed lengths for 53 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           8
        50.000     100.000          40
       100.000     150.000           1
       150.000     200.000           1
       200.000     250.000           3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          26
        0.000      2.000           9
        2.000      4.000          11
        4.000      6.000           3
        6.000      8.000           1
        8.000     10.000           0
       10.000     12.000           2
       12.000     14.000           0
       14.000     16.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_13 (96 terminals)
    Guided length:  max path =    40.170um, total =   340.858um
    Routed length:  max path =    46.000um, total =   369.580um
    Deviation:      max path =    14.513%,  total =     8.426%

    Net CTS_51 (101 terminals)
    Guided length:  max path =    82.060um, total =   335.870um
    Routed length:  max path =    80.500um, total =   376.725um
    Deviation:      max path =    -1.901%,  total =    12.164%

    Net CTS_42 (101 terminals)
    Guided length:  max path =    72.690um, total =   364.889um
    Routed length:  max path =    80.890um, total =   386.175um
    Deviation:      max path =    11.281%,  total =     5.834%

    Net CTS_44 (100 terminals)
    Guided length:  max path =    66.270um, total =   368.748um
    Routed length:  max path =    73.560um, total =   385.100um
    Deviation:      max path =    11.000%,  total =     4.434%

    Net CTS_9 (98 terminals)
    Guided length:  max path =    70.020um, total =   345.089um
    Routed length:  max path =    71.460um, total =   377.600um
    Deviation:      max path =     2.057%,  total =     9.421%

    Net CTS_46 (99 terminals)
    Guided length:  max path =    63.650um, total =   360.622um
    Routed length:  max path =    64.840um, total =   394.400um
    Deviation:      max path =     1.870%,  total =     9.367%

    Net CTS_28 (98 terminals)
    Guided length:  max path =    68.210um, total =   355.999um
    Routed length:  max path =    60.700um, total =   389.335um
    Deviation:      max path =   -11.010%,  total =     9.364%

    Net CTS_15 (101 terminals)
    Guided length:  max path =    67.350um, total =   336.955um
    Routed length:  max path =    64.930um, total =   368.425um
    Deviation:      max path =    -3.593%,  total =     9.340%

    Net CTS_10 (101 terminals)
    Guided length:  max path =    70.810um, total =   361.200um
    Routed length:  max path =    69.880um, total =   394.785um
    Deviation:      max path =    -1.313%,  total =     9.298%

    Net CTS_2 (101 terminals)
    Guided length:  max path =    69.540um, total =   343.920um
    Routed length:  max path =    67.920um, total =   375.610um
    Deviation:      max path =    -2.330%,  total =     9.214%

Set FIXED routing status on 53 net(s)
Set FIXED placed status on 52 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=14973, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15994
[NR-eGR] Read numTotalNets=15023  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 14970 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14970 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.628407e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1168.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64123
[NR-eGR] Metal2  (2V) length: 1.025645e+05um, number of vias: 94919
[NR-eGR] Metal3  (3H) length: 1.233770e+05um, number of vias: 11109
[NR-eGR] Metal4  (4V) length: 4.218626e+04um, number of vias: 2551
[NR-eGR] Metal5  (5H) length: 2.326642e+04um, number of vias: 168
[NR-eGR] Metal6  (6V) length: 4.636740e+03um, number of vias: 0
[NR-eGR] Total length: 2.960309e+05um, number of vias: 172870
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.46 seconds, mem = 1179.3M
End of congRepair (cpu=0:00:00.7, real=0:00:01.0)
    Congestion Repair done. (took cpu=0:00:00.8 real=0:00:00.8)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=3, trialRouted=14970, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:44.7 real=0:00:44.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'microcontroller_interface_8_8' of instances=14956 and nets=15026 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1179.285M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after routing clock trees:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
    wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
  Primary reporting skew group after routing clock trees:
    skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
  Skew group summary after routing clock trees:
    skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
  Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
  CCOpt::Phase::Routing done. (took cpu=0:00:45.9 real=0:00:45.8)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
      wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.4 real=0:00:00.4)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 53, tested: 53, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
      wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
    Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 53, nets tested: 53, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
      wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
      cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
      cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
      sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
      wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
    Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        53 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=53, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 14973 (unrouted=3, trialRouted=14970, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_corner:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.8)
  Clock DAG stats after post-conditioning:
    cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
    cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
    cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
    sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
    wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
  Primary reporting skew group after post-conditioning:
    skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
  Skew group summary after post-conditioning:
    skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
  Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:02.3 real=0:00:02.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        52      271.890       0.070
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            52      271.890       0.070
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1766.320
  Leaf      17569.190
  Total     19335.510
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.070    0.116    0.187
  Leaf     1.102    1.323    2.425
  Total    1.173    1.439    2.612
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  4711     1.102     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       5       0.062       0.016      0.035    0.076    {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}          -
  Leaf        0.100      48       0.085       0.002      0.079    0.089    {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------------
  Name            Type      Inst     Inst Area 
                            Count    (um^2)
  ---------------------------------------------
  CLKBUFX20LVT    buffer      1         8.208
  CLKBUFX16LVT    buffer      2        13.680
  CLKBUFX12LVT    buffer     48       246.240
  CLKBUFX8LVT     buffer      1         3.762
  ---------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    clk/constraint_basic    0.276     0.285     0.009       0.076         0.006           0.003           0.280        0.002     100% {0.276, 0.285}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner               Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_corner:setup.late    clk/constraint_basic    0.276     0.285     0.009       0.076         0.006           0.003           0.280        0.002     100% {0.276, 0.285}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1254.87)
Total number of fetched objects 19692
Total number of fetched objects 19692
End delay calculation. (MEM=1309.44 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1309.44 CPU=0:00:04.0 REAL=0:00:04.0)
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.107884
	 Executing: set_clock_latency -source -early -min -rise -0.107884 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.107884
	 Executing: set_clock_latency -source -late -min -rise -0.107884 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.104151
	 Executing: set_clock_latency -source -early -min -fall -0.104151 [get_pins clk]
	Clock: clk, View: hold_view, Ideal Latency: 0, Propagated Latency: 0.104151
	 Executing: set_clock_latency -source -late -min -fall -0.104151 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.300742
	 Executing: set_clock_latency -source -early -max -rise -0.300742 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.300742
	 Executing: set_clock_latency -source -late -max -rise -0.300742 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.305928
	 Executing: set_clock_latency -source -early -max -fall -0.305928 [get_pins clk]
	Clock: clk, View: setup_view, Ideal Latency: 0, Propagated Latency: 0.305928
	 Executing: set_clock_latency -source -late -max -fall -0.305928 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.9 real=0:00:05.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=52, i=0, icg=0, nicg=0, l=0, total=52
  cell areas       : b=271.890um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=271.890um^2
  cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
  sink capacitance : count=4711, total=1.102pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.116pF, leaf=1.323pF, total=1.439pF
  wire lengths     : top=0.000um, trunk=1766.320um, leaf=17569.190um, total=19335.510um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=5 avg=0.062ns sd=0.016ns min=0.035ns max=0.076ns {2 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=48 avg=0.085ns sd=0.002ns min=0.079ns max=0.089ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20LVT: 1 CLKBUFX16LVT: 2 CLKBUFX12LVT: 48 CLKBUFX8LVT: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
Skew group summary after update timingGraph:
  skew_group clk/constraint_basic: insertion delay [min=0.276, max=0.285, avg=0.280, sd=0.002], skew [0.009 vs 0.076], 100% {0.276, 0.285} (wid=0.010 ws=0.006) (gid=0.276 gs=0.006)
Clock network insertion delays are now [0.276ns, 0.285ns] average 0.280ns std.dev 0.002ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:06.2 real=0:00:06.2)
Runtime done. (took cpu=0:01:38 real=0:01:38)
Runtime Summary
===============
Clock Runtime:  (43%) Core CTS          42.12 (Init 6.13, Construction 16.00, Implementation 12.32, eGRPC 3.50, PostConditioning 2.32, Other 1.86)
Clock Runtime:  (48%) CTS services      46.47 (RefinePlace 1.90, EarlyGlobalClock 0.98, NanoRoute 42.99, ExtractRC 0.60)
Clock Runtime:   (8%) Other CTS          7.76 (Init 1.01, CongRepair 0.80, TimingUpdate 5.93, Other 0.01)
Clock Runtime: (100%) Total             96.35

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPOPT-576):	29 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Instruction[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 991.4M, totSessionCpu=0:05:36 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1196.1M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1292.53)
Total number of fetched objects 19692
End delay calculation. (MEM=1308.93 CPU=0:00:03.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1308.93 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:05:44 mem=1308.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.775  |  6.549  |  4.775  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.072%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1052.8M, totSessionCpu=0:05:44 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1252.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.2M) ***
*** Starting optimizing excluded clock nets MEM= 1252.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.2M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX2LVT BUFX2LVT CLKBUFX3LVT BUFX3LVT CLKBUFX4LVT BUFX4LVT CLKBUFX6LVT CLKBUFX8LVT CLKBUFX12LVT BUFX12LVT CLKBUFX16LVT CLKBUFX20LVT BUFX20LVT 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.048  TNS Slack 0.000 Density 59.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.07%|        -|   0.048|   0.000|   0:00:00.0| 1301.3M|
|    59.07%|        0|   0.048|   0.000|   0:00:01.0| 1320.4M|
|    59.07%|        0|   0.048|   0.000|   0:00:00.0| 1320.4M|
|    59.06%|        5|   0.048|   0.000|   0:00:01.0| 1339.5M|
|    59.06%|        0|   0.048|   0.000|   0:00:00.0| 1339.5M|
|    59.05%|       52|   0.048|   0.000|   0:00:02.0| 1339.5M|
|    59.05%|        0|   0.048|   0.000|   0:00:00.0| 1339.5M|
|    59.05%|        0|   0.048|   0.000|   0:00:00.0| 1339.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.048  TNS Slack 0.000 Density 59.05
** Finished Core Area Reclaim Optimization (cpu = 0:00:06.0) (real = 0:00:06.0) **
*** Starting refinePlace (0:05:53 mem=1339.5M) ***
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.512e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1339.5MB
Summary Report:
Instances move: 0 (out of 14899 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.512e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1339.5MB
*** Finished refinePlace (0:05:54 mem=1339.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1339.5M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1339.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1258.25M, totSessionCpu=0:05:54).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15994
[NR-eGR] Read numTotalNets=15018  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 14965 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14965 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.628424e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 64113
[NR-eGR] Metal2  (2V) length: 1.027105e+05um, number of vias: 94944
[NR-eGR] Metal3  (3H) length: 1.234802e+05um, number of vias: 11105
[NR-eGR] Metal4  (4V) length: 4.175579e+04um, number of vias: 2542
[NR-eGR] Metal5  (5H) length: 2.316869e+04um, number of vias: 167
[NR-eGR] Metal6  (6V) length: 4.911495e+03um, number of vias: 0
[NR-eGR] Total length: 2.960266e+05um, number of vias: 172871
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1231.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.86 seconds
Extraction called for design 'microcontroller_interface_8_8' of instances=14951 and nets=15021 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1228.801M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1237.88)
Total number of fetched objects 19687
End delay calculation. (MEM=1301.97 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1301.97 CPU=0:00:05.4 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|    27|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.78|     0.00|       0|       0|       0|  59.05|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.78|     0.00|       4|       0|       7|  59.06| 0:00:01.0|  1321.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.78|     0.00|       0|       0|       0|  59.06| 0:00:00.0|  1321.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1321.1M) ***

*** Starting refinePlace (0:06:07 mem=1337.1M) ***
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1337.1MB
Summary Report:
Instances move: 0 (out of 14903 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.255e+05 (1.129e+05 1.126e+05) (ext = 1.502e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1337.1MB
*** Finished refinePlace (0:06:07 mem=1337.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1337.1M) ***

*** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1337.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.087%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'microcontroller_interface_8_8' of instances=14955 and nets=15025 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design microcontroller_interface_8_8.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1236.340M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15994
[NR-eGR] Read numTotalNets=15022  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14969 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14969 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.628612e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1241.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1241.28)
Total number of fetched objects 19691
End delay calculation. (MEM=1305.37 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1305.37 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:06:14 mem=1305.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1057.6M, totSessionCpu=0:06:14 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.782  |  6.551  |  4.782  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1057.7M, totSessionCpu=0:06:16 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          29  %s : Net has unplaced terms or is connec...
*** Message Summary: 31 warning(s), 0 error(s)

#% End ccopt_design (date=05/30 22:24:08, total cpu=0:02:19, real=0:02:20, peak res=1057.7M, current mem=1057.7M)
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
<CMD> optDesign -postCTS -hold
**WARN: (IMPOPT-576):	29 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Instruction[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Instruction[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	PC_out[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_out[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1006.6M, totSessionCpu=0:06:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1215.9M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:18 mem=1215.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19691
End delay calculation. (MEM=0 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:05.0 mem=0.0M)

Active hold views:
 hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:00:05.0 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.0 real=0:00:07.0 totSessionCpu=0:00:06.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:06.0/0:00:07.0 (0.9), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:07.7 real=0:00:09.0 totSessionCpu=0:06:26 mem=1215.9M ***
Restoring Auto Hold Views:  hold_view
Restoring Active Hold Views:  hold_view 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 44.2 ps, libStdDelay = 23.9 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: setup_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_view
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.782  |  6.551  |  4.782  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1007.7M, totSessionCpu=0:06:28 **
*info: Run optDesign holdfix with 1 thread.
Info: 53 nets with fixed/cover wires excluded.
Info: 53 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1259.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 6
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 3580 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=3580 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 53  Num Prerouted Wires = 15994
[NR-eGR] Read numTotalNets=15022  numIgnoredNets=53
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14969 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 14969 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.628612e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3  (3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1268.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.45 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1056.3M, totSessionCpu=0:06:29 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: microcontroller_interface_8_8
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for fast_libs libraries using the default operating condition of each library.
Total number of fetched objects 19691
End delay calculation. (MEM=0 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:04.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:00:10.9 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:06.4/0:00:07.0 (0.9), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_view 
Hold  views included:
 hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.782  |  6.551  |  4.782  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  9357   |  4711   |  8323   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.064%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:21, mem = 1056.3M, totSessionCpu=0:06:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> ctd_win -id ctd_window
Clock tree timing engine global stage delay update for slow_corner:setup.late...
Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
<CMD_INTERNAL> selectObject IO_Pin clk
<CMD> selectInst CTS_ccl_buf_00158
<CMD_INTERNAL> selectObject Net clk
<CMD> selectInst CTS_ccl_a_buf_00152
<CMD> selectInst CTS_ccl_a_buf_00154
<CMD> selectInst CTS_ccl_a_buf_00050
<CMD> selectInst CTS_ccl_a_buf_00056
<CMD> selectInst CTS_ccl_a_buf_00058
<CMD> selectInst CTS_ccl_a_buf_00072
<CMD> selectInst CTS_ccl_a_buf_00086
<CMD> selectInst CTS_ccl_a_buf_00088
<CMD> selectInst CTS_ccl_a_buf_00096
<CMD> selectInst CTS_ccl_a_buf_00100
<CMD> selectInst CTS_ccl_a_buf_00102
<CMD> selectInst CTS_ccl_a_buf_00110
<CMD> selectInst CTS_ccl_a_buf_00118
<CMD> selectInst CTS_ccl_a_buf_00128
<CMD> selectInst CTS_ccl_a_buf_00130
<CMD> selectInst CTS_ccl_a_buf_00132
<CMD> selectInst CTS_ccl_a_buf_00136
<CMD> selectInst CTS_ccl_a_buf_00140
<CMD_INTERNAL> selectObject Net CTS_14
<CMD> selectInst DUT2_instruction_array_reg_135__0_
<CMD> selectInst DUT2_instruction_array_reg_135__10_
<CMD> selectInst DUT2_instruction_array_reg_135__11_
<CMD> selectInst DUT2_instruction_array_reg_135__12_
<CMD> selectInst DUT2_instruction_array_reg_135__13_
<CMD> selectInst DUT2_instruction_array_reg_135__1_
<CMD> selectInst DUT2_instruction_array_reg_135__2_
<CMD> selectInst DUT2_instruction_array_reg_135__3_
<CMD> selectInst DUT2_instruction_array_reg_135__5_
<CMD> selectInst DUT2_instruction_array_reg_135__6_
<CMD> selectInst DUT2_instruction_array_reg_135__7_
<CMD> selectInst DUT2_instruction_array_reg_135__8_
<CMD> selectInst DUT2_instruction_array_reg_135__9_
<CMD> selectInst DUT2_instruction_array_reg_143__10_
<CMD> selectInst DUT2_instruction_array_reg_143__11_
<CMD> selectInst DUT2_instruction_array_reg_143__12_
<CMD> selectInst DUT2_instruction_array_reg_143__13_
<CMD> selectInst DUT2_instruction_array_reg_143__1_
<CMD> selectInst DUT2_instruction_array_reg_143__2_
<CMD> selectInst DUT2_instruction_array_reg_143__3_
<CMD> selectInst DUT2_instruction_array_reg_143__5_
<CMD> selectInst DUT2_instruction_array_reg_143__6_
<CMD> selectInst DUT2_instruction_array_reg_143__7_
<CMD> selectInst DUT2_instruction_array_reg_145__1_
<CMD> selectInst DUT2_instruction_array_reg_145__3_
<CMD> selectInst DUT2_instruction_array_reg_145__5_
<CMD> selectInst DUT2_instruction_array_reg_145__9_
<CMD> selectInst DUT2_instruction_array_reg_151__0_
<CMD> selectInst DUT2_instruction_array_reg_151__11_
<CMD> selectInst DUT2_instruction_array_reg_151__12_
<CMD> selectInst DUT2_instruction_array_reg_151__1_
<CMD> selectInst DUT2_instruction_array_reg_151__2_
<CMD> selectInst DUT2_instruction_array_reg_151__3_
<CMD> selectInst DUT2_instruction_array_reg_151__4_
<CMD> selectInst DUT2_instruction_array_reg_151__5_
<CMD> selectInst DUT2_instruction_array_reg_151__6_
<CMD> selectInst DUT2_instruction_array_reg_151__7_
<CMD> selectInst DUT2_instruction_array_reg_151__8_
<CMD> selectInst DUT2_instruction_array_reg_151__9_
<CMD> selectInst DUT2_instruction_array_reg_159__0_
<CMD> selectInst DUT2_instruction_array_reg_159__10_
<CMD> selectInst DUT2_instruction_array_reg_159__11_
<CMD> selectInst DUT2_instruction_array_reg_159__12_
<CMD> selectInst DUT2_instruction_array_reg_159__13_
<CMD> selectInst DUT2_instruction_array_reg_159__1_
<CMD> selectInst DUT2_instruction_array_reg_159__2_
<CMD> selectInst DUT2_instruction_array_reg_159__3_
<CMD> selectInst DUT2_instruction_array_reg_159__4_
<CMD> selectInst DUT2_instruction_array_reg_159__5_
<CMD> selectInst DUT2_instruction_array_reg_159__6_
<CMD> selectInst DUT2_instruction_array_reg_159__7_
<CMD> selectInst DUT2_instruction_array_reg_159__8_
<CMD> selectInst DUT2_instruction_array_reg_159__9_
<CMD> selectInst DUT2_instruction_array_reg_161__13_
<CMD> selectInst DUT2_instruction_array_reg_167__10_
<CMD> selectInst DUT2_instruction_array_reg_167__11_
<CMD> selectInst DUT2_instruction_array_reg_167__12_
<CMD> selectInst DUT2_instruction_array_reg_167__13_
<CMD> selectInst DUT2_instruction_array_reg_167__1_
<CMD> selectInst DUT2_instruction_array_reg_167__3_
<CMD> selectInst DUT2_instruction_array_reg_167__5_
<CMD> selectInst DUT2_instruction_array_reg_167__6_
<CMD> selectInst DUT2_instruction_array_reg_167__7_
<CMD> selectInst DUT2_instruction_array_reg_167__8_
<CMD> selectInst DUT2_instruction_array_reg_167__9_
<CMD> selectInst DUT2_instruction_array_reg_175__12_
<CMD> selectInst DUT2_instruction_array_reg_175__1_
<CMD> selectInst DUT2_instruction_array_reg_175__8_
<CMD> selectInst DUT2_instruction_array_reg_177__10_
<CMD> selectInst DUT2_instruction_array_reg_177__1_
<CMD> selectInst DUT2_instruction_array_reg_177__3_
<CMD> selectInst DUT2_instruction_array_reg_177__9_
<CMD> selectInst DUT2_instruction_array_reg_179__2_
<CMD> selectInst DUT2_instruction_array_reg_183__0_
<CMD> selectInst DUT2_instruction_array_reg_183__11_
<CMD> selectInst DUT2_instruction_array_reg_183__12_
<CMD> selectInst DUT2_instruction_array_reg_183__13_
<CMD> selectInst DUT2_instruction_array_reg_183__1_
<CMD> selectInst DUT2_instruction_array_reg_183__2_
<CMD> selectInst DUT2_instruction_array_reg_183__3_
<CMD> selectInst DUT2_instruction_array_reg_183__4_
<CMD> selectInst DUT2_instruction_array_reg_183__5_
<CMD> selectInst DUT2_instruction_array_reg_183__6_
<CMD> selectInst DUT2_instruction_array_reg_183__7_
<CMD> selectInst DUT2_instruction_array_reg_183__8_
<CMD> selectInst DUT2_instruction_array_reg_191__0_
<CMD> selectInst DUT2_instruction_array_reg_191__11_
<CMD> selectInst DUT2_instruction_array_reg_191__12_
<CMD> selectInst DUT2_instruction_array_reg_191__13_
<CMD> selectInst DUT2_instruction_array_reg_191__1_
<CMD> selectInst DUT2_instruction_array_reg_191__2_
<CMD> selectInst DUT2_instruction_array_reg_191__3_
<CMD> selectInst DUT2_instruction_array_reg_191__4_
<CMD> selectInst DUT2_instruction_array_reg_191__5_
<CMD> selectInst DUT2_instruction_array_reg_191__6_
<CMD> selectInst DUT2_instruction_array_reg_191__7_
<CMD> selectInst DUT2_instruction_array_reg_191__9_
<CMD> selectInst DUT2_instruction_array_reg_215__2_
<CMD> selectInst DUT2_instruction_array_reg_247__9_
<CMD_INTERNAL> selectObject Net CTS_15
<CMD> selectInst DUT2_instruction_array_reg_199__10_
<CMD> selectInst DUT2_instruction_array_reg_199__11_
<CMD> selectInst DUT2_instruction_array_reg_199__12_
<CMD> selectInst DUT2_instruction_array_reg_199__13_
<CMD> selectInst DUT2_instruction_array_reg_199__1_
<CMD> selectInst DUT2_instruction_array_reg_199__3_
<CMD> selectInst DUT2_instruction_array_reg_199__4_
<CMD> selectInst DUT2_instruction_array_reg_199__5_
<CMD> selectInst DUT2_instruction_array_reg_199__6_
<CMD> selectInst DUT2_instruction_array_reg_199__7_
<CMD> selectInst DUT2_instruction_array_reg_199__8_
<CMD> selectInst DUT2_instruction_array_reg_207__10_
<CMD> selectInst DUT2_instruction_array_reg_207__11_
<CMD> selectInst DUT2_instruction_array_reg_207__12_
<CMD> selectInst DUT2_instruction_array_reg_207__13_
<CMD> selectInst DUT2_instruction_array_reg_207__1_
<CMD> selectInst DUT2_instruction_array_reg_207__3_
<CMD> selectInst DUT2_instruction_array_reg_207__4_
<CMD> selectInst DUT2_instruction_array_reg_207__5_
<CMD> selectInst DUT2_instruction_array_reg_207__6_
<CMD> selectInst DUT2_instruction_array_reg_207__7_
<CMD> selectInst DUT2_instruction_array_reg_207__8_
<CMD> selectInst DUT2_instruction_array_reg_207__9_
<CMD> selectInst DUT2_instruction_array_reg_213__10_
<CMD> selectInst DUT2_instruction_array_reg_213__4_
<CMD> selectInst DUT2_instruction_array_reg_215__10_
<CMD> selectInst DUT2_instruction_array_reg_215__11_
<CMD> selectInst DUT2_instruction_array_reg_215__12_
<CMD> selectInst DUT2_instruction_array_reg_215__13_
<CMD> selectInst DUT2_instruction_array_reg_215__1_
<CMD> selectInst DUT2_instruction_array_reg_215__3_
<CMD> selectInst DUT2_instruction_array_reg_215__4_
<CMD> selectInst DUT2_instruction_array_reg_215__5_
<CMD> selectInst DUT2_instruction_array_reg_215__6_
<CMD> selectInst DUT2_instruction_array_reg_215__7_
<CMD> selectInst DUT2_instruction_array_reg_215__8_
<CMD> selectInst DUT2_instruction_array_reg_215__9_
<CMD> selectInst DUT2_instruction_array_reg_221__10_
<CMD> selectInst DUT2_instruction_array_reg_221__1_
<CMD> selectInst DUT2_instruction_array_reg_221__4_
<CMD> selectInst DUT2_instruction_array_reg_221__9_
<CMD> selectInst DUT2_instruction_array_reg_223__10_
<CMD> selectInst DUT2_instruction_array_reg_223__11_
<CMD> selectInst DUT2_instruction_array_reg_223__12_
<CMD> selectInst DUT2_instruction_array_reg_223__13_
<CMD> selectInst DUT2_instruction_array_reg_223__1_
<CMD> selectInst DUT2_instruction_array_reg_223__3_
<CMD> selectInst DUT2_instruction_array_reg_223__4_
<CMD> selectInst DUT2_instruction_array_reg_223__5_
<CMD> selectInst DUT2_instruction_array_reg_223__6_
<CMD> selectInst DUT2_instruction_array_reg_223__7_
<CMD> selectInst DUT2_instruction_array_reg_223__8_
<CMD> selectInst DUT2_instruction_array_reg_223__9_
<CMD> selectInst DUT2_instruction_array_reg_231__10_
<CMD> selectInst DUT2_instruction_array_reg_231__11_
<CMD> selectInst DUT2_instruction_array_reg_231__12_
<CMD> selectInst DUT2_instruction_array_reg_231__13_
<CMD> selectInst DUT2_instruction_array_reg_231__1_
<CMD> selectInst DUT2_instruction_array_reg_231__3_
<CMD> selectInst DUT2_instruction_array_reg_231__4_
<CMD> selectInst DUT2_instruction_array_reg_231__5_
<CMD> selectInst DUT2_instruction_array_reg_231__6_
<CMD> selectInst DUT2_instruction_array_reg_231__7_
<CMD> selectInst DUT2_instruction_array_reg_231__8_
<CMD> selectInst DUT2_instruction_array_reg_231__9_
<CMD> selectInst DUT2_instruction_array_reg_239__10_
<CMD> selectInst DUT2_instruction_array_reg_239__11_
<CMD> selectInst DUT2_instruction_array_reg_239__12_
<CMD> selectInst DUT2_instruction_array_reg_239__13_
<CMD> selectInst DUT2_instruction_array_reg_239__1_
<CMD> selectInst DUT2_instruction_array_reg_239__3_
<CMD> selectInst DUT2_instruction_array_reg_239__4_
<CMD> selectInst DUT2_instruction_array_reg_239__5_
<CMD> selectInst DUT2_instruction_array_reg_239__6_
<CMD> selectInst DUT2_instruction_array_reg_239__7_
<CMD> selectInst DUT2_instruction_array_reg_239__8_
<CMD> selectInst DUT2_instruction_array_reg_239__9_
<CMD> selectInst DUT2_instruction_array_reg_245__10_
<CMD> selectInst DUT2_instruction_array_reg_247__10_
<CMD> selectInst DUT2_instruction_array_reg_247__12_
<CMD> selectInst DUT2_instruction_array_reg_247__1_
<CMD> selectInst DUT2_instruction_array_reg_247__2_
<CMD> selectInst DUT2_instruction_array_reg_247__6_
<CMD> selectInst DUT2_instruction_array_reg_253__10_
<CMD> selectInst DUT2_instruction_array_reg_253__12_
<CMD> selectInst DUT2_instruction_array_reg_253__1_
<CMD> selectInst DUT2_instruction_array_reg_253__4_
<CMD> selectInst DUT2_instruction_array_reg_253__9_
<CMD> selectInst DUT2_instruction_array_reg_255__10_
<CMD> selectInst DUT2_instruction_array_reg_255__11_
<CMD> selectInst DUT2_instruction_array_reg_255__12_
<CMD> selectInst DUT2_instruction_array_reg_255__13_
<CMD> selectInst DUT2_instruction_array_reg_255__1_
<CMD> selectInst DUT2_instruction_array_reg_255__3_
<CMD> selectInst DUT2_instruction_array_reg_255__4_
<CMD> selectInst DUT2_instruction_array_reg_255__5_
<CMD> selectInst DUT2_instruction_array_reg_255__6_
<CMD> selectInst DUT2_instruction_array_reg_255__7_
<CMD> selectInst DUT2_instruction_array_reg_255__8_
<CMD> selectInst DUT2_instruction_array_reg_255__9_
<CMD_INTERNAL> selectObject Net CTS_16
<CMD> selectInst DUT2_instruction_array_reg_129__12_
<CMD> selectInst DUT2_instruction_array_reg_129__2_
<CMD> selectInst DUT2_instruction_array_reg_131__0_
<CMD> selectInst DUT2_instruction_array_reg_131__10_
<CMD> selectInst DUT2_instruction_array_reg_131__2_
<CMD> selectInst DUT2_instruction_array_reg_131__4_
<CMD> selectInst DUT2_instruction_array_reg_131__5_
<CMD> selectInst DUT2_instruction_array_reg_131__6_
<CMD> selectInst DUT2_instruction_array_reg_131__9_
<CMD> selectInst DUT2_instruction_array_reg_135__4_
<CMD> selectInst DUT2_instruction_array_reg_139__10_
<CMD> selectInst DUT2_instruction_array_reg_139__11_
<CMD> selectInst DUT2_instruction_array_reg_139__13_
<CMD> selectInst DUT2_instruction_array_reg_139__4_
<CMD> selectInst DUT2_instruction_array_reg_139__6_
<CMD> selectInst DUT2_instruction_array_reg_139__8_
<CMD> selectInst DUT2_instruction_array_reg_139__9_
<CMD> selectInst DUT2_instruction_array_reg_145__10_
<CMD> selectInst DUT2_instruction_array_reg_145__12_
<CMD> selectInst DUT2_instruction_array_reg_147__0_
<CMD> selectInst DUT2_instruction_array_reg_147__10_
<CMD> selectInst DUT2_instruction_array_reg_147__11_
<CMD> selectInst DUT2_instruction_array_reg_147__12_
<CMD> selectInst DUT2_instruction_array_reg_147__13_
<CMD> selectInst DUT2_instruction_array_reg_147__1_
<CMD> selectInst DUT2_instruction_array_reg_147__2_
<CMD> selectInst DUT2_instruction_array_reg_147__3_
<CMD> selectInst DUT2_instruction_array_reg_147__4_
<CMD> selectInst DUT2_instruction_array_reg_147__5_
<CMD> selectInst DUT2_instruction_array_reg_147__6_
<CMD> selectInst DUT2_instruction_array_reg_147__7_
<CMD> selectInst DUT2_instruction_array_reg_147__8_
<CMD> selectInst DUT2_instruction_array_reg_147__9_
<CMD> selectInst DUT2_instruction_array_reg_155__0_
<CMD> selectInst DUT2_instruction_array_reg_155__10_
<CMD> selectInst DUT2_instruction_array_reg_155__11_
<CMD> selectInst DUT2_instruction_array_reg_155__12_
<CMD> selectInst DUT2_instruction_array_reg_155__13_
<CMD> selectInst DUT2_instruction_array_reg_155__1_
<CMD> selectInst DUT2_instruction_array_reg_155__2_
<CMD> selectInst DUT2_instruction_array_reg_155__3_
<CMD> selectInst DUT2_instruction_array_reg_155__4_
<CMD> selectInst DUT2_instruction_array_reg_155__6_
<CMD> selectInst DUT2_instruction_array_reg_155__7_
<CMD> selectInst DUT2_instruction_array_reg_155__8_
<CMD> selectInst DUT2_instruction_array_reg_155__9_
<CMD> selectInst DUT2_instruction_array_reg_161__12_
<CMD> selectInst DUT2_instruction_array_reg_163__0_
<CMD> selectInst DUT2_instruction_array_reg_163__10_
<CMD> selectInst DUT2_instruction_array_reg_163__12_
<CMD> selectInst DUT2_instruction_array_reg_163__2_
<CMD> selectInst DUT2_instruction_array_reg_163__4_
<CMD> selectInst DUT2_instruction_array_reg_163__5_
<CMD> selectInst DUT2_instruction_array_reg_163__9_
<CMD> selectInst DUT2_instruction_array_reg_167__0_
<CMD> selectInst DUT2_instruction_array_reg_167__2_
<CMD> selectInst DUT2_instruction_array_reg_167__4_
<CMD> selectInst DUT2_instruction_array_reg_171__0_
<CMD> selectInst DUT2_instruction_array_reg_171__10_
<CMD> selectInst DUT2_instruction_array_reg_171__11_
<CMD> selectInst DUT2_instruction_array_reg_171__12_
<CMD> selectInst DUT2_instruction_array_reg_171__13_
<CMD> selectInst DUT2_instruction_array_reg_171__6_
<CMD> selectInst DUT2_instruction_array_reg_171__7_
<CMD> selectInst DUT2_instruction_array_reg_171__8_
<CMD> selectInst DUT2_instruction_array_reg_171__9_
<CMD> selectInst DUT2_instruction_array_reg_177__12_
<CMD> selectInst DUT2_instruction_array_reg_179__0_
<CMD> selectInst DUT2_instruction_array_reg_179__10_
<CMD> selectInst DUT2_instruction_array_reg_179__11_
<CMD> selectInst DUT2_instruction_array_reg_179__12_
<CMD> selectInst DUT2_instruction_array_reg_179__13_
<CMD> selectInst DUT2_instruction_array_reg_179__1_
<CMD> selectInst DUT2_instruction_array_reg_179__3_
<CMD> selectInst DUT2_instruction_array_reg_179__4_
<CMD> selectInst DUT2_instruction_array_reg_179__5_
<CMD> selectInst DUT2_instruction_array_reg_179__6_
<CMD> selectInst DUT2_instruction_array_reg_179__7_
<CMD> selectInst DUT2_instruction_array_reg_179__8_
<CMD> selectInst DUT2_instruction_array_reg_179__9_
<CMD> selectInst DUT2_instruction_array_reg_187__0_
<CMD> selectInst DUT2_instruction_array_reg_187__10_
<CMD> selectInst DUT2_instruction_array_reg_187__11_
<CMD> selectInst DUT2_instruction_array_reg_187__12_
<CMD> selectInst DUT2_instruction_array_reg_187__13_
<CMD> selectInst DUT2_instruction_array_reg_187__1_
<CMD> selectInst DUT2_instruction_array_reg_187__3_
<CMD> selectInst DUT2_instruction_array_reg_187__4_
<CMD> selectInst DUT2_instruction_array_reg_187__6_
<CMD> selectInst DUT2_instruction_array_reg_187__7_
<CMD> selectInst DUT2_instruction_array_reg_187__8_
<CMD> selectInst DUT2_instruction_array_reg_187__9_
<CMD> selectInst DUT2_instruction_array_reg_228__10_
<CMD> selectInst DUT2_instruction_array_reg_228__12_
<CMD> selectInst DUT2_instruction_array_reg_228__13_
<CMD> selectInst DUT2_instruction_array_reg_228__1_
<CMD> selectInst DUT2_instruction_array_reg_228__2_
<CMD> selectInst DUT2_instruction_array_reg_228__6_
<CMD> selectInst DUT2_instruction_array_reg_228__7_
<CMD> selectInst DUT2_instruction_array_reg_228__9_
<CMD_INTERNAL> selectObject Net CTS_17
<CMD> selectInst DUT2_instruction_array_reg_13__0_
<CMD> selectInst DUT2_instruction_array_reg_13__13_
<CMD> selectInst DUT2_instruction_array_reg_13__1_
<CMD> selectInst DUT2_instruction_array_reg_13__6_
<CMD> selectInst DUT2_instruction_array_reg_13__7_
<CMD> selectInst DUT2_instruction_array_reg_13__8_
<CMD> selectInst DUT2_instruction_array_reg_13__9_
<CMD> selectInst DUT2_instruction_array_reg_17__10_
<CMD> selectInst DUT2_instruction_array_reg_17__13_
<CMD> selectInst DUT2_instruction_array_reg_17__8_
<CMD> selectInst DUT2_instruction_array_reg_17__9_
<CMD> selectInst DUT2_instruction_array_reg_21__0_
<CMD> selectInst DUT2_instruction_array_reg_21__13_
<CMD> selectInst DUT2_instruction_array_reg_21__1_
<CMD> selectInst DUT2_instruction_array_reg_21__3_
<CMD> selectInst DUT2_instruction_array_reg_21__6_
<CMD> selectInst DUT2_instruction_array_reg_21__7_
<CMD> selectInst DUT2_instruction_array_reg_21__8_
<CMD> selectInst DUT2_instruction_array_reg_21__9_
<CMD> selectInst DUT2_instruction_array_reg_25__10_
<CMD> selectInst DUT2_instruction_array_reg_25__13_
<CMD> selectInst DUT2_instruction_array_reg_25__8_
<CMD> selectInst DUT2_instruction_array_reg_25__9_
<CMD> selectInst DUT2_instruction_array_reg_29__0_
<CMD> selectInst DUT2_instruction_array_reg_29__13_
<CMD> selectInst DUT2_instruction_array_reg_29__1_
<CMD> selectInst DUT2_instruction_array_reg_29__6_
<CMD> selectInst DUT2_instruction_array_reg_29__7_
<CMD> selectInst DUT2_instruction_array_reg_29__8_
<CMD> selectInst DUT2_instruction_array_reg_29__9_
<CMD> selectInst DUT2_instruction_array_reg_35__10_
<CMD> selectInst DUT2_instruction_array_reg_35__13_
<CMD> selectInst DUT2_instruction_array_reg_35__8_
<CMD> selectInst DUT2_instruction_array_reg_37__0_
<CMD> selectInst DUT2_instruction_array_reg_37__13_
<CMD> selectInst DUT2_instruction_array_reg_37__1_
<CMD> selectInst DUT2_instruction_array_reg_37__3_
<CMD> selectInst DUT2_instruction_array_reg_37__6_
<CMD> selectInst DUT2_instruction_array_reg_37__7_
<CMD> selectInst DUT2_instruction_array_reg_37__8_
<CMD> selectInst DUT2_instruction_array_reg_37__9_
<CMD> selectInst DUT2_instruction_array_reg_3__10_
<CMD> selectInst DUT2_instruction_array_reg_3__13_
<CMD> selectInst DUT2_instruction_array_reg_3__8_
<CMD> selectInst DUT2_instruction_array_reg_41__10_
<CMD> selectInst DUT2_instruction_array_reg_41__13_
<CMD> selectInst DUT2_instruction_array_reg_41__8_
<CMD> selectInst DUT2_instruction_array_reg_41__9_
<CMD> selectInst DUT2_instruction_array_reg_45__0_
<CMD> selectInst DUT2_instruction_array_reg_45__13_
<CMD> selectInst DUT2_instruction_array_reg_45__1_
<CMD> selectInst DUT2_instruction_array_reg_45__3_
<CMD> selectInst DUT2_instruction_array_reg_45__6_
<CMD> selectInst DUT2_instruction_array_reg_45__7_
<CMD> selectInst DUT2_instruction_array_reg_45__8_
<CMD> selectInst DUT2_instruction_array_reg_45__9_
<CMD> selectInst DUT2_instruction_array_reg_49__10_
<CMD> selectInst DUT2_instruction_array_reg_49__13_
<CMD> selectInst DUT2_instruction_array_reg_49__8_
<CMD> selectInst DUT2_instruction_array_reg_49__9_
<CMD> selectInst DUT2_instruction_array_reg_53__0_
<CMD> selectInst DUT2_instruction_array_reg_53__13_
<CMD> selectInst DUT2_instruction_array_reg_53__1_
<CMD> selectInst DUT2_instruction_array_reg_53__6_
<CMD> selectInst DUT2_instruction_array_reg_53__7_
<CMD> selectInst DUT2_instruction_array_reg_53__8_
<CMD> selectInst DUT2_instruction_array_reg_53__9_
<CMD> selectInst DUT2_instruction_array_reg_57__10_
<CMD> selectInst DUT2_instruction_array_reg_57__13_
<CMD> selectInst DUT2_instruction_array_reg_57__8_
<CMD> selectInst DUT2_instruction_array_reg_59__8_
<CMD> selectInst DUT2_instruction_array_reg_5__0_
<CMD> selectInst DUT2_instruction_array_reg_5__13_
<CMD> selectInst DUT2_instruction_array_reg_5__1_
<CMD> selectInst DUT2_instruction_array_reg_5__6_
<CMD> selectInst DUT2_instruction_array_reg_5__7_
<CMD> selectInst DUT2_instruction_array_reg_5__8_
<CMD> selectInst DUT2_instruction_array_reg_5__9_
<CMD> selectInst DUT2_instruction_array_reg_61__0_
<CMD> selectInst DUT2_instruction_array_reg_61__13_
<CMD> selectInst DUT2_instruction_array_reg_61__1_
<CMD> selectInst DUT2_instruction_array_reg_61__6_
<CMD> selectInst DUT2_instruction_array_reg_61__7_
<CMD> selectInst DUT2_instruction_array_reg_61__8_
<CMD> selectInst DUT2_instruction_array_reg_61__9_
<CMD> selectInst DUT2_instruction_array_reg_85__0_
<CMD> selectInst DUT2_instruction_array_reg_85__13_
<CMD> selectInst DUT2_instruction_array_reg_85__1_
<CMD> selectInst DUT2_instruction_array_reg_85__2_
<CMD> selectInst DUT2_instruction_array_reg_85__3_
<CMD> selectInst DUT2_instruction_array_reg_85__5_
<CMD> selectInst DUT2_instruction_array_reg_85__6_
<CMD> selectInst DUT2_instruction_array_reg_85__7_
<CMD> selectInst DUT2_instruction_array_reg_85__8_
<CMD> selectInst DUT2_instruction_array_reg_85__9_
<CMD> selectInst DUT2_instruction_array_reg_9__10_
<CMD> selectInst DUT2_instruction_array_reg_9__13_
<CMD> selectInst DUT2_instruction_array_reg_9__8_
<CMD> selectInst DUT2_instruction_array_reg_9__9_
<CMD_INTERNAL> selectObject Net CTS_1
<CMD> selectInst DUT2_instruction_array_reg_101__9_
<CMD> selectInst DUT2_instruction_array_reg_111__0_
<CMD> selectInst DUT2_instruction_array_reg_111__10_
<CMD> selectInst DUT2_instruction_array_reg_111__13_
<CMD> selectInst DUT2_instruction_array_reg_111__1_
<CMD> selectInst DUT2_instruction_array_reg_111__2_
<CMD> selectInst DUT2_instruction_array_reg_111__3_
<CMD> selectInst DUT2_instruction_array_reg_111__7_
<CMD> selectInst DUT2_instruction_array_reg_111__8_
<CMD> selectInst DUT2_instruction_array_reg_111__9_
<CMD> selectInst DUT2_instruction_array_reg_11__10_
<CMD> selectInst DUT2_instruction_array_reg_11__11_
<CMD> selectInst DUT2_instruction_array_reg_11__12_
<CMD> selectInst DUT2_instruction_array_reg_11__13_
<CMD> selectInst DUT2_instruction_array_reg_11__4_
<CMD> selectInst DUT2_instruction_array_reg_11__5_
<CMD> selectInst DUT2_instruction_array_reg_11__7_
<CMD> selectInst DUT2_instruction_array_reg_11__8_
<CMD> selectInst DUT2_instruction_array_reg_11__9_
<CMD> selectInst DUT2_instruction_array_reg_125__9_
<CMD> selectInst DUT2_instruction_array_reg_127__0_
<CMD> selectInst DUT2_instruction_array_reg_127__10_
<CMD> selectInst DUT2_instruction_array_reg_127__13_
<CMD> selectInst DUT2_instruction_array_reg_127__1_
<CMD> selectInst DUT2_instruction_array_reg_127__2_
<CMD> selectInst DUT2_instruction_array_reg_127__3_
<CMD> selectInst DUT2_instruction_array_reg_127__7_
<CMD> selectInst DUT2_instruction_array_reg_127__8_
<CMD> selectInst DUT2_instruction_array_reg_127__9_
<CMD> selectInst DUT2_instruction_array_reg_19__10_
<CMD> selectInst DUT2_instruction_array_reg_19__11_
<CMD> selectInst DUT2_instruction_array_reg_19__12_
<CMD> selectInst DUT2_instruction_array_reg_19__13_
<CMD> selectInst DUT2_instruction_array_reg_19__4_
<CMD> selectInst DUT2_instruction_array_reg_19__5_
<CMD> selectInst DUT2_instruction_array_reg_19__7_
<CMD> selectInst DUT2_instruction_array_reg_19__8_
<CMD> selectInst DUT2_instruction_array_reg_19__9_
<CMD> selectInst DUT2_instruction_array_reg_27__10_
<CMD> selectInst DUT2_instruction_array_reg_27__11_
<CMD> selectInst DUT2_instruction_array_reg_27__12_
<CMD> selectInst DUT2_instruction_array_reg_27__13_
<CMD> selectInst DUT2_instruction_array_reg_27__4_
<CMD> selectInst DUT2_instruction_array_reg_27__5_
<CMD> selectInst DUT2_instruction_array_reg_27__7_
<CMD> selectInst DUT2_instruction_array_reg_27__8_
<CMD> selectInst DUT2_instruction_array_reg_27__9_
<CMD> selectInst DUT2_instruction_array_reg_3__4_
<CMD> selectInst DUT2_instruction_array_reg_3__5_
<CMD> selectInst DUT2_instruction_array_reg_3__6_
<CMD> selectInst DUT2_instruction_array_reg_43__10_
<CMD> selectInst DUT2_instruction_array_reg_43__11_
<CMD> selectInst DUT2_instruction_array_reg_43__12_
<CMD> selectInst DUT2_instruction_array_reg_43__4_
<CMD> selectInst DUT2_instruction_array_reg_43__5_
<CMD> selectInst DUT2_instruction_array_reg_43__7_
<CMD> selectInst DUT2_instruction_array_reg_43__8_
<CMD> selectInst DUT2_instruction_array_reg_43__9_
<CMD> selectInst DUT2_instruction_array_reg_51__10_
<CMD> selectInst DUT2_instruction_array_reg_51__11_
<CMD> selectInst DUT2_instruction_array_reg_51__12_
<CMD> selectInst DUT2_instruction_array_reg_51__4_
<CMD> selectInst DUT2_instruction_array_reg_51__5_
<CMD> selectInst DUT2_instruction_array_reg_51__7_
<CMD> selectInst DUT2_instruction_array_reg_51__8_
<CMD> selectInst DUT2_instruction_array_reg_51__9_
<CMD> selectInst DUT2_instruction_array_reg_59__10_
<CMD> selectInst DUT2_instruction_array_reg_59__11_
<CMD> selectInst DUT2_instruction_array_reg_59__12_
<CMD> selectInst DUT2_instruction_array_reg_59__13_
<CMD> selectInst DUT2_instruction_array_reg_59__5_
<CMD> selectInst DUT2_instruction_array_reg_59__7_
<CMD> selectInst DUT2_instruction_array_reg_59__9_
<CMD> selectInst DUT2_instruction_array_reg_69__10_
<CMD> selectInst DUT2_instruction_array_reg_69__9_
<CMD> selectInst DUT2_instruction_array_reg_71__0_
<CMD> selectInst DUT2_instruction_array_reg_71__1_
<CMD> selectInst DUT2_instruction_array_reg_71__3_
<CMD> selectInst DUT2_instruction_array_reg_71__7_
<CMD> selectInst DUT2_instruction_array_reg_71__8_
<CMD> selectInst DUT2_instruction_array_reg_71__9_
<CMD> selectInst DUT2_instruction_array_reg_79__0_
<CMD> selectInst DUT2_instruction_array_reg_79__10_
<CMD> selectInst DUT2_instruction_array_reg_79__13_
<CMD> selectInst DUT2_instruction_array_reg_79__1_
<CMD> selectInst DUT2_instruction_array_reg_79__2_
<CMD> selectInst DUT2_instruction_array_reg_79__3_
<CMD> selectInst DUT2_instruction_array_reg_79__7_
<CMD> selectInst DUT2_instruction_array_reg_79__8_
<CMD> selectInst DUT2_instruction_array_reg_79__9_
<CMD> selectInst DUT2_instruction_array_reg_93__9_
<CMD> selectInst DUT2_instruction_array_reg_95__0_
<CMD> selectInst DUT2_instruction_array_reg_95__10_
<CMD> selectInst DUT2_instruction_array_reg_95__13_
<CMD> selectInst DUT2_instruction_array_reg_95__1_
<CMD> selectInst DUT2_instruction_array_reg_95__2_
<CMD> selectInst DUT2_instruction_array_reg_95__3_
<CMD> selectInst DUT2_instruction_array_reg_95__7_
<CMD> selectInst DUT2_instruction_array_reg_95__8_
<CMD> selectInst DUT2_instruction_array_reg_95__9_
<CMD_INTERNAL> selectObject Net CTS_2
<CMD> selectInst DUT2_instruction_array_reg_139__0_
<CMD> selectInst DUT2_instruction_array_reg_139__1_
<CMD> selectInst DUT2_instruction_array_reg_139__2_
<CMD> selectInst DUT2_instruction_array_reg_139__3_
<CMD> selectInst DUT2_instruction_array_reg_139__5_
<CMD> selectInst DUT2_instruction_array_reg_155__5_
<CMD> selectInst DUT2_instruction_array_reg_15__0_
<CMD> selectInst DUT2_instruction_array_reg_15__3_
<CMD> selectInst DUT2_instruction_array_reg_171__1_
<CMD> selectInst DUT2_instruction_array_reg_171__2_
<CMD> selectInst DUT2_instruction_array_reg_171__3_
<CMD> selectInst DUT2_instruction_array_reg_171__4_
<CMD> selectInst DUT2_instruction_array_reg_171__5_
<CMD> selectInst DUT2_instruction_array_reg_17__0_
<CMD> selectInst DUT2_instruction_array_reg_17__1_
<CMD> selectInst DUT2_instruction_array_reg_17__2_
<CMD> selectInst DUT2_instruction_array_reg_187__2_
<CMD> selectInst DUT2_instruction_array_reg_187__5_
<CMD> selectInst DUT2_instruction_array_reg_194__10_
<CMD> selectInst DUT2_instruction_array_reg_194__11_
<CMD> selectInst DUT2_instruction_array_reg_194__1_
<CMD> selectInst DUT2_instruction_array_reg_194__2_
<CMD> selectInst DUT2_instruction_array_reg_194__8_
<CMD> selectInst DUT2_instruction_array_reg_1__0_
<CMD> selectInst DUT2_instruction_array_reg_1__1_
<CMD> selectInst DUT2_instruction_array_reg_1__2_
<CMD> selectInst DUT2_instruction_array_reg_1__3_
<CMD> selectInst DUT2_instruction_array_reg_200__1_
<CMD> selectInst DUT2_instruction_array_reg_200__3_
<CMD> selectInst DUT2_instruction_array_reg_202__11_
<CMD> selectInst DUT2_instruction_array_reg_202__1_
<CMD> selectInst DUT2_instruction_array_reg_202__2_
<CMD> selectInst DUT2_instruction_array_reg_202__3_
<CMD> selectInst DUT2_instruction_array_reg_202__8_
<CMD> selectInst DUT2_instruction_array_reg_202__9_
<CMD> selectInst DUT2_instruction_array_reg_210__11_
<CMD> selectInst DUT2_instruction_array_reg_210__1_
<CMD> selectInst DUT2_instruction_array_reg_210__2_
<CMD> selectInst DUT2_instruction_array_reg_210__3_
<CMD> selectInst DUT2_instruction_array_reg_210__8_
<CMD> selectInst DUT2_instruction_array_reg_210__9_
<CMD> selectInst DUT2_instruction_array_reg_218__11_
<CMD> selectInst DUT2_instruction_array_reg_218__1_
<CMD> selectInst DUT2_instruction_array_reg_218__2_
<CMD> selectInst DUT2_instruction_array_reg_218__8_
<CMD> selectInst DUT2_instruction_array_reg_226__10_
<CMD> selectInst DUT2_instruction_array_reg_226__11_
<CMD> selectInst DUT2_instruction_array_reg_226__1_
<CMD> selectInst DUT2_instruction_array_reg_226__2_
<CMD> selectInst DUT2_instruction_array_reg_226__8_
<CMD> selectInst DUT2_instruction_array_reg_226__9_
<CMD> selectInst DUT2_instruction_array_reg_234__11_
<CMD> selectInst DUT2_instruction_array_reg_234__1_
<CMD> selectInst DUT2_instruction_array_reg_234__2_
<CMD> selectInst DUT2_instruction_array_reg_234__3_
<CMD> selectInst DUT2_instruction_array_reg_234__8_
<CMD> selectInst DUT2_instruction_array_reg_234__9_
<CMD> selectInst DUT2_instruction_array_reg_23__0_
<CMD> selectInst DUT2_instruction_array_reg_23__3_
<CMD> selectInst DUT2_instruction_array_reg_242__11_
<CMD> selectInst DUT2_instruction_array_reg_242__1_
<CMD> selectInst DUT2_instruction_array_reg_242__2_
<CMD> selectInst DUT2_instruction_array_reg_242__8_
<CMD> selectInst DUT2_instruction_array_reg_250__11_
<CMD> selectInst DUT2_instruction_array_reg_250__2_
<CMD> selectInst DUT2_instruction_array_reg_250__8_
<CMD> selectInst DUT2_instruction_array_reg_25__0_
<CMD> selectInst DUT2_instruction_array_reg_25__1_
<CMD> selectInst DUT2_instruction_array_reg_25__2_
<CMD> selectInst DUT2_instruction_array_reg_25__3_
<CMD> selectInst DUT2_instruction_array_reg_27__2_
<CMD> selectInst DUT2_instruction_array_reg_27__3_
<CMD> selectInst DUT2_instruction_array_reg_31__2_
<CMD> selectInst DUT2_instruction_array_reg_33__0_
<CMD> selectInst DUT2_instruction_array_reg_33__1_
<CMD> selectInst DUT2_instruction_array_reg_33__2_
<CMD> selectInst DUT2_instruction_array_reg_33__3_
<CMD> selectInst DUT2_instruction_array_reg_35__2_
<CMD> selectInst DUT2_instruction_array_reg_41__0_
<CMD> selectInst DUT2_instruction_array_reg_41__2_
<CMD> selectInst DUT2_instruction_array_reg_47__0_
<CMD> selectInst DUT2_instruction_array_reg_47__2_
<CMD> selectInst DUT2_instruction_array_reg_47__3_
<CMD> selectInst DUT2_instruction_array_reg_49__0_
<CMD> selectInst DUT2_instruction_array_reg_49__1_
<CMD> selectInst DUT2_instruction_array_reg_49__2_
<CMD> selectInst DUT2_instruction_array_reg_55__0_
<CMD> selectInst DUT2_instruction_array_reg_55__3_
<CMD> selectInst DUT2_instruction_array_reg_57__0_
<CMD> selectInst DUT2_instruction_array_reg_57__1_
<CMD> selectInst DUT2_instruction_array_reg_57__2_
<CMD> selectInst DUT2_instruction_array_reg_57__3_
<CMD> selectInst DUT2_instruction_array_reg_59__2_
<CMD> selectInst DUT2_instruction_array_reg_59__3_
<CMD> selectInst DUT2_instruction_array_reg_63__0_
<CMD> selectInst DUT2_instruction_array_reg_63__2_
<CMD> selectInst DUT2_instruction_array_reg_63__3_
<CMD> selectInst DUT2_instruction_array_reg_9__0_
<CMD> selectInst DUT2_instruction_array_reg_9__1_
<CMD> selectInst DUT2_instruction_array_reg_9__2_
<CMD_INTERNAL> selectObject Net CTS_3
<CMD> selectInst DUT2_instruction_array_reg_107__0_
<CMD> selectInst DUT2_instruction_array_reg_107__10_
<CMD> selectInst DUT2_instruction_array_reg_107__11_
<CMD> selectInst DUT2_instruction_array_reg_107__13_
<CMD> selectInst DUT2_instruction_array_reg_107__1_
<CMD> selectInst DUT2_instruction_array_reg_107__2_
<CMD> selectInst DUT2_instruction_array_reg_107__3_
<CMD> selectInst DUT2_instruction_array_reg_107__4_
<CMD> selectInst DUT2_instruction_array_reg_107__5_
<CMD> selectInst DUT2_instruction_array_reg_107__7_
<CMD> selectInst DUT2_instruction_array_reg_107__8_
<CMD> selectInst DUT2_instruction_array_reg_107__9_
<CMD> selectInst DUT2_instruction_array_reg_115__0_
<CMD> selectInst DUT2_instruction_array_reg_115__10_
<CMD> selectInst DUT2_instruction_array_reg_115__11_
<CMD> selectInst DUT2_instruction_array_reg_115__13_
<CMD> selectInst DUT2_instruction_array_reg_115__1_
<CMD> selectInst DUT2_instruction_array_reg_115__2_
<CMD> selectInst DUT2_instruction_array_reg_115__3_
<CMD> selectInst DUT2_instruction_array_reg_115__4_
<CMD> selectInst DUT2_instruction_array_reg_115__5_
<CMD> selectInst DUT2_instruction_array_reg_115__6_
<CMD> selectInst DUT2_instruction_array_reg_115__7_
<CMD> selectInst DUT2_instruction_array_reg_115__8_
<CMD> selectInst DUT2_instruction_array_reg_115__9_
<CMD> selectInst DUT2_instruction_array_reg_123__0_
<CMD> selectInst DUT2_instruction_array_reg_123__10_
<CMD> selectInst DUT2_instruction_array_reg_123__11_
<CMD> selectInst DUT2_instruction_array_reg_123__12_
<CMD> selectInst DUT2_instruction_array_reg_123__13_
<CMD> selectInst DUT2_instruction_array_reg_123__1_
<CMD> selectInst DUT2_instruction_array_reg_123__2_
<CMD> selectInst DUT2_instruction_array_reg_123__3_
<CMD> selectInst DUT2_instruction_array_reg_123__4_
<CMD> selectInst DUT2_instruction_array_reg_123__7_
<CMD> selectInst DUT2_instruction_array_reg_123__8_
<CMD> selectInst DUT2_instruction_array_reg_123__9_
<CMD> selectInst DUT2_instruction_array_reg_125__8_
<CMD> selectInst DUT2_instruction_array_reg_67__0_
<CMD> selectInst DUT2_instruction_array_reg_67__10_
<CMD> selectInst DUT2_instruction_array_reg_67__11_
<CMD> selectInst DUT2_instruction_array_reg_67__13_
<CMD> selectInst DUT2_instruction_array_reg_67__1_
<CMD> selectInst DUT2_instruction_array_reg_67__2_
<CMD> selectInst DUT2_instruction_array_reg_67__3_
<CMD> selectInst DUT2_instruction_array_reg_67__4_
<CMD> selectInst DUT2_instruction_array_reg_67__5_
<CMD> selectInst DUT2_instruction_array_reg_67__6_
<CMD> selectInst DUT2_instruction_array_reg_67__7_
<CMD> selectInst DUT2_instruction_array_reg_67__8_
<CMD> selectInst DUT2_instruction_array_reg_67__9_
<CMD> selectInst DUT2_instruction_array_reg_75__0_
<CMD> selectInst DUT2_instruction_array_reg_75__10_
<CMD> selectInst DUT2_instruction_array_reg_75__11_
<CMD> selectInst DUT2_instruction_array_reg_75__13_
<CMD> selectInst DUT2_instruction_array_reg_75__1_
<CMD> selectInst DUT2_instruction_array_reg_75__2_
<CMD> selectInst DUT2_instruction_array_reg_75__3_
<CMD> selectInst DUT2_instruction_array_reg_75__4_
<CMD> selectInst DUT2_instruction_array_reg_75__5_
<CMD> selectInst DUT2_instruction_array_reg_75__7_
<CMD> selectInst DUT2_instruction_array_reg_75__8_
<CMD> selectInst DUT2_instruction_array_reg_75__9_
<CMD> selectInst DUT2_instruction_array_reg_83__10_
<CMD> selectInst DUT2_instruction_array_reg_83__11_
<CMD> selectInst DUT2_instruction_array_reg_83__1_
<CMD> selectInst DUT2_instruction_array_reg_83__2_
<CMD> selectInst DUT2_instruction_array_reg_83__3_
<CMD> selectInst DUT2_instruction_array_reg_83__7_
<CMD> selectInst DUT2_instruction_array_reg_83__8_
<CMD> selectInst DUT2_instruction_array_reg_83__9_
<CMD> selectInst DUT2_instruction_array_reg_91__0_
<CMD> selectInst DUT2_instruction_array_reg_91__10_
<CMD> selectInst DUT2_instruction_array_reg_91__11_
<CMD> selectInst DUT2_instruction_array_reg_91__12_
<CMD> selectInst DUT2_instruction_array_reg_91__13_
<CMD> selectInst DUT2_instruction_array_reg_91__1_
<CMD> selectInst DUT2_instruction_array_reg_91__2_
<CMD> selectInst DUT2_instruction_array_reg_91__3_
<CMD> selectInst DUT2_instruction_array_reg_91__4_
<CMD> selectInst DUT2_instruction_array_reg_91__5_
<CMD> selectInst DUT2_instruction_array_reg_91__7_
<CMD> selectInst DUT2_instruction_array_reg_91__8_
<CMD> selectInst DUT2_instruction_array_reg_91__9_
<CMD> selectInst DUT2_instruction_array_reg_93__13_
<CMD> selectInst DUT2_instruction_array_reg_93__4_
<CMD> selectInst DUT2_instruction_array_reg_99__0_
<CMD> selectInst DUT2_instruction_array_reg_99__10_
<CMD> selectInst DUT2_instruction_array_reg_99__11_
<CMD> selectInst DUT2_instruction_array_reg_99__13_
<CMD> selectInst DUT2_instruction_array_reg_99__1_
<CMD> selectInst DUT2_instruction_array_reg_99__2_
<CMD> selectInst DUT2_instruction_array_reg_99__3_
<CMD> selectInst DUT2_instruction_array_reg_99__4_
<CMD> selectInst DUT2_instruction_array_reg_99__5_
<CMD> selectInst DUT2_instruction_array_reg_99__7_
<CMD> selectInst DUT2_instruction_array_reg_99__8_
<CMD> selectInst DUT2_instruction_array_reg_99__9_
<CMD_INTERNAL> selectObject Net CTS_4
<CMD> selectInst DUT2_instruction_array_reg_103__0_
<CMD> selectInst DUT2_instruction_array_reg_103__10_
<CMD> selectInst DUT2_instruction_array_reg_103__1_
<CMD> selectInst DUT2_instruction_array_reg_103__2_
<CMD> selectInst DUT2_instruction_array_reg_103__3_
<CMD> selectInst DUT2_instruction_array_reg_103__7_
<CMD> selectInst DUT2_instruction_array_reg_103__8_
<CMD> selectInst DUT2_instruction_array_reg_103__9_
<CMD> selectInst DUT2_instruction_array_reg_105__0_
<CMD> selectInst DUT2_instruction_array_reg_105__10_
<CMD> selectInst DUT2_instruction_array_reg_105__13_
<CMD> selectInst DUT2_instruction_array_reg_105__2_
<CMD> selectInst DUT2_instruction_array_reg_105__3_
<CMD> selectInst DUT2_instruction_array_reg_105__7_
<CMD> selectInst DUT2_instruction_array_reg_105__9_
<CMD> selectInst DUT2_instruction_array_reg_107__12_
<CMD> selectInst DUT2_instruction_array_reg_107__6_
<CMD> selectInst DUT2_instruction_array_reg_113__0_
<CMD> selectInst DUT2_instruction_array_reg_113__10_
<CMD> selectInst DUT2_instruction_array_reg_113__13_
<CMD> selectInst DUT2_instruction_array_reg_113__2_
<CMD> selectInst DUT2_instruction_array_reg_113__3_
<CMD> selectInst DUT2_instruction_array_reg_113__7_
<CMD> selectInst DUT2_instruction_array_reg_113__9_
<CMD> selectInst DUT2_instruction_array_reg_115__12_
<CMD> selectInst DUT2_instruction_array_reg_119__0_
<CMD> selectInst DUT2_instruction_array_reg_119__10_
<CMD> selectInst DUT2_instruction_array_reg_119__1_
<CMD> selectInst DUT2_instruction_array_reg_119__2_
<CMD> selectInst DUT2_instruction_array_reg_119__3_
<CMD> selectInst DUT2_instruction_array_reg_119__7_
<CMD> selectInst DUT2_instruction_array_reg_119__8_
<CMD> selectInst DUT2_instruction_array_reg_119__9_
<CMD> selectInst DUT2_instruction_array_reg_121__0_
<CMD> selectInst DUT2_instruction_array_reg_121__10_
<CMD> selectInst DUT2_instruction_array_reg_121__13_
<CMD> selectInst DUT2_instruction_array_reg_121__2_
<CMD> selectInst DUT2_instruction_array_reg_121__3_
<CMD> selectInst DUT2_instruction_array_reg_121__7_
<CMD> selectInst DUT2_instruction_array_reg_121__9_
<CMD> selectInst DUT2_instruction_array_reg_123__5_
<CMD> selectInst DUT2_instruction_array_reg_123__6_
<CMD> selectInst DUT2_instruction_array_reg_65__0_
<CMD> selectInst DUT2_instruction_array_reg_65__10_
<CMD> selectInst DUT2_instruction_array_reg_65__13_
<CMD> selectInst DUT2_instruction_array_reg_65__2_
<CMD> selectInst DUT2_instruction_array_reg_65__3_
<CMD> selectInst DUT2_instruction_array_reg_65__7_
<CMD> selectInst DUT2_instruction_array_reg_65__9_
<CMD> selectInst DUT2_instruction_array_reg_67__12_
<CMD> selectInst DUT2_instruction_array_reg_71__10_
<CMD> selectInst DUT2_instruction_array_reg_71__2_
<CMD> selectInst DUT2_instruction_array_reg_73__0_
<CMD> selectInst DUT2_instruction_array_reg_73__10_
<CMD> selectInst DUT2_instruction_array_reg_73__13_
<CMD> selectInst DUT2_instruction_array_reg_73__2_
<CMD> selectInst DUT2_instruction_array_reg_73__3_
<CMD> selectInst DUT2_instruction_array_reg_73__7_
<CMD> selectInst DUT2_instruction_array_reg_73__8_
<CMD> selectInst DUT2_instruction_array_reg_73__9_
<CMD> selectInst DUT2_instruction_array_reg_75__12_
<CMD> selectInst DUT2_instruction_array_reg_75__6_
<CMD> selectInst DUT2_instruction_array_reg_81__0_
<CMD> selectInst DUT2_instruction_array_reg_81__10_
<CMD> selectInst DUT2_instruction_array_reg_81__13_
<CMD> selectInst DUT2_instruction_array_reg_81__2_
<CMD> selectInst DUT2_instruction_array_reg_81__3_
<CMD> selectInst DUT2_instruction_array_reg_81__7_
<CMD> selectInst DUT2_instruction_array_reg_81__9_
<CMD> selectInst DUT2_instruction_array_reg_83__12_
<CMD> selectInst DUT2_instruction_array_reg_83__5_
<CMD> selectInst DUT2_instruction_array_reg_83__6_
<CMD> selectInst DUT2_instruction_array_reg_87__0_
<CMD> selectInst DUT2_instruction_array_reg_87__10_
<CMD> selectInst DUT2_instruction_array_reg_87__2_
<CMD> selectInst DUT2_instruction_array_reg_87__3_
<CMD> selectInst DUT2_instruction_array_reg_87__7_
<CMD> selectInst DUT2_instruction_array_reg_87__8_
<CMD> selectInst DUT2_instruction_array_reg_87__9_
<CMD> selectInst DUT2_instruction_array_reg_89__0_
<CMD> selectInst DUT2_instruction_array_reg_89__10_
<CMD> selectInst DUT2_instruction_array_reg_89__13_
<CMD> selectInst DUT2_instruction_array_reg_89__2_
<CMD> selectInst DUT2_instruction_array_reg_89__3_
<CMD> selectInst DUT2_instruction_array_reg_89__7_
<CMD> selectInst DUT2_instruction_array_reg_89__9_
<CMD> selectInst DUT2_instruction_array_reg_91__6_
<CMD> selectInst DUT2_instruction_array_reg_97__0_
<CMD> selectInst DUT2_instruction_array_reg_97__10_
<CMD> selectInst DUT2_instruction_array_reg_97__13_
<CMD> selectInst DUT2_instruction_array_reg_97__2_
<CMD> selectInst DUT2_instruction_array_reg_97__3_
<CMD> selectInst DUT2_instruction_array_reg_97__7_
<CMD> selectInst DUT2_instruction_array_reg_97__8_
<CMD> selectInst DUT2_instruction_array_reg_97__9_
<CMD> selectInst DUT2_instruction_array_reg_99__12_
<CMD> selectInst DUT2_instruction_array_reg_99__6_
<CMD_INTERNAL> selectObject Net CTS_5
<CMD> selectInst DUT2_instruction_array_reg_101__0_
<CMD> selectInst DUT2_instruction_array_reg_101__10_
<CMD> selectInst DUT2_instruction_array_reg_101__11_
<CMD> selectInst DUT2_instruction_array_reg_101__12_
<CMD> selectInst DUT2_instruction_array_reg_101__13_
<CMD> selectInst DUT2_instruction_array_reg_101__1_
<CMD> selectInst DUT2_instruction_array_reg_101__2_
<CMD> selectInst DUT2_instruction_array_reg_101__3_
<CMD> selectInst DUT2_instruction_array_reg_101__4_
<CMD> selectInst DUT2_instruction_array_reg_101__5_
<CMD> selectInst DUT2_instruction_array_reg_101__6_
<CMD> selectInst DUT2_instruction_array_reg_101__7_
<CMD> selectInst DUT2_instruction_array_reg_101__8_
<CMD> selectInst DUT2_instruction_array_reg_109__0_
<CMD> selectInst DUT2_instruction_array_reg_109__10_
<CMD> selectInst DUT2_instruction_array_reg_109__11_
<CMD> selectInst DUT2_instruction_array_reg_109__12_
<CMD> selectInst DUT2_instruction_array_reg_109__13_
<CMD> selectInst DUT2_instruction_array_reg_109__1_
<CMD> selectInst DUT2_instruction_array_reg_109__2_
<CMD> selectInst DUT2_instruction_array_reg_109__3_
<CMD> selectInst DUT2_instruction_array_reg_109__4_
<CMD> selectInst DUT2_instruction_array_reg_109__5_
<CMD> selectInst DUT2_instruction_array_reg_109__6_
<CMD> selectInst DUT2_instruction_array_reg_109__7_
<CMD> selectInst DUT2_instruction_array_reg_109__8_
<CMD> selectInst DUT2_instruction_array_reg_109__9_
<CMD> selectInst DUT2_instruction_array_reg_117__0_
<CMD> selectInst DUT2_instruction_array_reg_117__10_
<CMD> selectInst DUT2_instruction_array_reg_117__11_
<CMD> selectInst DUT2_instruction_array_reg_117__12_
<CMD> selectInst DUT2_instruction_array_reg_117__13_
<CMD> selectInst DUT2_instruction_array_reg_117__1_
<CMD> selectInst DUT2_instruction_array_reg_117__2_
<CMD> selectInst DUT2_instruction_array_reg_117__3_
<CMD> selectInst DUT2_instruction_array_reg_117__4_
<CMD> selectInst DUT2_instruction_array_reg_117__5_
<CMD> selectInst DUT2_instruction_array_reg_117__6_
<CMD> selectInst DUT2_instruction_array_reg_117__7_
<CMD> selectInst DUT2_instruction_array_reg_117__8_
<CMD> selectInst DUT2_instruction_array_reg_117__9_
<CMD> selectInst DUT2_instruction_array_reg_125__0_
<CMD> selectInst DUT2_instruction_array_reg_125__10_
<CMD> selectInst DUT2_instruction_array_reg_125__11_
<CMD> selectInst DUT2_instruction_array_reg_125__12_
<CMD> selectInst DUT2_instruction_array_reg_125__13_
<CMD> selectInst DUT2_instruction_array_reg_125__1_
<CMD> selectInst DUT2_instruction_array_reg_125__2_
<CMD> selectInst DUT2_instruction_array_reg_125__3_
<CMD> selectInst DUT2_instruction_array_reg_125__4_
<CMD> selectInst DUT2_instruction_array_reg_125__5_
<CMD> selectInst DUT2_instruction_array_reg_125__6_
<CMD> selectInst DUT2_instruction_array_reg_125__7_
<CMD> selectInst DUT2_instruction_array_reg_43__13_
<CMD> selectInst DUT2_instruction_array_reg_51__13_
<CMD> selectInst DUT2_instruction_array_reg_69__0_
<CMD> selectInst DUT2_instruction_array_reg_69__11_
<CMD> selectInst DUT2_instruction_array_reg_69__12_
<CMD> selectInst DUT2_instruction_array_reg_69__13_
<CMD> selectInst DUT2_instruction_array_reg_69__1_
<CMD> selectInst DUT2_instruction_array_reg_69__2_
<CMD> selectInst DUT2_instruction_array_reg_69__3_
<CMD> selectInst DUT2_instruction_array_reg_69__4_
<CMD> selectInst DUT2_instruction_array_reg_69__5_
<CMD> selectInst DUT2_instruction_array_reg_69__6_
<CMD> selectInst DUT2_instruction_array_reg_69__7_
<CMD> selectInst DUT2_instruction_array_reg_69__8_
<CMD> selectInst DUT2_instruction_array_reg_77__0_
<CMD> selectInst DUT2_instruction_array_reg_77__10_
<CMD> selectInst DUT2_instruction_array_reg_77__11_
<CMD> selectInst DUT2_instruction_array_reg_77__12_
<CMD> selectInst DUT2_instruction_array_reg_77__13_
<CMD> selectInst DUT2_instruction_array_reg_77__1_
<CMD> selectInst DUT2_instruction_array_reg_77__2_
<CMD> selectInst DUT2_instruction_array_reg_77__3_
<CMD> selectInst DUT2_instruction_array_reg_77__4_
<CMD> selectInst DUT2_instruction_array_reg_77__5_
<CMD> selectInst DUT2_instruction_array_reg_77__6_
<CMD> selectInst DUT2_instruction_array_reg_77__7_
<CMD> selectInst DUT2_instruction_array_reg_77__8_
<CMD> selectInst DUT2_instruction_array_reg_77__9_
<CMD> selectInst DUT2_instruction_array_reg_83__0_
<CMD> selectInst DUT2_instruction_array_reg_83__13_
<CMD> selectInst DUT2_instruction_array_reg_83__4_
<CMD> selectInst DUT2_instruction_array_reg_85__10_
<CMD> selectInst DUT2_instruction_array_reg_85__11_
<CMD> selectInst DUT2_instruction_array_reg_85__12_
<CMD> selectInst DUT2_instruction_array_reg_85__4_
<CMD> selectInst DUT2_instruction_array_reg_93__0_
<CMD> selectInst DUT2_instruction_array_reg_93__10_
<CMD> selectInst DUT2_instruction_array_reg_93__11_
<CMD> selectInst DUT2_instruction_array_reg_93__12_
<CMD> selectInst DUT2_instruction_array_reg_93__1_
<CMD> selectInst DUT2_instruction_array_reg_93__2_
<CMD> selectInst DUT2_instruction_array_reg_93__3_
<CMD> selectInst DUT2_instruction_array_reg_93__5_
<CMD> selectInst DUT2_instruction_array_reg_93__6_
<CMD> selectInst DUT2_instruction_array_reg_93__7_
<CMD> selectInst DUT2_instruction_array_reg_93__8_
<CMD_INTERNAL> selectObject Net CTS_6
<CMD> selectInst DUT2_instruction_array_reg_197__0_
<CMD> selectInst DUT2_instruction_array_reg_197__10_
<CMD> selectInst DUT2_instruction_array_reg_197__11_
<CMD> selectInst DUT2_instruction_array_reg_197__12_
<CMD> selectInst DUT2_instruction_array_reg_197__13_
<CMD> selectInst DUT2_instruction_array_reg_197__3_
<CMD> selectInst DUT2_instruction_array_reg_197__5_
<CMD> selectInst DUT2_instruction_array_reg_197__6_
<CMD> selectInst DUT2_instruction_array_reg_197__7_
<CMD> selectInst DUT2_instruction_array_reg_197__8_
<CMD> selectInst DUT2_instruction_array_reg_197__9_
<CMD> selectInst DUT2_instruction_array_reg_203__0_
<CMD> selectInst DUT2_instruction_array_reg_203__10_
<CMD> selectInst DUT2_instruction_array_reg_203__11_
<CMD> selectInst DUT2_instruction_array_reg_203__12_
<CMD> selectInst DUT2_instruction_array_reg_203__13_
<CMD> selectInst DUT2_instruction_array_reg_203__3_
<CMD> selectInst DUT2_instruction_array_reg_203__4_
<CMD> selectInst DUT2_instruction_array_reg_203__5_
<CMD> selectInst DUT2_instruction_array_reg_203__6_
<CMD> selectInst DUT2_instruction_array_reg_203__7_
<CMD> selectInst DUT2_instruction_array_reg_203__8_
<CMD> selectInst DUT2_instruction_array_reg_205__0_
<CMD> selectInst DUT2_instruction_array_reg_205__10_
<CMD> selectInst DUT2_instruction_array_reg_205__11_
<CMD> selectInst DUT2_instruction_array_reg_205__12_
<CMD> selectInst DUT2_instruction_array_reg_205__13_
<CMD> selectInst DUT2_instruction_array_reg_205__3_
<CMD> selectInst DUT2_instruction_array_reg_205__5_
<CMD> selectInst DUT2_instruction_array_reg_205__6_
<CMD> selectInst DUT2_instruction_array_reg_205__7_
<CMD> selectInst DUT2_instruction_array_reg_205__8_
<CMD> selectInst DUT2_instruction_array_reg_205__9_
<CMD> selectInst DUT2_instruction_array_reg_213__0_
<CMD> selectInst DUT2_instruction_array_reg_213__11_
<CMD> selectInst DUT2_instruction_array_reg_213__12_
<CMD> selectInst DUT2_instruction_array_reg_213__13_
<CMD> selectInst DUT2_instruction_array_reg_213__1_
<CMD> selectInst DUT2_instruction_array_reg_213__2_
<CMD> selectInst DUT2_instruction_array_reg_213__3_
<CMD> selectInst DUT2_instruction_array_reg_213__5_
<CMD> selectInst DUT2_instruction_array_reg_213__6_
<CMD> selectInst DUT2_instruction_array_reg_213__7_
<CMD> selectInst DUT2_instruction_array_reg_213__8_
<CMD> selectInst DUT2_instruction_array_reg_213__9_
<CMD> selectInst DUT2_instruction_array_reg_221__0_
<CMD> selectInst DUT2_instruction_array_reg_221__11_
<CMD> selectInst DUT2_instruction_array_reg_221__12_
<CMD> selectInst DUT2_instruction_array_reg_221__13_
<CMD> selectInst DUT2_instruction_array_reg_221__3_
<CMD> selectInst DUT2_instruction_array_reg_221__5_
<CMD> selectInst DUT2_instruction_array_reg_221__6_
<CMD> selectInst DUT2_instruction_array_reg_221__7_
<CMD> selectInst DUT2_instruction_array_reg_221__8_
<CMD> selectInst DUT2_instruction_array_reg_229__0_
<CMD> selectInst DUT2_instruction_array_reg_229__10_
<CMD> selectInst DUT2_instruction_array_reg_229__11_
<CMD> selectInst DUT2_instruction_array_reg_229__12_
<CMD> selectInst DUT2_instruction_array_reg_229__13_
<CMD> selectInst DUT2_instruction_array_reg_229__3_
<CMD> selectInst DUT2_instruction_array_reg_229__5_
<CMD> selectInst DUT2_instruction_array_reg_229__6_
<CMD> selectInst DUT2_instruction_array_reg_229__7_
<CMD> selectInst DUT2_instruction_array_reg_229__8_
<CMD> selectInst DUT2_instruction_array_reg_229__9_
<CMD> selectInst DUT2_instruction_array_reg_235__0_
<CMD> selectInst DUT2_instruction_array_reg_235__8_
<CMD> selectInst DUT2_instruction_array_reg_237__0_
<CMD> selectInst DUT2_instruction_array_reg_237__10_
<CMD> selectInst DUT2_instruction_array_reg_237__11_
<CMD> selectInst DUT2_instruction_array_reg_237__12_
<CMD> selectInst DUT2_instruction_array_reg_237__13_
<CMD> selectInst DUT2_instruction_array_reg_237__3_
<CMD> selectInst DUT2_instruction_array_reg_237__5_
<CMD> selectInst DUT2_instruction_array_reg_237__6_
<CMD> selectInst DUT2_instruction_array_reg_237__7_
<CMD> selectInst DUT2_instruction_array_reg_237__8_
<CMD> selectInst DUT2_instruction_array_reg_237__9_
<CMD> selectInst DUT2_instruction_array_reg_245__0_
<CMD> selectInst DUT2_instruction_array_reg_245__11_
<CMD> selectInst DUT2_instruction_array_reg_245__12_
<CMD> selectInst DUT2_instruction_array_reg_245__13_
<CMD> selectInst DUT2_instruction_array_reg_245__1_
<CMD> selectInst DUT2_instruction_array_reg_245__2_
<CMD> selectInst DUT2_instruction_array_reg_245__3_
<CMD> selectInst DUT2_instruction_array_reg_245__4_
<CMD> selectInst DUT2_instruction_array_reg_245__5_
<CMD> selectInst DUT2_instruction_array_reg_245__6_
<CMD> selectInst DUT2_instruction_array_reg_245__7_
<CMD> selectInst DUT2_instruction_array_reg_245__8_
<CMD> selectInst DUT2_instruction_array_reg_245__9_
<CMD> selectInst DUT2_instruction_array_reg_253__0_
<CMD> selectInst DUT2_instruction_array_reg_253__11_
<CMD> selectInst DUT2_instruction_array_reg_253__13_
<CMD> selectInst DUT2_instruction_array_reg_253__3_
<CMD> selectInst DUT2_instruction_array_reg_253__5_
<CMD> selectInst DUT2_instruction_array_reg_253__6_
<CMD> selectInst DUT2_instruction_array_reg_253__7_
<CMD> selectInst DUT2_instruction_array_reg_253__8_
<CMD_INTERNAL> selectObject Net CTS_7
<CMD> selectInst DUT2_instruction_array_reg_131__11_
<CMD> selectInst DUT2_instruction_array_reg_131__12_
<CMD> selectInst DUT2_instruction_array_reg_131__13_
<CMD> selectInst DUT2_instruction_array_reg_131__1_
<CMD> selectInst DUT2_instruction_array_reg_131__3_
<CMD> selectInst DUT2_instruction_array_reg_131__7_
<CMD> selectInst DUT2_instruction_array_reg_131__8_
<CMD> selectInst DUT2_instruction_array_reg_139__12_
<CMD> selectInst DUT2_instruction_array_reg_139__7_
<CMD> selectInst DUT2_instruction_array_reg_15__12_
<CMD> selectInst DUT2_instruction_array_reg_15__4_
<CMD> selectInst DUT2_instruction_array_reg_15__5_
<CMD> selectInst DUT2_instruction_array_reg_15__6_
<CMD> selectInst DUT2_instruction_array_reg_163__11_
<CMD> selectInst DUT2_instruction_array_reg_163__13_
<CMD> selectInst DUT2_instruction_array_reg_163__1_
<CMD> selectInst DUT2_instruction_array_reg_163__3_
<CMD> selectInst DUT2_instruction_array_reg_163__6_
<CMD> selectInst DUT2_instruction_array_reg_163__7_
<CMD> selectInst DUT2_instruction_array_reg_163__8_
<CMD> selectInst DUT2_instruction_array_reg_175__0_
<CMD> selectInst DUT2_instruction_array_reg_175__2_
<CMD> selectInst DUT2_instruction_array_reg_193__0_
<CMD> selectInst DUT2_instruction_array_reg_193__11_
<CMD> selectInst DUT2_instruction_array_reg_193__12_
<CMD> selectInst DUT2_instruction_array_reg_193__13_
<CMD> selectInst DUT2_instruction_array_reg_193__1_
<CMD> selectInst DUT2_instruction_array_reg_193__4_
<CMD> selectInst DUT2_instruction_array_reg_193__5_
<CMD> selectInst DUT2_instruction_array_reg_193__6_
<CMD> selectInst DUT2_instruction_array_reg_193__7_
<CMD> selectInst DUT2_instruction_array_reg_193__8_
<CMD> selectInst DUT2_instruction_array_reg_193__9_
<CMD> selectInst DUT2_instruction_array_reg_201__0_
<CMD> selectInst DUT2_instruction_array_reg_201__11_
<CMD> selectInst DUT2_instruction_array_reg_201__12_
<CMD> selectInst DUT2_instruction_array_reg_201__13_
<CMD> selectInst DUT2_instruction_array_reg_201__1_
<CMD> selectInst DUT2_instruction_array_reg_201__2_
<CMD> selectInst DUT2_instruction_array_reg_201__4_
<CMD> selectInst DUT2_instruction_array_reg_201__5_
<CMD> selectInst DUT2_instruction_array_reg_201__6_
<CMD> selectInst DUT2_instruction_array_reg_201__7_
<CMD> selectInst DUT2_instruction_array_reg_201__8_
<CMD> selectInst DUT2_instruction_array_reg_201__9_
<CMD> selectInst DUT2_instruction_array_reg_225__0_
<CMD> selectInst DUT2_instruction_array_reg_225__11_
<CMD> selectInst DUT2_instruction_array_reg_225__12_
<CMD> selectInst DUT2_instruction_array_reg_225__13_
<CMD> selectInst DUT2_instruction_array_reg_225__1_
<CMD> selectInst DUT2_instruction_array_reg_225__4_
<CMD> selectInst DUT2_instruction_array_reg_225__5_
<CMD> selectInst DUT2_instruction_array_reg_225__6_
<CMD> selectInst DUT2_instruction_array_reg_225__7_
<CMD> selectInst DUT2_instruction_array_reg_225__8_
<CMD> selectInst DUT2_instruction_array_reg_225__9_
<CMD> selectInst DUT2_instruction_array_reg_233__0_
<CMD> selectInst DUT2_instruction_array_reg_233__11_
<CMD> selectInst DUT2_instruction_array_reg_233__12_
<CMD> selectInst DUT2_instruction_array_reg_233__13_
<CMD> selectInst DUT2_instruction_array_reg_233__1_
<CMD> selectInst DUT2_instruction_array_reg_233__4_
<CMD> selectInst DUT2_instruction_array_reg_233__5_
<CMD> selectInst DUT2_instruction_array_reg_233__6_
<CMD> selectInst DUT2_instruction_array_reg_233__7_
<CMD> selectInst DUT2_instruction_array_reg_233__8_
<CMD> selectInst DUT2_instruction_array_reg_233__9_
<CMD> selectInst DUT2_instruction_array_reg_23__12_
<CMD> selectInst DUT2_instruction_array_reg_23__13_
<CMD> selectInst DUT2_instruction_array_reg_23__4_
<CMD> selectInst DUT2_instruction_array_reg_23__5_
<CMD> selectInst DUT2_instruction_array_reg_23__6_
<CMD> selectInst DUT2_instruction_array_reg_23__7_
<CMD> selectInst DUT2_instruction_array_reg_31__12_
<CMD> selectInst DUT2_instruction_array_reg_31__13_
<CMD> selectInst DUT2_instruction_array_reg_31__4_
<CMD> selectInst DUT2_instruction_array_reg_31__5_
<CMD> selectInst DUT2_instruction_array_reg_31__6_
<CMD> selectInst DUT2_instruction_array_reg_31__7_
<CMD> selectInst DUT2_instruction_array_reg_39__12_
<CMD> selectInst DUT2_instruction_array_reg_39__4_
<CMD> selectInst DUT2_instruction_array_reg_39__6_
<CMD> selectInst DUT2_instruction_array_reg_47__12_
<CMD> selectInst DUT2_instruction_array_reg_47__4_
<CMD> selectInst DUT2_instruction_array_reg_47__5_
<CMD> selectInst DUT2_instruction_array_reg_47__6_
<CMD> selectInst DUT2_instruction_array_reg_55__12_
<CMD> selectInst DUT2_instruction_array_reg_55__13_
<CMD> selectInst DUT2_instruction_array_reg_55__4_
<CMD> selectInst DUT2_instruction_array_reg_55__5_
<CMD> selectInst DUT2_instruction_array_reg_55__6_
<CMD> selectInst DUT2_instruction_array_reg_55__7_
<CMD> selectInst DUT2_instruction_array_reg_63__12_
<CMD> selectInst DUT2_instruction_array_reg_63__4_
<CMD> selectInst DUT2_instruction_array_reg_63__5_
<CMD> selectInst DUT2_instruction_array_reg_63__6_
<CMD> selectInst DUT2_instruction_array_reg_63__7_
<CMD> selectInst DUT2_instruction_array_reg_7__12_
<CMD> selectInst DUT2_instruction_array_reg_7__4_
<CMD> selectInst DUT2_instruction_array_reg_7__6_
<CMD_INTERNAL> selectObject Net CTS_8
<CMD> selectInst DUT2_instruction_array_reg_13__10_
<CMD> selectInst DUT2_instruction_array_reg_13__11_
<CMD> selectInst DUT2_instruction_array_reg_13__12_
<CMD> selectInst DUT2_instruction_array_reg_13__2_
<CMD> selectInst DUT2_instruction_array_reg_13__3_
<CMD> selectInst DUT2_instruction_array_reg_13__4_
<CMD> selectInst DUT2_instruction_array_reg_13__5_
<CMD> selectInst DUT2_instruction_array_reg_15__10_
<CMD> selectInst DUT2_instruction_array_reg_15__11_
<CMD> selectInst DUT2_instruction_array_reg_15__8_
<CMD> selectInst DUT2_instruction_array_reg_15__9_
<CMD> selectInst DUT2_instruction_array_reg_1__10_
<CMD> selectInst DUT2_instruction_array_reg_1__13_
<CMD> selectInst DUT2_instruction_array_reg_1__8_
<CMD> selectInst DUT2_instruction_array_reg_1__9_
<CMD> selectInst DUT2_instruction_array_reg_219__0_
<CMD> selectInst DUT2_instruction_array_reg_219__12_
<CMD> selectInst DUT2_instruction_array_reg_219__1_
<CMD> selectInst DUT2_instruction_array_reg_219__2_
<CMD> selectInst DUT2_instruction_array_reg_219__3_
<CMD> selectInst DUT2_instruction_array_reg_219__4_
<CMD> selectInst DUT2_instruction_array_reg_219__5_
<CMD> selectInst DUT2_instruction_array_reg_219__8_
<CMD> selectInst DUT2_instruction_array_reg_219__9_
<CMD> selectInst DUT2_instruction_array_reg_21__10_
<CMD> selectInst DUT2_instruction_array_reg_21__11_
<CMD> selectInst DUT2_instruction_array_reg_21__12_
<CMD> selectInst DUT2_instruction_array_reg_21__2_
<CMD> selectInst DUT2_instruction_array_reg_21__4_
<CMD> selectInst DUT2_instruction_array_reg_21__5_
<CMD> selectInst DUT2_instruction_array_reg_23__8_
<CMD> selectInst DUT2_instruction_array_reg_23__9_
<CMD> selectInst DUT2_instruction_array_reg_251__10_
<CMD> selectInst DUT2_instruction_array_reg_251__11_
<CMD> selectInst DUT2_instruction_array_reg_251__12_
<CMD> selectInst DUT2_instruction_array_reg_251__1_
<CMD> selectInst DUT2_instruction_array_reg_251__2_
<CMD> selectInst DUT2_instruction_array_reg_251__3_
<CMD> selectInst DUT2_instruction_array_reg_251__9_
<CMD> selectInst DUT2_instruction_array_reg_29__10_
<CMD> selectInst DUT2_instruction_array_reg_29__11_
<CMD> selectInst DUT2_instruction_array_reg_29__12_
<CMD> selectInst DUT2_instruction_array_reg_29__2_
<CMD> selectInst DUT2_instruction_array_reg_29__3_
<CMD> selectInst DUT2_instruction_array_reg_29__4_
<CMD> selectInst DUT2_instruction_array_reg_29__5_
<CMD> selectInst DUT2_instruction_array_reg_33__10_
<CMD> selectInst DUT2_instruction_array_reg_33__13_
<CMD> selectInst DUT2_instruction_array_reg_33__8_
<CMD> selectInst DUT2_instruction_array_reg_33__9_
<CMD> selectInst DUT2_instruction_array_reg_37__10_
<CMD> selectInst DUT2_instruction_array_reg_37__11_
<CMD> selectInst DUT2_instruction_array_reg_37__12_
<CMD> selectInst DUT2_instruction_array_reg_37__2_
<CMD> selectInst DUT2_instruction_array_reg_37__4_
<CMD> selectInst DUT2_instruction_array_reg_37__5_
<CMD> selectInst DUT2_instruction_array_reg_39__10_
<CMD> selectInst DUT2_instruction_array_reg_39__11_
<CMD> selectInst DUT2_instruction_array_reg_39__8_
<CMD> selectInst DUT2_instruction_array_reg_39__9_
<CMD> selectInst DUT2_instruction_array_reg_45__10_
<CMD> selectInst DUT2_instruction_array_reg_45__11_
<CMD> selectInst DUT2_instruction_array_reg_45__12_
<CMD> selectInst DUT2_instruction_array_reg_45__2_
<CMD> selectInst DUT2_instruction_array_reg_45__4_
<CMD> selectInst DUT2_instruction_array_reg_45__5_
<CMD> selectInst DUT2_instruction_array_reg_47__10_
<CMD> selectInst DUT2_instruction_array_reg_47__11_
<CMD> selectInst DUT2_instruction_array_reg_47__8_
<CMD> selectInst DUT2_instruction_array_reg_47__9_
<CMD> selectInst DUT2_instruction_array_reg_53__10_
<CMD> selectInst DUT2_instruction_array_reg_53__11_
<CMD> selectInst DUT2_instruction_array_reg_53__12_
<CMD> selectInst DUT2_instruction_array_reg_53__2_
<CMD> selectInst DUT2_instruction_array_reg_53__3_
<CMD> selectInst DUT2_instruction_array_reg_53__4_
<CMD> selectInst DUT2_instruction_array_reg_53__5_
<CMD> selectInst DUT2_instruction_array_reg_55__10_
<CMD> selectInst DUT2_instruction_array_reg_55__11_
<CMD> selectInst DUT2_instruction_array_reg_55__8_
<CMD> selectInst DUT2_instruction_array_reg_55__9_
<CMD> selectInst DUT2_instruction_array_reg_57__9_
<CMD> selectInst DUT2_instruction_array_reg_5__10_
<CMD> selectInst DUT2_instruction_array_reg_5__11_
<CMD> selectInst DUT2_instruction_array_reg_5__12_
<CMD> selectInst DUT2_instruction_array_reg_5__2_
<CMD> selectInst DUT2_instruction_array_reg_5__3_
<CMD> selectInst DUT2_instruction_array_reg_5__4_
<CMD> selectInst DUT2_instruction_array_reg_5__5_
<CMD> selectInst DUT2_instruction_array_reg_61__10_
<CMD> selectInst DUT2_instruction_array_reg_61__11_
<CMD> selectInst DUT2_instruction_array_reg_61__12_
<CMD> selectInst DUT2_instruction_array_reg_61__2_
<CMD> selectInst DUT2_instruction_array_reg_61__3_
<CMD> selectInst DUT2_instruction_array_reg_61__4_
<CMD> selectInst DUT2_instruction_array_reg_61__5_
<CMD> selectInst DUT2_instruction_array_reg_7__10_
<CMD> selectInst DUT2_instruction_array_reg_7__11_
<CMD> selectInst DUT2_instruction_array_reg_7__8_
<CMD> selectInst DUT2_instruction_array_reg_7__9_
<CMD_INTERNAL> selectObject Net CTS_9
<CMD> selectInst DUT2_instruction_array_reg_143__0_
<CMD> selectInst DUT2_instruction_array_reg_143__4_
<CMD> selectInst DUT2_instruction_array_reg_143__9_
<CMD> selectInst DUT2_instruction_array_reg_175__10_
<CMD> selectInst DUT2_instruction_array_reg_175__11_
<CMD> selectInst DUT2_instruction_array_reg_175__13_
<CMD> selectInst DUT2_instruction_array_reg_175__3_
<CMD> selectInst DUT2_instruction_array_reg_175__4_
<CMD> selectInst DUT2_instruction_array_reg_175__5_
<CMD> selectInst DUT2_instruction_array_reg_175__6_
<CMD> selectInst DUT2_instruction_array_reg_175__7_
<CMD> selectInst DUT2_instruction_array_reg_175__9_
<CMD> selectInst DUT2_instruction_array_reg_197__1_
<CMD> selectInst DUT2_instruction_array_reg_197__2_
<CMD> selectInst DUT2_instruction_array_reg_197__4_
<CMD> selectInst DUT2_instruction_array_reg_199__0_
<CMD> selectInst DUT2_instruction_array_reg_199__2_
<CMD> selectInst DUT2_instruction_array_reg_199__9_
<CMD> selectInst DUT2_instruction_array_reg_203__2_
<CMD> selectInst DUT2_instruction_array_reg_205__1_
<CMD> selectInst DUT2_instruction_array_reg_205__2_
<CMD> selectInst DUT2_instruction_array_reg_205__4_
<CMD> selectInst DUT2_instruction_array_reg_207__0_
<CMD> selectInst DUT2_instruction_array_reg_207__2_
<CMD> selectInst DUT2_instruction_array_reg_209__0_
<CMD> selectInst DUT2_instruction_array_reg_209__10_
<CMD> selectInst DUT2_instruction_array_reg_209__11_
<CMD> selectInst DUT2_instruction_array_reg_209__12_
<CMD> selectInst DUT2_instruction_array_reg_209__13_
<CMD> selectInst DUT2_instruction_array_reg_209__1_
<CMD> selectInst DUT2_instruction_array_reg_209__2_
<CMD> selectInst DUT2_instruction_array_reg_209__3_
<CMD> selectInst DUT2_instruction_array_reg_209__4_
<CMD> selectInst DUT2_instruction_array_reg_209__5_
<CMD> selectInst DUT2_instruction_array_reg_209__6_
<CMD> selectInst DUT2_instruction_array_reg_209__7_
<CMD> selectInst DUT2_instruction_array_reg_209__8_
<CMD> selectInst DUT2_instruction_array_reg_209__9_
<CMD> selectInst DUT2_instruction_array_reg_215__0_
<CMD> selectInst DUT2_instruction_array_reg_217__0_
<CMD> selectInst DUT2_instruction_array_reg_217__10_
<CMD> selectInst DUT2_instruction_array_reg_217__11_
<CMD> selectInst DUT2_instruction_array_reg_217__12_
<CMD> selectInst DUT2_instruction_array_reg_217__13_
<CMD> selectInst DUT2_instruction_array_reg_217__1_
<CMD> selectInst DUT2_instruction_array_reg_217__2_
<CMD> selectInst DUT2_instruction_array_reg_217__3_
<CMD> selectInst DUT2_instruction_array_reg_217__4_
<CMD> selectInst DUT2_instruction_array_reg_217__5_
<CMD> selectInst DUT2_instruction_array_reg_217__6_
<CMD> selectInst DUT2_instruction_array_reg_217__7_
<CMD> selectInst DUT2_instruction_array_reg_217__8_
<CMD> selectInst DUT2_instruction_array_reg_217__9_
<CMD> selectInst DUT2_instruction_array_reg_221__2_
<CMD> selectInst DUT2_instruction_array_reg_223__0_
<CMD> selectInst DUT2_instruction_array_reg_223__2_
<CMD> selectInst DUT2_instruction_array_reg_229__1_
<CMD> selectInst DUT2_instruction_array_reg_229__2_
<CMD> selectInst DUT2_instruction_array_reg_229__4_
<CMD> selectInst DUT2_instruction_array_reg_231__0_
<CMD> selectInst DUT2_instruction_array_reg_231__2_
<CMD> selectInst DUT2_instruction_array_reg_235__2_
<CMD> selectInst DUT2_instruction_array_reg_237__1_
<CMD> selectInst DUT2_instruction_array_reg_237__2_
<CMD> selectInst DUT2_instruction_array_reg_237__4_
<CMD> selectInst DUT2_instruction_array_reg_239__0_
<CMD> selectInst DUT2_instruction_array_reg_239__2_
<CMD> selectInst DUT2_instruction_array_reg_241__0_
<CMD> selectInst DUT2_instruction_array_reg_241__10_
<CMD> selectInst DUT2_instruction_array_reg_241__11_
<CMD> selectInst DUT2_instruction_array_reg_241__12_
<CMD> selectInst DUT2_instruction_array_reg_241__13_
<CMD> selectInst DUT2_instruction_array_reg_241__1_
<CMD> selectInst DUT2_instruction_array_reg_241__2_
<CMD> selectInst DUT2_instruction_array_reg_241__3_
<CMD> selectInst DUT2_instruction_array_reg_241__4_
<CMD> selectInst DUT2_instruction_array_reg_241__5_
<CMD> selectInst DUT2_instruction_array_reg_241__6_
<CMD> selectInst DUT2_instruction_array_reg_241__7_
<CMD> selectInst DUT2_instruction_array_reg_241__8_
<CMD> selectInst DUT2_instruction_array_reg_241__9_
<CMD> selectInst DUT2_instruction_array_reg_247__0_
<CMD> selectInst DUT2_instruction_array_reg_247__7_
<CMD> selectInst DUT2_instruction_array_reg_249__0_
<CMD> selectInst DUT2_instruction_array_reg_249__10_
<CMD> selectInst DUT2_instruction_array_reg_249__11_
<CMD> selectInst DUT2_instruction_array_reg_249__12_
<CMD> selectInst DUT2_instruction_array_reg_249__13_
<CMD> selectInst DUT2_instruction_array_reg_249__1_
<CMD> selectInst DUT2_instruction_array_reg_249__2_
<CMD> selectInst DUT2_instruction_array_reg_249__3_
<CMD> selectInst DUT2_instruction_array_reg_249__4_
<CMD> selectInst DUT2_instruction_array_reg_249__5_
<CMD> selectInst DUT2_instruction_array_reg_249__6_
<CMD> selectInst DUT2_instruction_array_reg_249__7_
<CMD> selectInst DUT2_instruction_array_reg_249__8_
<CMD> selectInst DUT2_instruction_array_reg_249__9_
<CMD> selectInst DUT2_instruction_array_reg_253__2_
<CMD> selectInst DUT2_instruction_array_reg_255__0_
<CMD> selectInst DUT2_instruction_array_reg_255__2_
<CMD_INTERNAL> selectObject Net CTS_10
<CMD> selectInst DUT2_instruction_array_reg_15__13_
<CMD> selectInst DUT2_instruction_array_reg_15__7_
<CMD> selectInst DUT2_instruction_array_reg_193__10_
<CMD> selectInst DUT2_instruction_array_reg_193__2_
<CMD> selectInst DUT2_instruction_array_reg_193__3_
<CMD> selectInst DUT2_instruction_array_reg_195__0_
<CMD> selectInst DUT2_instruction_array_reg_195__10_
<CMD> selectInst DUT2_instruction_array_reg_195__11_
<CMD> selectInst DUT2_instruction_array_reg_195__12_
<CMD> selectInst DUT2_instruction_array_reg_195__13_
<CMD> selectInst DUT2_instruction_array_reg_195__1_
<CMD> selectInst DUT2_instruction_array_reg_195__2_
<CMD> selectInst DUT2_instruction_array_reg_195__3_
<CMD> selectInst DUT2_instruction_array_reg_195__4_
<CMD> selectInst DUT2_instruction_array_reg_195__5_
<CMD> selectInst DUT2_instruction_array_reg_195__6_
<CMD> selectInst DUT2_instruction_array_reg_195__7_
<CMD> selectInst DUT2_instruction_array_reg_195__8_
<CMD> selectInst DUT2_instruction_array_reg_195__9_
<CMD> selectInst DUT2_instruction_array_reg_201__10_
<CMD> selectInst DUT2_instruction_array_reg_201__3_
<CMD> selectInst DUT2_instruction_array_reg_203__1_
<CMD> selectInst DUT2_instruction_array_reg_203__9_
<CMD> selectInst DUT2_instruction_array_reg_211__0_
<CMD> selectInst DUT2_instruction_array_reg_211__10_
<CMD> selectInst DUT2_instruction_array_reg_211__11_
<CMD> selectInst DUT2_instruction_array_reg_211__12_
<CMD> selectInst DUT2_instruction_array_reg_211__13_
<CMD> selectInst DUT2_instruction_array_reg_211__1_
<CMD> selectInst DUT2_instruction_array_reg_211__2_
<CMD> selectInst DUT2_instruction_array_reg_211__3_
<CMD> selectInst DUT2_instruction_array_reg_211__4_
<CMD> selectInst DUT2_instruction_array_reg_211__5_
<CMD> selectInst DUT2_instruction_array_reg_211__6_
<CMD> selectInst DUT2_instruction_array_reg_211__7_
<CMD> selectInst DUT2_instruction_array_reg_211__8_
<CMD> selectInst DUT2_instruction_array_reg_211__9_
<CMD> selectInst DUT2_instruction_array_reg_219__10_
<CMD> selectInst DUT2_instruction_array_reg_219__11_
<CMD> selectInst DUT2_instruction_array_reg_219__13_
<CMD> selectInst DUT2_instruction_array_reg_219__6_
<CMD> selectInst DUT2_instruction_array_reg_219__7_
<CMD> selectInst DUT2_instruction_array_reg_225__10_
<CMD> selectInst DUT2_instruction_array_reg_225__2_
<CMD> selectInst DUT2_instruction_array_reg_225__3_
<CMD> selectInst DUT2_instruction_array_reg_227__0_
<CMD> selectInst DUT2_instruction_array_reg_227__10_
<CMD> selectInst DUT2_instruction_array_reg_227__11_
<CMD> selectInst DUT2_instruction_array_reg_227__12_
<CMD> selectInst DUT2_instruction_array_reg_227__13_
<CMD> selectInst DUT2_instruction_array_reg_227__1_
<CMD> selectInst DUT2_instruction_array_reg_227__2_
<CMD> selectInst DUT2_instruction_array_reg_227__3_
<CMD> selectInst DUT2_instruction_array_reg_227__4_
<CMD> selectInst DUT2_instruction_array_reg_227__5_
<CMD> selectInst DUT2_instruction_array_reg_227__6_
<CMD> selectInst DUT2_instruction_array_reg_227__7_
<CMD> selectInst DUT2_instruction_array_reg_227__8_
<CMD> selectInst DUT2_instruction_array_reg_227__9_
<CMD> selectInst DUT2_instruction_array_reg_233__10_
<CMD> selectInst DUT2_instruction_array_reg_233__2_
<CMD> selectInst DUT2_instruction_array_reg_233__3_
<CMD> selectInst DUT2_instruction_array_reg_235__10_
<CMD> selectInst DUT2_instruction_array_reg_235__11_
<CMD> selectInst DUT2_instruction_array_reg_235__12_
<CMD> selectInst DUT2_instruction_array_reg_235__13_
<CMD> selectInst DUT2_instruction_array_reg_235__1_
<CMD> selectInst DUT2_instruction_array_reg_235__3_
<CMD> selectInst DUT2_instruction_array_reg_235__4_
<CMD> selectInst DUT2_instruction_array_reg_235__5_
<CMD> selectInst DUT2_instruction_array_reg_235__6_
<CMD> selectInst DUT2_instruction_array_reg_235__7_
<CMD> selectInst DUT2_instruction_array_reg_235__9_
<CMD> selectInst DUT2_instruction_array_reg_243__0_
<CMD> selectInst DUT2_instruction_array_reg_243__10_
<CMD> selectInst DUT2_instruction_array_reg_243__11_
<CMD> selectInst DUT2_instruction_array_reg_243__12_
<CMD> selectInst DUT2_instruction_array_reg_243__13_
<CMD> selectInst DUT2_instruction_array_reg_243__1_
<CMD> selectInst DUT2_instruction_array_reg_243__2_
<CMD> selectInst DUT2_instruction_array_reg_243__3_
<CMD> selectInst DUT2_instruction_array_reg_243__4_
<CMD> selectInst DUT2_instruction_array_reg_243__5_
<CMD> selectInst DUT2_instruction_array_reg_243__6_
<CMD> selectInst DUT2_instruction_array_reg_243__7_
<CMD> selectInst DUT2_instruction_array_reg_243__8_
<CMD> selectInst DUT2_instruction_array_reg_243__9_
<CMD> selectInst DUT2_instruction_array_reg_251__0_
<CMD> selectInst DUT2_instruction_array_reg_251__13_
<CMD> selectInst DUT2_instruction_array_reg_251__4_
<CMD> selectInst DUT2_instruction_array_reg_251__5_
<CMD> selectInst DUT2_instruction_array_reg_251__6_
<CMD> selectInst DUT2_instruction_array_reg_251__7_
<CMD> selectInst DUT2_instruction_array_reg_251__8_
<CMD> selectInst DUT2_instruction_array_reg_39__13_
<CMD> selectInst DUT2_instruction_array_reg_39__7_
<CMD> selectInst DUT2_instruction_array_reg_47__13_
<CMD> selectInst DUT2_instruction_array_reg_47__7_
<CMD> selectInst DUT2_instruction_array_reg_7__13_
<CMD> selectInst DUT2_instruction_array_reg_7__7_
<CMD_INTERNAL> selectObject Net CTS_11
<CMD> selectInst DUT2_instruction_array_reg_133__0_
<CMD> selectInst DUT2_instruction_array_reg_133__10_
<CMD> selectInst DUT2_instruction_array_reg_133__11_
<CMD> selectInst DUT2_instruction_array_reg_133__12_
<CMD> selectInst DUT2_instruction_array_reg_133__13_
<CMD> selectInst DUT2_instruction_array_reg_133__1_
<CMD> selectInst DUT2_instruction_array_reg_133__2_
<CMD> selectInst DUT2_instruction_array_reg_133__3_
<CMD> selectInst DUT2_instruction_array_reg_133__4_
<CMD> selectInst DUT2_instruction_array_reg_133__5_
<CMD> selectInst DUT2_instruction_array_reg_133__6_
<CMD> selectInst DUT2_instruction_array_reg_133__7_
<CMD> selectInst DUT2_instruction_array_reg_133__8_
<CMD> selectInst DUT2_instruction_array_reg_133__9_
<CMD> selectInst DUT2_instruction_array_reg_141__0_
<CMD> selectInst DUT2_instruction_array_reg_141__10_
<CMD> selectInst DUT2_instruction_array_reg_141__11_
<CMD> selectInst DUT2_instruction_array_reg_141__12_
<CMD> selectInst DUT2_instruction_array_reg_141__13_
<CMD> selectInst DUT2_instruction_array_reg_141__1_
<CMD> selectInst DUT2_instruction_array_reg_141__2_
<CMD> selectInst DUT2_instruction_array_reg_141__3_
<CMD> selectInst DUT2_instruction_array_reg_141__4_
<CMD> selectInst DUT2_instruction_array_reg_141__5_
<CMD> selectInst DUT2_instruction_array_reg_141__6_
<CMD> selectInst DUT2_instruction_array_reg_141__7_
<CMD> selectInst DUT2_instruction_array_reg_141__8_
<CMD> selectInst DUT2_instruction_array_reg_141__9_
<CMD> selectInst DUT2_instruction_array_reg_143__8_
<CMD> selectInst DUT2_instruction_array_reg_149__0_
<CMD> selectInst DUT2_instruction_array_reg_149__10_
<CMD> selectInst DUT2_instruction_array_reg_149__13_
<CMD> selectInst DUT2_instruction_array_reg_149__6_
<CMD> selectInst DUT2_instruction_array_reg_149__7_
<CMD> selectInst DUT2_instruction_array_reg_149__8_
<CMD> selectInst DUT2_instruction_array_reg_151__10_
<CMD> selectInst DUT2_instruction_array_reg_151__13_
<CMD> selectInst DUT2_instruction_array_reg_157__0_
<CMD> selectInst DUT2_instruction_array_reg_157__10_
<CMD> selectInst DUT2_instruction_array_reg_157__11_
<CMD> selectInst DUT2_instruction_array_reg_157__12_
<CMD> selectInst DUT2_instruction_array_reg_157__13_
<CMD> selectInst DUT2_instruction_array_reg_157__1_
<CMD> selectInst DUT2_instruction_array_reg_157__2_
<CMD> selectInst DUT2_instruction_array_reg_157__3_
<CMD> selectInst DUT2_instruction_array_reg_157__4_
<CMD> selectInst DUT2_instruction_array_reg_157__5_
<CMD> selectInst DUT2_instruction_array_reg_157__6_
<CMD> selectInst DUT2_instruction_array_reg_157__7_
<CMD> selectInst DUT2_instruction_array_reg_157__8_
<CMD> selectInst DUT2_instruction_array_reg_157__9_
<CMD> selectInst DUT2_instruction_array_reg_165__0_
<CMD> selectInst DUT2_instruction_array_reg_165__10_
<CMD> selectInst DUT2_instruction_array_reg_165__11_
<CMD> selectInst DUT2_instruction_array_reg_165__12_
<CMD> selectInst DUT2_instruction_array_reg_165__13_
<CMD> selectInst DUT2_instruction_array_reg_165__1_
<CMD> selectInst DUT2_instruction_array_reg_165__2_
<CMD> selectInst DUT2_instruction_array_reg_165__3_
<CMD> selectInst DUT2_instruction_array_reg_165__4_
<CMD> selectInst DUT2_instruction_array_reg_165__5_
<CMD> selectInst DUT2_instruction_array_reg_165__6_
<CMD> selectInst DUT2_instruction_array_reg_165__7_
<CMD> selectInst DUT2_instruction_array_reg_165__8_
<CMD> selectInst DUT2_instruction_array_reg_165__9_
<CMD> selectInst DUT2_instruction_array_reg_173__10_
<CMD> selectInst DUT2_instruction_array_reg_173__11_
<CMD> selectInst DUT2_instruction_array_reg_173__2_
<CMD> selectInst DUT2_instruction_array_reg_173__3_
<CMD> selectInst DUT2_instruction_array_reg_173__6_
<CMD> selectInst DUT2_instruction_array_reg_181__0_
<CMD> selectInst DUT2_instruction_array_reg_181__10_
<CMD> selectInst DUT2_instruction_array_reg_181__13_
<CMD> selectInst DUT2_instruction_array_reg_181__6_
<CMD> selectInst DUT2_instruction_array_reg_181__7_
<CMD> selectInst DUT2_instruction_array_reg_181__8_
<CMD> selectInst DUT2_instruction_array_reg_183__10_
<CMD> selectInst DUT2_instruction_array_reg_183__9_
<CMD> selectInst DUT2_instruction_array_reg_189__0_
<CMD> selectInst DUT2_instruction_array_reg_189__10_
<CMD> selectInst DUT2_instruction_array_reg_189__11_
<CMD> selectInst DUT2_instruction_array_reg_189__12_
<CMD> selectInst DUT2_instruction_array_reg_189__13_
<CMD> selectInst DUT2_instruction_array_reg_189__1_
<CMD> selectInst DUT2_instruction_array_reg_189__2_
<CMD> selectInst DUT2_instruction_array_reg_189__3_
<CMD> selectInst DUT2_instruction_array_reg_189__4_
<CMD> selectInst DUT2_instruction_array_reg_189__5_
<CMD> selectInst DUT2_instruction_array_reg_189__6_
<CMD> selectInst DUT2_instruction_array_reg_189__7_
<CMD> selectInst DUT2_instruction_array_reg_189__8_
<CMD> selectInst DUT2_instruction_array_reg_189__9_
<CMD> selectInst DUT2_instruction_array_reg_191__10_
<CMD> selectInst DUT2_instruction_array_reg_191__8_
<CMD> selectInst DUT2_instruction_array_reg_247__11_
<CMD> selectInst DUT2_instruction_array_reg_247__13_
<CMD> selectInst DUT2_instruction_array_reg_247__3_
<CMD> selectInst DUT2_instruction_array_reg_247__4_
<CMD> selectInst DUT2_instruction_array_reg_247__5_
<CMD> selectInst DUT2_instruction_array_reg_247__8_
<CMD_INTERNAL> selectObject Net CTS_12
<CMD> selectInst DUT2_instruction_array_reg_15__1_
<CMD> selectInst DUT2_instruction_array_reg_15__2_
<CMD> selectInst DUT2_instruction_array_reg_17__11_
<CMD> selectInst DUT2_instruction_array_reg_17__12_
<CMD> selectInst DUT2_instruction_array_reg_17__3_
<CMD> selectInst DUT2_instruction_array_reg_17__4_
<CMD> selectInst DUT2_instruction_array_reg_17__5_
<CMD> selectInst DUT2_instruction_array_reg_17__6_
<CMD> selectInst DUT2_instruction_array_reg_17__7_
<CMD> selectInst DUT2_instruction_array_reg_1__11_
<CMD> selectInst DUT2_instruction_array_reg_1__12_
<CMD> selectInst DUT2_instruction_array_reg_1__4_
<CMD> selectInst DUT2_instruction_array_reg_1__5_
<CMD> selectInst DUT2_instruction_array_reg_1__6_
<CMD> selectInst DUT2_instruction_array_reg_1__7_
<CMD> selectInst DUT2_instruction_array_reg_23__10_
<CMD> selectInst DUT2_instruction_array_reg_23__11_
<CMD> selectInst DUT2_instruction_array_reg_23__1_
<CMD> selectInst DUT2_instruction_array_reg_23__2_
<CMD> selectInst DUT2_instruction_array_reg_25__11_
<CMD> selectInst DUT2_instruction_array_reg_25__12_
<CMD> selectInst DUT2_instruction_array_reg_25__4_
<CMD> selectInst DUT2_instruction_array_reg_25__5_
<CMD> selectInst DUT2_instruction_array_reg_25__6_
<CMD> selectInst DUT2_instruction_array_reg_25__7_
<CMD> selectInst DUT2_instruction_array_reg_31__0_
<CMD> selectInst DUT2_instruction_array_reg_31__10_
<CMD> selectInst DUT2_instruction_array_reg_31__11_
<CMD> selectInst DUT2_instruction_array_reg_31__1_
<CMD> selectInst DUT2_instruction_array_reg_31__3_
<CMD> selectInst DUT2_instruction_array_reg_31__8_
<CMD> selectInst DUT2_instruction_array_reg_31__9_
<CMD> selectInst DUT2_instruction_array_reg_33__11_
<CMD> selectInst DUT2_instruction_array_reg_33__12_
<CMD> selectInst DUT2_instruction_array_reg_33__4_
<CMD> selectInst DUT2_instruction_array_reg_33__5_
<CMD> selectInst DUT2_instruction_array_reg_33__6_
<CMD> selectInst DUT2_instruction_array_reg_33__7_
<CMD> selectInst DUT2_instruction_array_reg_35__11_
<CMD> selectInst DUT2_instruction_array_reg_35__12_
<CMD> selectInst DUT2_instruction_array_reg_35__4_
<CMD> selectInst DUT2_instruction_array_reg_35__5_
<CMD> selectInst DUT2_instruction_array_reg_35__6_
<CMD> selectInst DUT2_instruction_array_reg_35__7_
<CMD> selectInst DUT2_instruction_array_reg_35__9_
<CMD> selectInst DUT2_instruction_array_reg_39__0_
<CMD> selectInst DUT2_instruction_array_reg_39__1_
<CMD> selectInst DUT2_instruction_array_reg_39__2_
<CMD> selectInst DUT2_instruction_array_reg_39__3_
<CMD> selectInst DUT2_instruction_array_reg_39__5_
<CMD> selectInst DUT2_instruction_array_reg_3__11_
<CMD> selectInst DUT2_instruction_array_reg_3__12_
<CMD> selectInst DUT2_instruction_array_reg_3__7_
<CMD> selectInst DUT2_instruction_array_reg_3__9_
<CMD> selectInst DUT2_instruction_array_reg_41__11_
<CMD> selectInst DUT2_instruction_array_reg_41__12_
<CMD> selectInst DUT2_instruction_array_reg_41__1_
<CMD> selectInst DUT2_instruction_array_reg_41__3_
<CMD> selectInst DUT2_instruction_array_reg_41__4_
<CMD> selectInst DUT2_instruction_array_reg_41__5_
<CMD> selectInst DUT2_instruction_array_reg_41__6_
<CMD> selectInst DUT2_instruction_array_reg_41__7_
<CMD> selectInst DUT2_instruction_array_reg_47__1_
<CMD> selectInst DUT2_instruction_array_reg_49__11_
<CMD> selectInst DUT2_instruction_array_reg_49__12_
<CMD> selectInst DUT2_instruction_array_reg_49__3_
<CMD> selectInst DUT2_instruction_array_reg_49__4_
<CMD> selectInst DUT2_instruction_array_reg_49__5_
<CMD> selectInst DUT2_instruction_array_reg_49__6_
<CMD> selectInst DUT2_instruction_array_reg_49__7_
<CMD> selectInst DUT2_instruction_array_reg_55__1_
<CMD> selectInst DUT2_instruction_array_reg_55__2_
<CMD> selectInst DUT2_instruction_array_reg_57__11_
<CMD> selectInst DUT2_instruction_array_reg_57__12_
<CMD> selectInst DUT2_instruction_array_reg_57__4_
<CMD> selectInst DUT2_instruction_array_reg_57__5_
<CMD> selectInst DUT2_instruction_array_reg_57__6_
<CMD> selectInst DUT2_instruction_array_reg_57__7_
<CMD> selectInst DUT2_instruction_array_reg_59__6_
<CMD> selectInst DUT2_instruction_array_reg_63__10_
<CMD> selectInst DUT2_instruction_array_reg_63__11_
<CMD> selectInst DUT2_instruction_array_reg_63__13_
<CMD> selectInst DUT2_instruction_array_reg_63__1_
<CMD> selectInst DUT2_instruction_array_reg_63__8_
<CMD> selectInst DUT2_instruction_array_reg_63__9_
<CMD> selectInst DUT2_instruction_array_reg_7__0_
<CMD> selectInst DUT2_instruction_array_reg_7__1_
<CMD> selectInst DUT2_instruction_array_reg_7__2_
<CMD> selectInst DUT2_instruction_array_reg_7__3_
<CMD> selectInst DUT2_instruction_array_reg_7__5_
<CMD> selectInst DUT2_instruction_array_reg_9__11_
<CMD> selectInst DUT2_instruction_array_reg_9__12_
<CMD> selectInst DUT2_instruction_array_reg_9__3_
<CMD> selectInst DUT2_instruction_array_reg_9__4_
<CMD> selectInst DUT2_instruction_array_reg_9__5_
<CMD> selectInst DUT2_instruction_array_reg_9__6_
<CMD> selectInst DUT2_instruction_array_reg_9__7_
<CMD_INTERNAL> selectObject Net CTS_13
<CMD> selectInst CTS_ccl_a_buf_00054
<CMD> selectInst CTS_ccl_a_buf_00060
<CMD> selectInst CTS_ccl_a_buf_00062
<CMD> selectInst CTS_ccl_a_buf_00064
<CMD> selectInst CTS_ccl_a_buf_00066
<CMD> selectInst CTS_ccl_a_buf_00068
<CMD> selectInst CTS_ccl_a_buf_00070
<CMD> selectInst CTS_ccl_a_buf_00074
<CMD> selectInst CTS_ccl_a_buf_00080
<CMD> selectInst CTS_ccl_a_buf_00082
<CMD> selectInst CTS_ccl_a_buf_00092
<CMD> selectInst CTS_ccl_a_buf_00120
<CMD> selectInst CTS_ccl_a_buf_00126
<CMD> selectInst CTS_ccl_a_buf_00134
<CMD> selectInst CTS_ccl_a_buf_00142
<CMD> selectInst CTS_ccl_a_buf_00144
<CMD_INTERNAL> selectObject Net CTS_31
<CMD> selectInst DUT2_operand_array_reg_100__1_
<CMD> selectInst DUT2_operand_array_reg_100__3_
<CMD> selectInst DUT2_operand_array_reg_100__4_
<CMD> selectInst DUT2_operand_array_reg_100__7_
<CMD> selectInst DUT2_operand_array_reg_108__3_
<CMD> selectInst DUT2_operand_array_reg_108__4_
<CMD> selectInst DUT2_operand_array_reg_108__7_
<CMD> selectInst DUT2_operand_array_reg_116__1_
<CMD> selectInst DUT2_operand_array_reg_116__3_
<CMD> selectInst DUT2_operand_array_reg_116__4_
<CMD> selectInst DUT2_operand_array_reg_116__6_
<CMD> selectInst DUT2_operand_array_reg_116__7_
<CMD> selectInst DUT2_operand_array_reg_118__2_
<CMD> selectInst DUT2_operand_array_reg_118__4_
<CMD> selectInst DUT2_operand_array_reg_118__5_
<CMD> selectInst DUT2_operand_array_reg_118__6_
<CMD> selectInst DUT2_operand_array_reg_124__1_
<CMD> selectInst DUT2_operand_array_reg_124__3_
<CMD> selectInst DUT2_operand_array_reg_124__4_
<CMD> selectInst DUT2_operand_array_reg_124__7_
<CMD> selectInst DUT2_operand_array_reg_12__0_
<CMD> selectInst DUT2_operand_array_reg_12__1_
<CMD> selectInst DUT2_operand_array_reg_12__3_
<CMD> selectInst DUT2_operand_array_reg_12__4_
<CMD> selectInst DUT2_operand_array_reg_20__0_
<CMD> selectInst DUT2_operand_array_reg_20__1_
<CMD> selectInst DUT2_operand_array_reg_20__2_
<CMD> selectInst DUT2_operand_array_reg_20__3_
<CMD> selectInst DUT2_operand_array_reg_20__4_
<CMD> selectInst DUT2_operand_array_reg_28__0_
<CMD> selectInst DUT2_operand_array_reg_28__1_
<CMD> selectInst DUT2_operand_array_reg_28__3_
<CMD> selectInst DUT2_operand_array_reg_28__4_
<CMD> selectInst DUT2_operand_array_reg_30__5_
<CMD> selectInst DUT2_operand_array_reg_30__6_
<CMD> selectInst DUT2_operand_array_reg_36__0_
<CMD> selectInst DUT2_operand_array_reg_36__1_
<CMD> selectInst DUT2_operand_array_reg_36__2_
<CMD> selectInst DUT2_operand_array_reg_36__3_
<CMD> selectInst DUT2_operand_array_reg_36__4_
<CMD> selectInst DUT2_operand_array_reg_36__5_
<CMD> selectInst DUT2_operand_array_reg_36__6_
<CMD> selectInst DUT2_operand_array_reg_36__7_
<CMD> selectInst DUT2_operand_array_reg_38__5_
<CMD> selectInst DUT2_operand_array_reg_38__6_
<CMD> selectInst DUT2_operand_array_reg_38__7_
<CMD> selectInst DUT2_operand_array_reg_44__0_
<CMD> selectInst DUT2_operand_array_reg_44__1_
<CMD> selectInst DUT2_operand_array_reg_44__3_
<CMD> selectInst DUT2_operand_array_reg_44__4_
<CMD> selectInst DUT2_operand_array_reg_4__0_
<CMD> selectInst DUT2_operand_array_reg_4__1_
<CMD> selectInst DUT2_operand_array_reg_4__2_
<CMD> selectInst DUT2_operand_array_reg_4__3_
<CMD> selectInst DUT2_operand_array_reg_4__4_
<CMD> selectInst DUT2_operand_array_reg_4__5_
<CMD> selectInst DUT2_operand_array_reg_4__6_
<CMD> selectInst DUT2_operand_array_reg_4__7_
<CMD> selectInst DUT2_operand_array_reg_52__0_
<CMD> selectInst DUT2_operand_array_reg_52__1_
<CMD> selectInst DUT2_operand_array_reg_52__2_
<CMD> selectInst DUT2_operand_array_reg_52__3_
<CMD> selectInst DUT2_operand_array_reg_52__4_
<CMD> selectInst DUT2_operand_array_reg_54__5_
<CMD> selectInst DUT2_operand_array_reg_54__6_
<CMD> selectInst DUT2_operand_array_reg_60__0_
<CMD> selectInst DUT2_operand_array_reg_60__1_
<CMD> selectInst DUT2_operand_array_reg_60__2_
<CMD> selectInst DUT2_operand_array_reg_60__3_
<CMD> selectInst DUT2_operand_array_reg_60__4_
<CMD> selectInst DUT2_operand_array_reg_62__5_
<CMD> selectInst DUT2_operand_array_reg_62__6_
<CMD> selectInst DUT2_operand_array_reg_62__7_
<CMD> selectInst DUT2_operand_array_reg_68__1_
<CMD> selectInst DUT2_operand_array_reg_68__3_
<CMD> selectInst DUT2_operand_array_reg_68__4_
<CMD> selectInst DUT2_operand_array_reg_68__7_
<CMD> selectInst DUT2_operand_array_reg_6__5_
<CMD> selectInst DUT2_operand_array_reg_6__6_
<CMD> selectInst DUT2_operand_array_reg_6__7_
<CMD> selectInst DUT2_operand_array_reg_76__1_
<CMD> selectInst DUT2_operand_array_reg_76__3_
<CMD> selectInst DUT2_operand_array_reg_76__4_
<CMD> selectInst DUT2_operand_array_reg_76__7_
<CMD> selectInst DUT2_operand_array_reg_84__1_
<CMD> selectInst DUT2_operand_array_reg_84__3_
<CMD> selectInst DUT2_operand_array_reg_84__4_
<CMD> selectInst DUT2_operand_array_reg_84__6_
<CMD> selectInst DUT2_operand_array_reg_84__7_
<CMD> selectInst DUT2_operand_array_reg_86__1_
<CMD> selectInst DUT2_operand_array_reg_86__2_
<CMD> selectInst DUT2_operand_array_reg_86__3_
<CMD> selectInst DUT2_operand_array_reg_86__4_
<CMD> selectInst DUT2_operand_array_reg_86__6_
<CMD> selectInst DUT2_operand_array_reg_92__1_
<CMD> selectInst DUT2_operand_array_reg_92__3_
<CMD> selectInst DUT2_operand_array_reg_92__4_
<CMD> selectInst DUT2_operand_array_reg_92__7_
<CMD_INTERNAL> selectObject Net CTS_32
<CMD> selectInst DUT2_operand_array_reg_0__0_
<CMD> selectInst DUT2_operand_array_reg_0__1_
<CMD> selectInst DUT2_operand_array_reg_0__2_
<CMD> selectInst DUT2_operand_array_reg_0__3_
<CMD> selectInst DUT2_operand_array_reg_0__4_
<CMD> selectInst DUT2_operand_array_reg_0__5_
<CMD> selectInst DUT2_operand_array_reg_0__6_
<CMD> selectInst DUT2_operand_array_reg_0__7_
<CMD> selectInst DUT2_operand_array_reg_112__3_
<CMD> selectInst DUT2_operand_array_reg_112__4_
<CMD> selectInst DUT2_operand_array_reg_112__5_
<CMD> selectInst DUT2_operand_array_reg_112__7_
<CMD> selectInst DUT2_operand_array_reg_16__0_
<CMD> selectInst DUT2_operand_array_reg_16__1_
<CMD> selectInst DUT2_operand_array_reg_16__2_
<CMD> selectInst DUT2_operand_array_reg_16__3_
<CMD> selectInst DUT2_operand_array_reg_16__4_
<CMD> selectInst DUT2_operand_array_reg_16__5_
<CMD> selectInst DUT2_operand_array_reg_16__6_
<CMD> selectInst DUT2_operand_array_reg_16__7_
<CMD> selectInst DUT2_operand_array_reg_18__1_
<CMD> selectInst DUT2_operand_array_reg_18__3_
<CMD> selectInst DUT2_operand_array_reg_18__5_
<CMD> selectInst DUT2_operand_array_reg_24__0_
<CMD> selectInst DUT2_operand_array_reg_24__1_
<CMD> selectInst DUT2_operand_array_reg_24__2_
<CMD> selectInst DUT2_operand_array_reg_24__3_
<CMD> selectInst DUT2_operand_array_reg_24__4_
<CMD> selectInst DUT2_operand_array_reg_24__5_
<CMD> selectInst DUT2_operand_array_reg_24__6_
<CMD> selectInst DUT2_operand_array_reg_24__7_
<CMD> selectInst DUT2_operand_array_reg_32__0_
<CMD> selectInst DUT2_operand_array_reg_32__1_
<CMD> selectInst DUT2_operand_array_reg_32__2_
<CMD> selectInst DUT2_operand_array_reg_32__3_
<CMD> selectInst DUT2_operand_array_reg_32__4_
<CMD> selectInst DUT2_operand_array_reg_32__5_
<CMD> selectInst DUT2_operand_array_reg_32__6_
<CMD> selectInst DUT2_operand_array_reg_32__7_
<CMD> selectInst DUT2_operand_array_reg_40__0_
<CMD> selectInst DUT2_operand_array_reg_40__1_
<CMD> selectInst DUT2_operand_array_reg_40__2_
<CMD> selectInst DUT2_operand_array_reg_40__3_
<CMD> selectInst DUT2_operand_array_reg_40__4_
<CMD> selectInst DUT2_operand_array_reg_40__5_
<CMD> selectInst DUT2_operand_array_reg_40__6_
<CMD> selectInst DUT2_operand_array_reg_40__7_
<CMD> selectInst DUT2_operand_array_reg_48__0_
<CMD> selectInst DUT2_operand_array_reg_48__1_
<CMD> selectInst DUT2_operand_array_reg_48__2_
<CMD> selectInst DUT2_operand_array_reg_48__3_
<CMD> selectInst DUT2_operand_array_reg_48__4_
<CMD> selectInst DUT2_operand_array_reg_48__5_
<CMD> selectInst DUT2_operand_array_reg_48__6_
<CMD> selectInst DUT2_operand_array_reg_48__7_
<CMD> selectInst DUT2_operand_array_reg_50__3_
<CMD> selectInst DUT2_operand_array_reg_56__0_
<CMD> selectInst DUT2_operand_array_reg_56__1_
<CMD> selectInst DUT2_operand_array_reg_56__2_
<CMD> selectInst DUT2_operand_array_reg_56__3_
<CMD> selectInst DUT2_operand_array_reg_56__4_
<CMD> selectInst DUT2_operand_array_reg_56__5_
<CMD> selectInst DUT2_operand_array_reg_56__6_
<CMD> selectInst DUT2_operand_array_reg_56__7_
<CMD> selectInst DUT2_operand_array_reg_64__0_
<CMD> selectInst DUT2_operand_array_reg_64__1_
<CMD> selectInst DUT2_operand_array_reg_64__2_
<CMD> selectInst DUT2_operand_array_reg_64__3_
<CMD> selectInst DUT2_operand_array_reg_64__4_
<CMD> selectInst DUT2_operand_array_reg_64__5_
<CMD> selectInst DUT2_operand_array_reg_64__6_
<CMD> selectInst DUT2_operand_array_reg_64__7_
<CMD> selectInst DUT2_operand_array_reg_80__0_
<CMD> selectInst DUT2_operand_array_reg_80__1_
<CMD> selectInst DUT2_operand_array_reg_80__3_
<CMD> selectInst DUT2_operand_array_reg_80__4_
<CMD> selectInst DUT2_operand_array_reg_80__5_
<CMD> selectInst DUT2_operand_array_reg_80__6_
<CMD> selectInst DUT2_operand_array_reg_80__7_
<CMD> selectInst DUT2_operand_array_reg_82__1_
<CMD> selectInst DUT2_operand_array_reg_82__2_
<CMD> selectInst DUT2_operand_array_reg_82__3_
<CMD> selectInst DUT2_operand_array_reg_82__5_
<CMD> selectInst DUT2_operand_array_reg_82__7_
<CMD> selectInst DUT2_operand_array_reg_8__0_
<CMD> selectInst DUT2_operand_array_reg_8__1_
<CMD> selectInst DUT2_operand_array_reg_8__2_
<CMD> selectInst DUT2_operand_array_reg_8__3_
<CMD> selectInst DUT2_operand_array_reg_8__4_
<CMD> selectInst DUT2_operand_array_reg_8__5_
<CMD> selectInst DUT2_operand_array_reg_8__6_
<CMD> selectInst DUT2_operand_array_reg_8__7_
<CMD> selectInst DUT2_operand_array_reg_96__0_
<CMD> selectInst DUT2_operand_array_reg_96__1_
<CMD> selectInst DUT2_operand_array_reg_96__2_
<CMD> selectInst DUT2_operand_array_reg_96__3_
<CMD> selectInst DUT2_operand_array_reg_96__4_
<CMD> selectInst DUT2_operand_array_reg_96__5_
<CMD> selectInst DUT2_operand_array_reg_96__6_
<CMD> selectInst DUT2_operand_array_reg_96__7_
<CMD_INTERNAL> selectObject Net CTS_33
<CMD> selectInst DUT2_operand_array_reg_10__0_
<CMD> selectInst DUT2_operand_array_reg_10__1_
<CMD> selectInst DUT2_operand_array_reg_10__2_
<CMD> selectInst DUT2_operand_array_reg_10__3_
<CMD> selectInst DUT2_operand_array_reg_10__4_
<CMD> selectInst DUT2_operand_array_reg_10__5_
<CMD> selectInst DUT2_operand_array_reg_10__6_
<CMD> selectInst DUT2_operand_array_reg_10__7_
<CMD> selectInst DUT2_operand_array_reg_114__2_
<CMD> selectInst DUT2_operand_array_reg_114__4_
<CMD> selectInst DUT2_operand_array_reg_114__5_
<CMD> selectInst DUT2_operand_array_reg_114__6_
<CMD> selectInst DUT2_operand_array_reg_114__7_
<CMD> selectInst DUT2_operand_array_reg_12__2_
<CMD> selectInst DUT2_operand_array_reg_12__5_
<CMD> selectInst DUT2_operand_array_reg_12__6_
<CMD> selectInst DUT2_operand_array_reg_12__7_
<CMD> selectInst DUT2_operand_array_reg_14__5_
<CMD> selectInst DUT2_operand_array_reg_14__6_
<CMD> selectInst DUT2_operand_array_reg_18__0_
<CMD> selectInst DUT2_operand_array_reg_18__2_
<CMD> selectInst DUT2_operand_array_reg_18__4_
<CMD> selectInst DUT2_operand_array_reg_18__6_
<CMD> selectInst DUT2_operand_array_reg_18__7_
<CMD> selectInst DUT2_operand_array_reg_20__5_
<CMD> selectInst DUT2_operand_array_reg_20__6_
<CMD> selectInst DUT2_operand_array_reg_20__7_
<CMD> selectInst DUT2_operand_array_reg_22__5_
<CMD> selectInst DUT2_operand_array_reg_22__6_
<CMD> selectInst DUT2_operand_array_reg_26__0_
<CMD> selectInst DUT2_operand_array_reg_26__1_
<CMD> selectInst DUT2_operand_array_reg_26__2_
<CMD> selectInst DUT2_operand_array_reg_26__3_
<CMD> selectInst DUT2_operand_array_reg_26__4_
<CMD> selectInst DUT2_operand_array_reg_26__5_
<CMD> selectInst DUT2_operand_array_reg_26__6_
<CMD> selectInst DUT2_operand_array_reg_26__7_
<CMD> selectInst DUT2_operand_array_reg_28__2_
<CMD> selectInst DUT2_operand_array_reg_28__5_
<CMD> selectInst DUT2_operand_array_reg_28__6_
<CMD> selectInst DUT2_operand_array_reg_28__7_
<CMD> selectInst DUT2_operand_array_reg_2__0_
<CMD> selectInst DUT2_operand_array_reg_2__1_
<CMD> selectInst DUT2_operand_array_reg_2__2_
<CMD> selectInst DUT2_operand_array_reg_2__3_
<CMD> selectInst DUT2_operand_array_reg_2__4_
<CMD> selectInst DUT2_operand_array_reg_2__5_
<CMD> selectInst DUT2_operand_array_reg_2__6_
<CMD> selectInst DUT2_operand_array_reg_2__7_
<CMD> selectInst DUT2_operand_array_reg_34__0_
<CMD> selectInst DUT2_operand_array_reg_34__1_
<CMD> selectInst DUT2_operand_array_reg_34__2_
<CMD> selectInst DUT2_operand_array_reg_34__3_
<CMD> selectInst DUT2_operand_array_reg_34__4_
<CMD> selectInst DUT2_operand_array_reg_34__5_
<CMD> selectInst DUT2_operand_array_reg_34__6_
<CMD> selectInst DUT2_operand_array_reg_34__7_
<CMD> selectInst DUT2_operand_array_reg_42__0_
<CMD> selectInst DUT2_operand_array_reg_42__1_
<CMD> selectInst DUT2_operand_array_reg_42__2_
<CMD> selectInst DUT2_operand_array_reg_42__3_
<CMD> selectInst DUT2_operand_array_reg_42__4_
<CMD> selectInst DUT2_operand_array_reg_42__5_
<CMD> selectInst DUT2_operand_array_reg_42__6_
<CMD> selectInst DUT2_operand_array_reg_42__7_
<CMD> selectInst DUT2_operand_array_reg_44__2_
<CMD> selectInst DUT2_operand_array_reg_44__5_
<CMD> selectInst DUT2_operand_array_reg_44__6_
<CMD> selectInst DUT2_operand_array_reg_44__7_
<CMD> selectInst DUT2_operand_array_reg_50__0_
<CMD> selectInst DUT2_operand_array_reg_50__1_
<CMD> selectInst DUT2_operand_array_reg_50__2_
<CMD> selectInst DUT2_operand_array_reg_50__4_
<CMD> selectInst DUT2_operand_array_reg_50__5_
<CMD> selectInst DUT2_operand_array_reg_50__6_
<CMD> selectInst DUT2_operand_array_reg_50__7_
<CMD> selectInst DUT2_operand_array_reg_52__5_
<CMD> selectInst DUT2_operand_array_reg_52__6_
<CMD> selectInst DUT2_operand_array_reg_52__7_
<CMD> selectInst DUT2_operand_array_reg_58__0_
<CMD> selectInst DUT2_operand_array_reg_58__1_
<CMD> selectInst DUT2_operand_array_reg_58__2_
<CMD> selectInst DUT2_operand_array_reg_58__3_
<CMD> selectInst DUT2_operand_array_reg_58__4_
<CMD> selectInst DUT2_operand_array_reg_58__5_
<CMD> selectInst DUT2_operand_array_reg_58__6_
<CMD> selectInst DUT2_operand_array_reg_58__7_
<CMD> selectInst DUT2_operand_array_reg_60__5_
<CMD> selectInst DUT2_operand_array_reg_60__6_
<CMD> selectInst DUT2_operand_array_reg_60__7_
<CMD> selectInst DUT2_operand_array_reg_66__1_
<CMD> selectInst DUT2_operand_array_reg_66__3_
<CMD> selectInst DUT2_operand_array_reg_66__5_
<CMD> selectInst DUT2_operand_array_reg_66__6_
<CMD> selectInst DUT2_operand_array_reg_66__7_
<CMD> selectInst DUT2_operand_array_reg_82__4_
<CMD> selectInst DUT2_operand_array_reg_82__6_
<CMD> selectInst DUT2_operand_array_reg_98__1_
<CMD> selectInst DUT2_operand_array_reg_98__6_
<CMD_INTERNAL> selectObject Net CTS_34
<CMD> selectInst DUT2_instruction_array_reg_140__10_
<CMD> selectInst DUT2_instruction_array_reg_140__11_
<CMD> selectInst DUT2_instruction_array_reg_140__12_
<CMD> selectInst DUT2_instruction_array_reg_140__13_
<CMD> selectInst DUT2_instruction_array_reg_140__1_
<CMD> selectInst DUT2_instruction_array_reg_140__2_
<CMD> selectInst DUT2_instruction_array_reg_140__3_
<CMD> selectInst DUT2_instruction_array_reg_140__5_
<CMD> selectInst DUT2_instruction_array_reg_140__6_
<CMD> selectInst DUT2_instruction_array_reg_140__7_
<CMD> selectInst DUT2_instruction_array_reg_140__9_
<CMD> selectInst DUT2_instruction_array_reg_148__0_
<CMD> selectInst DUT2_instruction_array_reg_148__10_
<CMD> selectInst DUT2_instruction_array_reg_148__11_
<CMD> selectInst DUT2_instruction_array_reg_148__12_
<CMD> selectInst DUT2_instruction_array_reg_148__13_
<CMD> selectInst DUT2_instruction_array_reg_148__1_
<CMD> selectInst DUT2_instruction_array_reg_148__2_
<CMD> selectInst DUT2_instruction_array_reg_148__3_
<CMD> selectInst DUT2_instruction_array_reg_148__4_
<CMD> selectInst DUT2_instruction_array_reg_148__5_
<CMD> selectInst DUT2_instruction_array_reg_148__7_
<CMD> selectInst DUT2_instruction_array_reg_148__9_
<CMD> selectInst DUT2_instruction_array_reg_156__2_
<CMD> selectInst DUT2_instruction_array_reg_172__0_
<CMD> selectInst DUT2_instruction_array_reg_172__10_
<CMD> selectInst DUT2_instruction_array_reg_172__11_
<CMD> selectInst DUT2_instruction_array_reg_172__12_
<CMD> selectInst DUT2_instruction_array_reg_172__13_
<CMD> selectInst DUT2_instruction_array_reg_172__1_
<CMD> selectInst DUT2_instruction_array_reg_172__2_
<CMD> selectInst DUT2_instruction_array_reg_172__3_
<CMD> selectInst DUT2_instruction_array_reg_172__4_
<CMD> selectInst DUT2_instruction_array_reg_172__5_
<CMD> selectInst DUT2_instruction_array_reg_172__6_
<CMD> selectInst DUT2_instruction_array_reg_172__7_
<CMD> selectInst DUT2_instruction_array_reg_172__9_
<CMD> selectInst DUT2_instruction_array_reg_180__0_
<CMD> selectInst DUT2_instruction_array_reg_180__10_
<CMD> selectInst DUT2_instruction_array_reg_180__11_
<CMD> selectInst DUT2_instruction_array_reg_180__12_
<CMD> selectInst DUT2_instruction_array_reg_180__13_
<CMD> selectInst DUT2_instruction_array_reg_180__1_
<CMD> selectInst DUT2_instruction_array_reg_180__2_
<CMD> selectInst DUT2_instruction_array_reg_180__3_
<CMD> selectInst DUT2_instruction_array_reg_180__4_
<CMD> selectInst DUT2_instruction_array_reg_180__5_
<CMD> selectInst DUT2_instruction_array_reg_180__6_
<CMD> selectInst DUT2_instruction_array_reg_180__7_
<CMD> selectInst DUT2_instruction_array_reg_180__8_
<CMD> selectInst DUT2_instruction_array_reg_180__9_
<CMD> selectInst DUT2_instruction_array_reg_188__5_
<CMD> selectInst DUT2_instruction_array_reg_188__9_
<CMD> selectInst DUT2_operand_array_reg_100__0_
<CMD> selectInst DUT2_operand_array_reg_100__2_
<CMD> selectInst DUT2_operand_array_reg_100__5_
<CMD> selectInst DUT2_operand_array_reg_100__6_
<CMD> selectInst DUT2_operand_array_reg_102__2_
<CMD> selectInst DUT2_operand_array_reg_102__4_
<CMD> selectInst DUT2_operand_array_reg_102__5_
<CMD> selectInst DUT2_operand_array_reg_102__6_
<CMD> selectInst DUT2_operand_array_reg_108__0_
<CMD> selectInst DUT2_operand_array_reg_108__1_
<CMD> selectInst DUT2_operand_array_reg_108__2_
<CMD> selectInst DUT2_operand_array_reg_108__5_
<CMD> selectInst DUT2_operand_array_reg_108__6_
<CMD> selectInst DUT2_operand_array_reg_110__2_
<CMD> selectInst DUT2_operand_array_reg_110__4_
<CMD> selectInst DUT2_operand_array_reg_110__6_
<CMD> selectInst DUT2_operand_array_reg_116__0_
<CMD> selectInst DUT2_operand_array_reg_116__2_
<CMD> selectInst DUT2_operand_array_reg_116__5_
<CMD> selectInst DUT2_operand_array_reg_124__0_
<CMD> selectInst DUT2_operand_array_reg_124__2_
<CMD> selectInst DUT2_operand_array_reg_124__5_
<CMD> selectInst DUT2_operand_array_reg_124__6_
<CMD> selectInst DUT2_operand_array_reg_68__0_
<CMD> selectInst DUT2_operand_array_reg_68__2_
<CMD> selectInst DUT2_operand_array_reg_68__5_
<CMD> selectInst DUT2_operand_array_reg_68__6_
<CMD> selectInst DUT2_operand_array_reg_70__2_
<CMD> selectInst DUT2_operand_array_reg_70__4_
<CMD> selectInst DUT2_operand_array_reg_70__5_
<CMD> selectInst DUT2_operand_array_reg_70__6_
<CMD> selectInst DUT2_operand_array_reg_76__0_
<CMD> selectInst DUT2_operand_array_reg_76__2_
<CMD> selectInst DUT2_operand_array_reg_76__5_
<CMD> selectInst DUT2_operand_array_reg_76__6_
<CMD> selectInst DUT2_operand_array_reg_78__2_
<CMD> selectInst DUT2_operand_array_reg_78__4_
<CMD> selectInst DUT2_operand_array_reg_78__6_
<CMD> selectInst DUT2_operand_array_reg_84__0_
<CMD> selectInst DUT2_operand_array_reg_84__2_
<CMD> selectInst DUT2_operand_array_reg_84__5_
<CMD> selectInst DUT2_operand_array_reg_86__5_
<CMD> selectInst DUT2_operand_array_reg_92__0_
<CMD> selectInst DUT2_operand_array_reg_92__2_
<CMD> selectInst DUT2_operand_array_reg_92__5_
<CMD> selectInst DUT2_operand_array_reg_92__6_
<CMD_INTERNAL> selectObject Net CTS_18
<CMD> selectInst DUT2_instruction_array_reg_138__0_
<CMD> selectInst DUT2_instruction_array_reg_138__10_
<CMD> selectInst DUT2_instruction_array_reg_138__11_
<CMD> selectInst DUT2_instruction_array_reg_138__12_
<CMD> selectInst DUT2_instruction_array_reg_138__13_
<CMD> selectInst DUT2_instruction_array_reg_138__1_
<CMD> selectInst DUT2_instruction_array_reg_138__2_
<CMD> selectInst DUT2_instruction_array_reg_138__3_
<CMD> selectInst DUT2_instruction_array_reg_138__4_
<CMD> selectInst DUT2_instruction_array_reg_138__7_
<CMD> selectInst DUT2_instruction_array_reg_138__8_
<CMD> selectInst DUT2_instruction_array_reg_138__9_
<CMD> selectInst DUT2_instruction_array_reg_140__0_
<CMD> selectInst DUT2_instruction_array_reg_140__8_
<CMD> selectInst DUT2_instruction_array_reg_146__0_
<CMD> selectInst DUT2_instruction_array_reg_146__10_
<CMD> selectInst DUT2_instruction_array_reg_146__11_
<CMD> selectInst DUT2_instruction_array_reg_146__12_
<CMD> selectInst DUT2_instruction_array_reg_146__13_
<CMD> selectInst DUT2_instruction_array_reg_146__1_
<CMD> selectInst DUT2_instruction_array_reg_146__2_
<CMD> selectInst DUT2_instruction_array_reg_146__3_
<CMD> selectInst DUT2_instruction_array_reg_146__4_
<CMD> selectInst DUT2_instruction_array_reg_146__5_
<CMD> selectInst DUT2_instruction_array_reg_146__6_
<CMD> selectInst DUT2_instruction_array_reg_146__7_
<CMD> selectInst DUT2_instruction_array_reg_146__8_
<CMD> selectInst DUT2_instruction_array_reg_146__9_
<CMD> selectInst DUT2_instruction_array_reg_148__6_
<CMD> selectInst DUT2_instruction_array_reg_148__8_
<CMD> selectInst DUT2_instruction_array_reg_154__13_
<CMD> selectInst DUT2_instruction_array_reg_170__0_
<CMD> selectInst DUT2_instruction_array_reg_170__10_
<CMD> selectInst DUT2_instruction_array_reg_170__11_
<CMD> selectInst DUT2_instruction_array_reg_170__12_
<CMD> selectInst DUT2_instruction_array_reg_170__13_
<CMD> selectInst DUT2_instruction_array_reg_170__1_
<CMD> selectInst DUT2_instruction_array_reg_170__2_
<CMD> selectInst DUT2_instruction_array_reg_170__4_
<CMD> selectInst DUT2_instruction_array_reg_170__7_
<CMD> selectInst DUT2_instruction_array_reg_170__9_
<CMD> selectInst DUT2_instruction_array_reg_172__8_
<CMD> selectInst DUT2_instruction_array_reg_178__0_
<CMD> selectInst DUT2_instruction_array_reg_178__10_
<CMD> selectInst DUT2_instruction_array_reg_178__11_
<CMD> selectInst DUT2_instruction_array_reg_178__12_
<CMD> selectInst DUT2_instruction_array_reg_178__13_
<CMD> selectInst DUT2_instruction_array_reg_178__1_
<CMD> selectInst DUT2_instruction_array_reg_178__2_
<CMD> selectInst DUT2_instruction_array_reg_178__3_
<CMD> selectInst DUT2_instruction_array_reg_178__4_
<CMD> selectInst DUT2_instruction_array_reg_178__5_
<CMD> selectInst DUT2_instruction_array_reg_178__7_
<CMD> selectInst DUT2_instruction_array_reg_178__8_
<CMD> selectInst DUT2_instruction_array_reg_178__9_
<CMD> selectInst DUT2_operand_array_reg_102__0_
<CMD> selectInst DUT2_operand_array_reg_102__1_
<CMD> selectInst DUT2_operand_array_reg_102__3_
<CMD> selectInst DUT2_operand_array_reg_102__7_
<CMD> selectInst DUT2_operand_array_reg_110__0_
<CMD> selectInst DUT2_operand_array_reg_110__1_
<CMD> selectInst DUT2_operand_array_reg_110__3_
<CMD> selectInst DUT2_operand_array_reg_110__7_
<CMD> selectInst DUT2_operand_array_reg_11__0_
<CMD> selectInst DUT2_operand_array_reg_11__1_
<CMD> selectInst DUT2_operand_array_reg_11__2_
<CMD> selectInst DUT2_operand_array_reg_11__4_
<CMD> selectInst DUT2_operand_array_reg_11__5_
<CMD> selectInst DUT2_operand_array_reg_11__6_
<CMD> selectInst DUT2_operand_array_reg_126__1_
<CMD> selectInst DUT2_operand_array_reg_19__0_
<CMD> selectInst DUT2_operand_array_reg_19__1_
<CMD> selectInst DUT2_operand_array_reg_19__2_
<CMD> selectInst DUT2_operand_array_reg_19__3_
<CMD> selectInst DUT2_operand_array_reg_19__4_
<CMD> selectInst DUT2_operand_array_reg_19__5_
<CMD> selectInst DUT2_operand_array_reg_19__6_
<CMD> selectInst DUT2_operand_array_reg_19__7_
<CMD> selectInst DUT2_operand_array_reg_43__4_
<CMD> selectInst DUT2_operand_array_reg_51__0_
<CMD> selectInst DUT2_operand_array_reg_51__1_
<CMD> selectInst DUT2_operand_array_reg_51__2_
<CMD> selectInst DUT2_operand_array_reg_51__3_
<CMD> selectInst DUT2_operand_array_reg_51__4_
<CMD> selectInst DUT2_operand_array_reg_51__5_
<CMD> selectInst DUT2_operand_array_reg_51__6_
<CMD> selectInst DUT2_operand_array_reg_51__7_
<CMD> selectInst DUT2_operand_array_reg_70__0_
<CMD> selectInst DUT2_operand_array_reg_70__1_
<CMD> selectInst DUT2_operand_array_reg_70__3_
<CMD> selectInst DUT2_operand_array_reg_70__7_
<CMD> selectInst DUT2_operand_array_reg_78__0_
<CMD> selectInst DUT2_operand_array_reg_78__1_
<CMD> selectInst DUT2_operand_array_reg_78__3_
<CMD> selectInst DUT2_operand_array_reg_78__5_
<CMD> selectInst DUT2_operand_array_reg_78__7_
<CMD> selectInst DUT2_operand_array_reg_94__1_
<CMD> selectInst DUT3_resultOutReg_reg_6_
<CMD> selectInst DUT_result_reg_6_
<CMD_INTERNAL> selectObject Net CTS_19
<CMD> selectInst DUT2_operand_array_reg_107__1_
<CMD> selectInst DUT2_operand_array_reg_107__3_
<CMD> selectInst DUT2_operand_array_reg_107__7_
<CMD> selectInst DUT2_operand_array_reg_110__5_
<CMD> selectInst DUT2_operand_array_reg_118__0_
<CMD> selectInst DUT2_operand_array_reg_118__1_
<CMD> selectInst DUT2_operand_array_reg_118__3_
<CMD> selectInst DUT2_operand_array_reg_118__7_
<CMD> selectInst DUT2_operand_array_reg_11__3_
<CMD> selectInst DUT2_operand_array_reg_11__7_
<CMD> selectInst DUT2_operand_array_reg_123__0_
<CMD> selectInst DUT2_operand_array_reg_123__1_
<CMD> selectInst DUT2_operand_array_reg_123__3_
<CMD> selectInst DUT2_operand_array_reg_126__0_
<CMD> selectInst DUT2_operand_array_reg_126__2_
<CMD> selectInst DUT2_operand_array_reg_126__3_
<CMD> selectInst DUT2_operand_array_reg_126__4_
<CMD> selectInst DUT2_operand_array_reg_126__5_
<CMD> selectInst DUT2_operand_array_reg_126__6_
<CMD> selectInst DUT2_operand_array_reg_126__7_
<CMD> selectInst DUT2_operand_array_reg_27__0_
<CMD> selectInst DUT2_operand_array_reg_27__1_
<CMD> selectInst DUT2_operand_array_reg_27__2_
<CMD> selectInst DUT2_operand_array_reg_27__3_
<CMD> selectInst DUT2_operand_array_reg_27__4_
<CMD> selectInst DUT2_operand_array_reg_27__5_
<CMD> selectInst DUT2_operand_array_reg_27__6_
<CMD> selectInst DUT2_operand_array_reg_27__7_
<CMD> selectInst DUT2_operand_array_reg_30__0_
<CMD> selectInst DUT2_operand_array_reg_30__1_
<CMD> selectInst DUT2_operand_array_reg_30__2_
<CMD> selectInst DUT2_operand_array_reg_30__3_
<CMD> selectInst DUT2_operand_array_reg_30__4_
<CMD> selectInst DUT2_operand_array_reg_30__7_
<CMD> selectInst DUT2_operand_array_reg_35__0_
<CMD> selectInst DUT2_operand_array_reg_35__1_
<CMD> selectInst DUT2_operand_array_reg_35__3_
<CMD> selectInst DUT2_operand_array_reg_35__7_
<CMD> selectInst DUT2_operand_array_reg_38__0_
<CMD> selectInst DUT2_operand_array_reg_38__1_
<CMD> selectInst DUT2_operand_array_reg_38__2_
<CMD> selectInst DUT2_operand_array_reg_38__3_
<CMD> selectInst DUT2_operand_array_reg_38__4_
<CMD> selectInst DUT2_operand_array_reg_43__0_
<CMD> selectInst DUT2_operand_array_reg_43__1_
<CMD> selectInst DUT2_operand_array_reg_43__2_
<CMD> selectInst DUT2_operand_array_reg_43__3_
<CMD> selectInst DUT2_operand_array_reg_43__5_
<CMD> selectInst DUT2_operand_array_reg_43__6_
<CMD> selectInst DUT2_operand_array_reg_43__7_
<CMD> selectInst DUT2_operand_array_reg_54__0_
<CMD> selectInst DUT2_operand_array_reg_54__1_
<CMD> selectInst DUT2_operand_array_reg_54__2_
<CMD> selectInst DUT2_operand_array_reg_54__4_
<CMD> selectInst DUT2_operand_array_reg_54__7_
<CMD> selectInst DUT2_operand_array_reg_59__0_
<CMD> selectInst DUT2_operand_array_reg_59__1_
<CMD> selectInst DUT2_operand_array_reg_59__2_
<CMD> selectInst DUT2_operand_array_reg_59__3_
<CMD> selectInst DUT2_operand_array_reg_59__4_
<CMD> selectInst DUT2_operand_array_reg_59__5_
<CMD> selectInst DUT2_operand_array_reg_59__6_
<CMD> selectInst DUT2_operand_array_reg_59__7_
<CMD> selectInst DUT2_operand_array_reg_62__0_
<CMD> selectInst DUT2_operand_array_reg_62__1_
<CMD> selectInst DUT2_operand_array_reg_62__2_
<CMD> selectInst DUT2_operand_array_reg_62__3_
<CMD> selectInst DUT2_operand_array_reg_62__4_
<CMD> selectInst DUT2_operand_array_reg_67__0_
<CMD> selectInst DUT2_operand_array_reg_67__1_
<CMD> selectInst DUT2_operand_array_reg_67__3_
<CMD> selectInst DUT2_operand_array_reg_6__0_
<CMD> selectInst DUT2_operand_array_reg_6__1_
<CMD> selectInst DUT2_operand_array_reg_6__2_
<CMD> selectInst DUT2_operand_array_reg_6__3_
<CMD> selectInst DUT2_operand_array_reg_6__4_
<CMD> selectInst DUT2_operand_array_reg_75__1_
<CMD> selectInst DUT2_operand_array_reg_75__3_
<CMD> selectInst DUT2_operand_array_reg_75__7_
<CMD> selectInst DUT2_operand_array_reg_86__0_
<CMD> selectInst DUT2_operand_array_reg_86__7_
<CMD> selectInst DUT2_operand_array_reg_91__1_
<CMD> selectInst DUT2_operand_array_reg_91__3_
<CMD> selectInst DUT2_operand_array_reg_94__0_
<CMD> selectInst DUT2_operand_array_reg_94__2_
<CMD> selectInst DUT2_operand_array_reg_94__3_
<CMD> selectInst DUT2_operand_array_reg_94__4_
<CMD> selectInst DUT2_operand_array_reg_94__5_
<CMD> selectInst DUT2_operand_array_reg_94__6_
<CMD> selectInst DUT2_operand_array_reg_94__7_
<CMD> selectInst DUT2_operand_array_reg_99__1_
<CMD> selectInst DUT3_addr_reg_0_
<CMD> selectInst DUT3_addr_reg_1_
<CMD> selectInst DUT3_addr_reg_2_
<CMD> selectInst DUT3_addr_reg_3_
<CMD> selectInst DUT3_addr_reg_4_
<CMD> selectInst DUT3_addr_reg_5_
<CMD> selectInst DUT3_addr_reg_6_
<CMD_INTERNAL> selectObject Net CTS_20
<CMD> selectInst DUT2_instruction_array_reg_129__0_
<CMD> selectInst DUT2_instruction_array_reg_129__13_
<CMD> selectInst DUT2_instruction_array_reg_129__1_
<CMD> selectInst DUT2_instruction_array_reg_129__3_
<CMD> selectInst DUT2_instruction_array_reg_129__5_
<CMD> selectInst DUT2_instruction_array_reg_129__6_
<CMD> selectInst DUT2_instruction_array_reg_129__7_
<CMD> selectInst DUT2_instruction_array_reg_129__8_
<CMD> selectInst DUT2_instruction_array_reg_129__9_
<CMD> selectInst DUT2_instruction_array_reg_137__0_
<CMD> selectInst DUT2_instruction_array_reg_137__13_
<CMD> selectInst DUT2_instruction_array_reg_137__1_
<CMD> selectInst DUT2_instruction_array_reg_137__2_
<CMD> selectInst DUT2_instruction_array_reg_137__3_
<CMD> selectInst DUT2_instruction_array_reg_137__4_
<CMD> selectInst DUT2_instruction_array_reg_137__5_
<CMD> selectInst DUT2_instruction_array_reg_137__6_
<CMD> selectInst DUT2_instruction_array_reg_137__7_
<CMD> selectInst DUT2_instruction_array_reg_137__8_
<CMD> selectInst DUT2_instruction_array_reg_137__9_
<CMD> selectInst DUT2_instruction_array_reg_145__0_
<CMD> selectInst DUT2_instruction_array_reg_145__11_
<CMD> selectInst DUT2_instruction_array_reg_145__13_
<CMD> selectInst DUT2_instruction_array_reg_145__2_
<CMD> selectInst DUT2_instruction_array_reg_145__4_
<CMD> selectInst DUT2_instruction_array_reg_145__6_
<CMD> selectInst DUT2_instruction_array_reg_149__2_
<CMD> selectInst DUT2_instruction_array_reg_153__0_
<CMD> selectInst DUT2_instruction_array_reg_153__10_
<CMD> selectInst DUT2_instruction_array_reg_153__1_
<CMD> selectInst DUT2_instruction_array_reg_153__2_
<CMD> selectInst DUT2_instruction_array_reg_153__3_
<CMD> selectInst DUT2_instruction_array_reg_153__4_
<CMD> selectInst DUT2_instruction_array_reg_153__5_
<CMD> selectInst DUT2_instruction_array_reg_153__6_
<CMD> selectInst DUT2_instruction_array_reg_153__9_
<CMD> selectInst DUT2_instruction_array_reg_161__0_
<CMD> selectInst DUT2_instruction_array_reg_161__10_
<CMD> selectInst DUT2_instruction_array_reg_161__1_
<CMD> selectInst DUT2_instruction_array_reg_161__3_
<CMD> selectInst DUT2_instruction_array_reg_161__5_
<CMD> selectInst DUT2_instruction_array_reg_161__6_
<CMD> selectInst DUT2_instruction_array_reg_161__7_
<CMD> selectInst DUT2_instruction_array_reg_161__8_
<CMD> selectInst DUT2_instruction_array_reg_161__9_
<CMD> selectInst DUT2_instruction_array_reg_169__0_
<CMD> selectInst DUT2_instruction_array_reg_169__10_
<CMD> selectInst DUT2_instruction_array_reg_169__13_
<CMD> selectInst DUT2_instruction_array_reg_169__1_
<CMD> selectInst DUT2_instruction_array_reg_169__2_
<CMD> selectInst DUT2_instruction_array_reg_169__3_
<CMD> selectInst DUT2_instruction_array_reg_169__4_
<CMD> selectInst DUT2_instruction_array_reg_169__5_
<CMD> selectInst DUT2_instruction_array_reg_169__6_
<CMD> selectInst DUT2_instruction_array_reg_169__8_
<CMD> selectInst DUT2_instruction_array_reg_169__9_
<CMD> selectInst DUT2_instruction_array_reg_177__0_
<CMD> selectInst DUT2_instruction_array_reg_177__11_
<CMD> selectInst DUT2_instruction_array_reg_177__2_
<CMD> selectInst DUT2_instruction_array_reg_177__4_
<CMD> selectInst DUT2_instruction_array_reg_177__5_
<CMD> selectInst DUT2_instruction_array_reg_177__6_
<CMD> selectInst DUT2_instruction_array_reg_177__8_
<CMD> selectInst DUT2_instruction_array_reg_185__0_
<CMD> selectInst DUT2_instruction_array_reg_185__10_
<CMD> selectInst DUT2_instruction_array_reg_185__13_
<CMD> selectInst DUT2_instruction_array_reg_185__1_
<CMD> selectInst DUT2_instruction_array_reg_185__2_
<CMD> selectInst DUT2_instruction_array_reg_185__3_
<CMD> selectInst DUT2_instruction_array_reg_185__4_
<CMD> selectInst DUT2_instruction_array_reg_185__5_
<CMD> selectInst DUT2_instruction_array_reg_185__6_
<CMD> selectInst DUT2_instruction_array_reg_185__9_
<CMD> selectInst DUT2_operand_array_reg_103__0_
<CMD> selectInst DUT2_operand_array_reg_103__4_
<CMD> selectInst DUT2_operand_array_reg_103__5_
<CMD> selectInst DUT2_operand_array_reg_103__6_
<CMD> selectInst DUT2_operand_array_reg_111__0_
<CMD> selectInst DUT2_operand_array_reg_15__0_
<CMD> selectInst DUT2_operand_array_reg_15__1_
<CMD> selectInst DUT2_operand_array_reg_15__2_
<CMD> selectInst DUT2_operand_array_reg_15__3_
<CMD> selectInst DUT2_operand_array_reg_15__4_
<CMD> selectInst DUT2_operand_array_reg_15__5_
<CMD> selectInst DUT2_operand_array_reg_15__6_
<CMD> selectInst DUT2_operand_array_reg_15__7_
<CMD> selectInst DUT2_operand_array_reg_31__1_
<CMD> selectInst DUT2_operand_array_reg_31__2_
<CMD> selectInst DUT2_operand_array_reg_31__3_
<CMD> selectInst DUT2_operand_array_reg_47__1_
<CMD> selectInst DUT2_operand_array_reg_47__2_
<CMD> selectInst DUT2_operand_array_reg_47__3_
<CMD> selectInst DUT2_operand_array_reg_47__4_
<CMD> selectInst DUT2_operand_array_reg_47__5_
<CMD> selectInst DUT2_operand_array_reg_47__6_
<CMD> selectInst DUT2_operand_array_reg_55__3_
<CMD> selectInst DUT2_operand_array_reg_63__3_
<CMD> selectInst DUT2_operand_array_reg_71__0_
<CMD> selectInst DUT2_operand_array_reg_71__5_
<CMD> selectInst DUT2_operand_array_reg_71__6_
<CMD_INTERNAL> selectObject Net CTS_21
<CMD> selectInst DUT2_operand_array_reg_101__0_
<CMD> selectInst DUT2_operand_array_reg_101__1_
<CMD> selectInst DUT2_operand_array_reg_101__3_
<CMD> selectInst DUT2_operand_array_reg_104__0_
<CMD> selectInst DUT2_operand_array_reg_104__1_
<CMD> selectInst DUT2_operand_array_reg_104__2_
<CMD> selectInst DUT2_operand_array_reg_104__3_
<CMD> selectInst DUT2_operand_array_reg_104__4_
<CMD> selectInst DUT2_operand_array_reg_104__5_
<CMD> selectInst DUT2_operand_array_reg_104__6_
<CMD> selectInst DUT2_operand_array_reg_104__7_
<CMD> selectInst DUT2_operand_array_reg_109__0_
<CMD> selectInst DUT2_operand_array_reg_109__1_
<CMD> selectInst DUT2_operand_array_reg_109__3_
<CMD> selectInst DUT2_operand_array_reg_112__0_
<CMD> selectInst DUT2_operand_array_reg_112__1_
<CMD> selectInst DUT2_operand_array_reg_112__2_
<CMD> selectInst DUT2_operand_array_reg_112__6_
<CMD> selectInst DUT2_operand_array_reg_117__0_
<CMD> selectInst DUT2_operand_array_reg_117__1_
<CMD> selectInst DUT2_operand_array_reg_117__2_
<CMD> selectInst DUT2_operand_array_reg_117__3_
<CMD> selectInst DUT2_operand_array_reg_117__4_
<CMD> selectInst DUT2_operand_array_reg_117__5_
<CMD> selectInst DUT2_operand_array_reg_117__6_
<CMD> selectInst DUT2_operand_array_reg_117__7_
<CMD> selectInst DUT2_operand_array_reg_120__0_
<CMD> selectInst DUT2_operand_array_reg_120__1_
<CMD> selectInst DUT2_operand_array_reg_120__2_
<CMD> selectInst DUT2_operand_array_reg_120__3_
<CMD> selectInst DUT2_operand_array_reg_120__4_
<CMD> selectInst DUT2_operand_array_reg_120__5_
<CMD> selectInst DUT2_operand_array_reg_120__6_
<CMD> selectInst DUT2_operand_array_reg_120__7_
<CMD> selectInst DUT2_operand_array_reg_122__2_
<CMD> selectInst DUT2_operand_array_reg_122__3_
<CMD> selectInst DUT2_operand_array_reg_122__4_
<CMD> selectInst DUT2_operand_array_reg_122__7_
<CMD> selectInst DUT2_operand_array_reg_125__0_
<CMD> selectInst DUT2_operand_array_reg_125__1_
<CMD> selectInst DUT2_operand_array_reg_125__2_
<CMD> selectInst DUT2_operand_array_reg_125__3_
<CMD> selectInst DUT2_operand_array_reg_125__4_
<CMD> selectInst DUT2_operand_array_reg_125__5_
<CMD> selectInst DUT2_operand_array_reg_125__6_
<CMD> selectInst DUT2_operand_array_reg_125__7_
<CMD> selectInst DUT2_operand_array_reg_29__0_
<CMD> selectInst DUT2_operand_array_reg_29__1_
<CMD> selectInst DUT2_operand_array_reg_29__5_
<CMD> selectInst DUT2_operand_array_reg_29__7_
<CMD> selectInst DUT2_operand_array_reg_37__0_
<CMD> selectInst DUT2_operand_array_reg_37__1_
<CMD> selectInst DUT2_operand_array_reg_5__1_
<CMD> selectInst DUT2_operand_array_reg_61__1_
<CMD> selectInst DUT2_operand_array_reg_61__5_
<CMD> selectInst DUT2_operand_array_reg_61__7_
<CMD> selectInst DUT2_operand_array_reg_69__0_
<CMD> selectInst DUT2_operand_array_reg_69__1_
<CMD> selectInst DUT2_operand_array_reg_69__3_
<CMD> selectInst DUT2_operand_array_reg_69__7_
<CMD> selectInst DUT2_operand_array_reg_72__0_
<CMD> selectInst DUT2_operand_array_reg_72__1_
<CMD> selectInst DUT2_operand_array_reg_72__2_
<CMD> selectInst DUT2_operand_array_reg_72__3_
<CMD> selectInst DUT2_operand_array_reg_72__4_
<CMD> selectInst DUT2_operand_array_reg_72__5_
<CMD> selectInst DUT2_operand_array_reg_72__6_
<CMD> selectInst DUT2_operand_array_reg_72__7_
<CMD> selectInst DUT2_operand_array_reg_77__0_
<CMD> selectInst DUT2_operand_array_reg_77__1_
<CMD> selectInst DUT2_operand_array_reg_77__3_
<CMD> selectInst DUT2_operand_array_reg_77__7_
<CMD> selectInst DUT2_operand_array_reg_80__2_
<CMD> selectInst DUT2_operand_array_reg_85__0_
<CMD> selectInst DUT2_operand_array_reg_85__1_
<CMD> selectInst DUT2_operand_array_reg_85__2_
<CMD> selectInst DUT2_operand_array_reg_85__3_
<CMD> selectInst DUT2_operand_array_reg_85__4_
<CMD> selectInst DUT2_operand_array_reg_85__5_
<CMD> selectInst DUT2_operand_array_reg_85__6_
<CMD> selectInst DUT2_operand_array_reg_85__7_
<CMD> selectInst DUT2_operand_array_reg_88__0_
<CMD> selectInst DUT2_operand_array_reg_88__1_
<CMD> selectInst DUT2_operand_array_reg_88__2_
<CMD> selectInst DUT2_operand_array_reg_88__3_
<CMD> selectInst DUT2_operand_array_reg_88__4_
<CMD> selectInst DUT2_operand_array_reg_88__5_
<CMD> selectInst DUT2_operand_array_reg_88__6_
<CMD> selectInst DUT2_operand_array_reg_88__7_
<CMD> selectInst DUT2_operand_array_reg_90__2_
<CMD> selectInst DUT2_operand_array_reg_90__3_
<CMD> selectInst DUT2_operand_array_reg_90__7_
<CMD> selectInst DUT2_operand_array_reg_93__0_
<CMD> selectInst DUT2_operand_array_reg_93__1_
<CMD> selectInst DUT2_operand_array_reg_93__2_
<CMD> selectInst DUT2_operand_array_reg_93__3_
<CMD> selectInst DUT2_operand_array_reg_93__4_
<CMD> selectInst DUT2_operand_array_reg_93__5_
<CMD> selectInst DUT2_operand_array_reg_93__6_
<CMD> selectInst DUT2_operand_array_reg_93__7_
<CMD_INTERNAL> selectObject Net CTS_22
<CMD> selectInst DUT2_operand_array_reg_101__2_
<CMD> selectInst DUT2_operand_array_reg_101__4_
<CMD> selectInst DUT2_operand_array_reg_101__5_
<CMD> selectInst DUT2_operand_array_reg_101__6_
<CMD> selectInst DUT2_operand_array_reg_101__7_
<CMD> selectInst DUT2_operand_array_reg_105__0_
<CMD> selectInst DUT2_operand_array_reg_105__1_
<CMD> selectInst DUT2_operand_array_reg_105__2_
<CMD> selectInst DUT2_operand_array_reg_105__3_
<CMD> selectInst DUT2_operand_array_reg_105__4_
<CMD> selectInst DUT2_operand_array_reg_105__5_
<CMD> selectInst DUT2_operand_array_reg_105__6_
<CMD> selectInst DUT2_operand_array_reg_105__7_
<CMD> selectInst DUT2_operand_array_reg_109__2_
<CMD> selectInst DUT2_operand_array_reg_109__4_
<CMD> selectInst DUT2_operand_array_reg_109__5_
<CMD> selectInst DUT2_operand_array_reg_109__6_
<CMD> selectInst DUT2_operand_array_reg_109__7_
<CMD> selectInst DUT2_operand_array_reg_113__0_
<CMD> selectInst DUT2_operand_array_reg_113__1_
<CMD> selectInst DUT2_operand_array_reg_113__2_
<CMD> selectInst DUT2_operand_array_reg_113__3_
<CMD> selectInst DUT2_operand_array_reg_113__4_
<CMD> selectInst DUT2_operand_array_reg_113__5_
<CMD> selectInst DUT2_operand_array_reg_113__6_
<CMD> selectInst DUT2_operand_array_reg_113__7_
<CMD> selectInst DUT2_operand_array_reg_121__0_
<CMD> selectInst DUT2_operand_array_reg_121__1_
<CMD> selectInst DUT2_operand_array_reg_121__2_
<CMD> selectInst DUT2_operand_array_reg_121__3_
<CMD> selectInst DUT2_operand_array_reg_121__4_
<CMD> selectInst DUT2_operand_array_reg_121__5_
<CMD> selectInst DUT2_operand_array_reg_121__6_
<CMD> selectInst DUT2_operand_array_reg_121__7_
<CMD> selectInst DUT2_operand_array_reg_127__1_
<CMD> selectInst DUT2_operand_array_reg_127__2_
<CMD> selectInst DUT2_operand_array_reg_127__3_
<CMD> selectInst DUT2_operand_array_reg_127__7_
<CMD> selectInst DUT2_operand_array_reg_1__0_
<CMD> selectInst DUT2_operand_array_reg_1__1_
<CMD> selectInst DUT2_operand_array_reg_1__3_
<CMD> selectInst DUT2_operand_array_reg_1__4_
<CMD> selectInst DUT2_operand_array_reg_1__5_
<CMD> selectInst DUT2_operand_array_reg_1__6_
<CMD> selectInst DUT2_operand_array_reg_1__7_
<CMD> selectInst DUT2_operand_array_reg_33__0_
<CMD> selectInst DUT2_operand_array_reg_33__3_
<CMD> selectInst DUT2_operand_array_reg_33__6_
<CMD> selectInst DUT2_operand_array_reg_37__2_
<CMD> selectInst DUT2_operand_array_reg_37__3_
<CMD> selectInst DUT2_operand_array_reg_37__4_
<CMD> selectInst DUT2_operand_array_reg_37__5_
<CMD> selectInst DUT2_operand_array_reg_37__6_
<CMD> selectInst DUT2_operand_array_reg_5__2_
<CMD> selectInst DUT2_operand_array_reg_5__3_
<CMD> selectInst DUT2_operand_array_reg_5__4_
<CMD> selectInst DUT2_operand_array_reg_65__0_
<CMD> selectInst DUT2_operand_array_reg_65__1_
<CMD> selectInst DUT2_operand_array_reg_65__2_
<CMD> selectInst DUT2_operand_array_reg_65__4_
<CMD> selectInst DUT2_operand_array_reg_65__6_
<CMD> selectInst DUT2_operand_array_reg_65__7_
<CMD> selectInst DUT2_operand_array_reg_69__2_
<CMD> selectInst DUT2_operand_array_reg_69__4_
<CMD> selectInst DUT2_operand_array_reg_69__5_
<CMD> selectInst DUT2_operand_array_reg_69__6_
<CMD> selectInst DUT2_operand_array_reg_73__0_
<CMD> selectInst DUT2_operand_array_reg_73__1_
<CMD> selectInst DUT2_operand_array_reg_73__2_
<CMD> selectInst DUT2_operand_array_reg_73__3_
<CMD> selectInst DUT2_operand_array_reg_73__4_
<CMD> selectInst DUT2_operand_array_reg_73__5_
<CMD> selectInst DUT2_operand_array_reg_73__6_
<CMD> selectInst DUT2_operand_array_reg_73__7_
<CMD> selectInst DUT2_operand_array_reg_77__2_
<CMD> selectInst DUT2_operand_array_reg_77__4_
<CMD> selectInst DUT2_operand_array_reg_77__5_
<CMD> selectInst DUT2_operand_array_reg_77__6_
<CMD> selectInst DUT2_operand_array_reg_81__0_
<CMD> selectInst DUT2_operand_array_reg_81__1_
<CMD> selectInst DUT2_operand_array_reg_81__2_
<CMD> selectInst DUT2_operand_array_reg_81__3_
<CMD> selectInst DUT2_operand_array_reg_81__4_
<CMD> selectInst DUT2_operand_array_reg_81__5_
<CMD> selectInst DUT2_operand_array_reg_81__6_
<CMD> selectInst DUT2_operand_array_reg_81__7_
<CMD> selectInst DUT2_operand_array_reg_89__0_
<CMD> selectInst DUT2_operand_array_reg_89__1_
<CMD> selectInst DUT2_operand_array_reg_89__2_
<CMD> selectInst DUT2_operand_array_reg_89__3_
<CMD> selectInst DUT2_operand_array_reg_89__4_
<CMD> selectInst DUT2_operand_array_reg_89__5_
<CMD> selectInst DUT2_operand_array_reg_89__6_
<CMD> selectInst DUT2_operand_array_reg_89__7_
<CMD> selectInst DUT2_operand_array_reg_97__0_
<CMD> selectInst DUT2_operand_array_reg_97__1_
<CMD> selectInst DUT2_operand_array_reg_97__2_
<CMD> selectInst DUT2_operand_array_reg_97__4_
<CMD> selectInst DUT2_operand_array_reg_97__5_
<CMD> selectInst DUT2_operand_array_reg_97__6_
<CMD_INTERNAL> selectObject Net CTS_23
<CMD> selectInst DUT2_instruction_array_reg_129__10_
<CMD> selectInst DUT2_instruction_array_reg_129__11_
<CMD> selectInst DUT2_instruction_array_reg_129__4_
<CMD> selectInst DUT2_instruction_array_reg_137__10_
<CMD> selectInst DUT2_instruction_array_reg_137__11_
<CMD> selectInst DUT2_instruction_array_reg_137__12_
<CMD> selectInst DUT2_instruction_array_reg_153__11_
<CMD> selectInst DUT2_instruction_array_reg_153__12_
<CMD> selectInst DUT2_instruction_array_reg_161__11_
<CMD> selectInst DUT2_instruction_array_reg_161__2_
<CMD> selectInst DUT2_instruction_array_reg_161__4_
<CMD> selectInst DUT2_instruction_array_reg_169__11_
<CMD> selectInst DUT2_instruction_array_reg_169__12_
<CMD> selectInst DUT2_instruction_array_reg_185__11_
<CMD> selectInst DUT2_instruction_array_reg_185__12_
<CMD> selectInst DUT2_instruction_array_reg_196__0_
<CMD> selectInst DUT2_instruction_array_reg_196__10_
<CMD> selectInst DUT2_instruction_array_reg_196__11_
<CMD> selectInst DUT2_instruction_array_reg_196__12_
<CMD> selectInst DUT2_instruction_array_reg_196__13_
<CMD> selectInst DUT2_instruction_array_reg_196__1_
<CMD> selectInst DUT2_instruction_array_reg_196__2_
<CMD> selectInst DUT2_instruction_array_reg_196__3_
<CMD> selectInst DUT2_instruction_array_reg_196__4_
<CMD> selectInst DUT2_instruction_array_reg_196__6_
<CMD> selectInst DUT2_instruction_array_reg_196__7_
<CMD> selectInst DUT2_instruction_array_reg_196__8_
<CMD> selectInst DUT2_instruction_array_reg_196__9_
<CMD> selectInst DUT2_instruction_array_reg_204__0_
<CMD> selectInst DUT2_instruction_array_reg_204__10_
<CMD> selectInst DUT2_instruction_array_reg_204__11_
<CMD> selectInst DUT2_instruction_array_reg_204__12_
<CMD> selectInst DUT2_instruction_array_reg_204__13_
<CMD> selectInst DUT2_instruction_array_reg_204__1_
<CMD> selectInst DUT2_instruction_array_reg_204__2_
<CMD> selectInst DUT2_instruction_array_reg_204__6_
<CMD> selectInst DUT2_instruction_array_reg_204__7_
<CMD> selectInst DUT2_instruction_array_reg_204__8_
<CMD> selectInst DUT2_instruction_array_reg_204__9_
<CMD> selectInst DUT2_instruction_array_reg_212__0_
<CMD> selectInst DUT2_instruction_array_reg_212__10_
<CMD> selectInst DUT2_instruction_array_reg_212__11_
<CMD> selectInst DUT2_instruction_array_reg_212__12_
<CMD> selectInst DUT2_instruction_array_reg_212__13_
<CMD> selectInst DUT2_instruction_array_reg_212__1_
<CMD> selectInst DUT2_instruction_array_reg_212__2_
<CMD> selectInst DUT2_instruction_array_reg_212__6_
<CMD> selectInst DUT2_instruction_array_reg_212__7_
<CMD> selectInst DUT2_instruction_array_reg_212__8_
<CMD> selectInst DUT2_instruction_array_reg_212__9_
<CMD> selectInst DUT2_instruction_array_reg_220__0_
<CMD> selectInst DUT2_instruction_array_reg_220__10_
<CMD> selectInst DUT2_instruction_array_reg_220__11_
<CMD> selectInst DUT2_instruction_array_reg_220__12_
<CMD> selectInst DUT2_instruction_array_reg_220__13_
<CMD> selectInst DUT2_instruction_array_reg_220__1_
<CMD> selectInst DUT2_instruction_array_reg_220__3_
<CMD> selectInst DUT2_instruction_array_reg_220__7_
<CMD> selectInst DUT2_instruction_array_reg_220__8_
<CMD> selectInst DUT2_instruction_array_reg_220__9_
<CMD> selectInst DUT2_instruction_array_reg_228__0_
<CMD> selectInst DUT2_instruction_array_reg_228__11_
<CMD> selectInst DUT2_instruction_array_reg_228__8_
<CMD> selectInst DUT2_instruction_array_reg_236__0_
<CMD> selectInst DUT2_instruction_array_reg_236__10_
<CMD> selectInst DUT2_instruction_array_reg_236__11_
<CMD> selectInst DUT2_instruction_array_reg_236__12_
<CMD> selectInst DUT2_instruction_array_reg_236__13_
<CMD> selectInst DUT2_instruction_array_reg_236__1_
<CMD> selectInst DUT2_instruction_array_reg_236__2_
<CMD> selectInst DUT2_instruction_array_reg_236__6_
<CMD> selectInst DUT2_instruction_array_reg_236__7_
<CMD> selectInst DUT2_instruction_array_reg_236__8_
<CMD> selectInst DUT2_instruction_array_reg_236__9_
<CMD> selectInst DUT2_instruction_array_reg_244__0_
<CMD> selectInst DUT2_instruction_array_reg_244__10_
<CMD> selectInst DUT2_instruction_array_reg_244__11_
<CMD> selectInst DUT2_instruction_array_reg_244__12_
<CMD> selectInst DUT2_instruction_array_reg_244__13_
<CMD> selectInst DUT2_instruction_array_reg_244__1_
<CMD> selectInst DUT2_instruction_array_reg_244__2_
<CMD> selectInst DUT2_instruction_array_reg_244__6_
<CMD> selectInst DUT2_instruction_array_reg_244__7_
<CMD> selectInst DUT2_instruction_array_reg_244__8_
<CMD> selectInst DUT2_instruction_array_reg_244__9_
<CMD> selectInst DUT2_instruction_array_reg_252__0_
<CMD> selectInst DUT2_instruction_array_reg_252__10_
<CMD> selectInst DUT2_instruction_array_reg_252__11_
<CMD> selectInst DUT2_instruction_array_reg_252__12_
<CMD> selectInst DUT2_instruction_array_reg_252__13_
<CMD> selectInst DUT2_instruction_array_reg_252__1_
<CMD> selectInst DUT2_instruction_array_reg_252__2_
<CMD> selectInst DUT2_instruction_array_reg_252__3_
<CMD> selectInst DUT2_instruction_array_reg_252__6_
<CMD> selectInst DUT2_instruction_array_reg_252__7_
<CMD> selectInst DUT2_instruction_array_reg_252__8_
<CMD> selectInst DUT2_instruction_array_reg_252__9_
<CMD> selectInst DUT2_operand_array_reg_39__1_
<CMD> selectInst DUT2_operand_array_reg_3__0_
<CMD> selectInst DUT2_operand_array_reg_3__1_
<CMD_INTERNAL> selectObject Net CTS_24
<CMD> selectInst DUT2_operand_array_reg_107__2_
<CMD> selectInst DUT2_operand_array_reg_107__5_
<CMD> selectInst DUT2_operand_array_reg_107__6_
<CMD> selectInst DUT2_operand_array_reg_111__1_
<CMD> selectInst DUT2_operand_array_reg_111__3_
<CMD> selectInst DUT2_operand_array_reg_111__4_
<CMD> selectInst DUT2_operand_array_reg_111__5_
<CMD> selectInst DUT2_operand_array_reg_111__6_
<CMD> selectInst DUT2_operand_array_reg_115__2_
<CMD> selectInst DUT2_operand_array_reg_115__5_
<CMD> selectInst DUT2_operand_array_reg_115__6_
<CMD> selectInst DUT2_operand_array_reg_119__0_
<CMD> selectInst DUT2_operand_array_reg_119__1_
<CMD> selectInst DUT2_operand_array_reg_119__2_
<CMD> selectInst DUT2_operand_array_reg_119__3_
<CMD> selectInst DUT2_operand_array_reg_119__4_
<CMD> selectInst DUT2_operand_array_reg_119__5_
<CMD> selectInst DUT2_operand_array_reg_119__6_
<CMD> selectInst DUT2_operand_array_reg_119__7_
<CMD> selectInst DUT2_operand_array_reg_127__0_
<CMD> selectInst DUT2_operand_array_reg_127__4_
<CMD> selectInst DUT2_operand_array_reg_127__5_
<CMD> selectInst DUT2_operand_array_reg_127__6_
<CMD> selectInst DUT2_operand_array_reg_13__0_
<CMD> selectInst DUT2_operand_array_reg_13__1_
<CMD> selectInst DUT2_operand_array_reg_13__2_
<CMD> selectInst DUT2_operand_array_reg_13__3_
<CMD> selectInst DUT2_operand_array_reg_13__4_
<CMD> selectInst DUT2_operand_array_reg_13__5_
<CMD> selectInst DUT2_operand_array_reg_13__6_
<CMD> selectInst DUT2_operand_array_reg_1__2_
<CMD> selectInst DUT2_operand_array_reg_21__1_
<CMD> selectInst DUT2_operand_array_reg_31__0_
<CMD> selectInst DUT2_operand_array_reg_31__4_
<CMD> selectInst DUT2_operand_array_reg_31__5_
<CMD> selectInst DUT2_operand_array_reg_31__6_
<CMD> selectInst DUT2_operand_array_reg_31__7_
<CMD> selectInst DUT2_operand_array_reg_33__2_
<CMD> selectInst DUT2_operand_array_reg_33__5_
<CMD> selectInst DUT2_operand_array_reg_33__7_
<CMD> selectInst DUT2_operand_array_reg_37__7_
<CMD> selectInst DUT2_operand_array_reg_45__0_
<CMD> selectInst DUT2_operand_array_reg_45__1_
<CMD> selectInst DUT2_operand_array_reg_45__2_
<CMD> selectInst DUT2_operand_array_reg_45__3_
<CMD> selectInst DUT2_operand_array_reg_45__4_
<CMD> selectInst DUT2_operand_array_reg_45__5_
<CMD> selectInst DUT2_operand_array_reg_45__6_
<CMD> selectInst DUT2_operand_array_reg_45__7_
<CMD> selectInst DUT2_operand_array_reg_53__1_
<CMD> selectInst DUT2_operand_array_reg_55__1_
<CMD> selectInst DUT2_operand_array_reg_5__5_
<CMD> selectInst DUT2_operand_array_reg_5__6_
<CMD> selectInst DUT2_operand_array_reg_5__7_
<CMD> selectInst DUT2_operand_array_reg_63__0_
<CMD> selectInst DUT2_operand_array_reg_63__1_
<CMD> selectInst DUT2_operand_array_reg_63__2_
<CMD> selectInst DUT2_operand_array_reg_63__4_
<CMD> selectInst DUT2_operand_array_reg_63__5_
<CMD> selectInst DUT2_operand_array_reg_63__6_
<CMD> selectInst DUT2_operand_array_reg_63__7_
<CMD> selectInst DUT2_operand_array_reg_65__5_
<CMD> selectInst DUT2_operand_array_reg_75__2_
<CMD> selectInst DUT2_operand_array_reg_75__4_
<CMD> selectInst DUT2_operand_array_reg_75__5_
<CMD> selectInst DUT2_operand_array_reg_75__6_
<CMD> selectInst DUT2_operand_array_reg_79__0_
<CMD> selectInst DUT2_operand_array_reg_79__1_
<CMD> selectInst DUT2_operand_array_reg_79__2_
<CMD> selectInst DUT2_operand_array_reg_79__3_
<CMD> selectInst DUT2_operand_array_reg_79__4_
<CMD> selectInst DUT2_operand_array_reg_79__5_
<CMD> selectInst DUT2_operand_array_reg_79__6_
<CMD> selectInst DUT2_operand_array_reg_79__7_
<CMD> selectInst DUT2_operand_array_reg_83__1_
<CMD> selectInst DUT2_operand_array_reg_83__2_
<CMD> selectInst DUT2_operand_array_reg_83__3_
<CMD> selectInst DUT2_operand_array_reg_83__4_
<CMD> selectInst DUT2_operand_array_reg_83__5_
<CMD> selectInst DUT2_operand_array_reg_83__6_
<CMD> selectInst DUT2_operand_array_reg_87__0_
<CMD> selectInst DUT2_operand_array_reg_87__1_
<CMD> selectInst DUT2_operand_array_reg_87__2_
<CMD> selectInst DUT2_operand_array_reg_87__3_
<CMD> selectInst DUT2_operand_array_reg_87__4_
<CMD> selectInst DUT2_operand_array_reg_87__5_
<CMD> selectInst DUT2_operand_array_reg_87__6_
<CMD> selectInst DUT2_operand_array_reg_87__7_
<CMD> selectInst DUT2_operand_array_reg_95__0_
<CMD> selectInst DUT2_operand_array_reg_95__1_
<CMD> selectInst DUT2_operand_array_reg_95__2_
<CMD> selectInst DUT2_operand_array_reg_95__3_
<CMD> selectInst DUT2_operand_array_reg_95__4_
<CMD> selectInst DUT2_operand_array_reg_95__5_
<CMD> selectInst DUT2_operand_array_reg_95__6_
<CMD> selectInst DUT2_operand_array_reg_95__7_
<CMD> selectInst DUT2_operand_array_reg_97__3_
<CMD_INTERNAL> selectObject Net CTS_25
<CMD> selectInst DUT2_d_out_reg_0_
<CMD> selectInst DUT2_d_out_reg_1_
<CMD> selectInst DUT2_d_out_reg_2_
<CMD> selectInst DUT2_d_out_reg_3_
<CMD> selectInst DUT2_d_out_reg_4_
<CMD> selectInst DUT2_d_out_reg_5_
<CMD> selectInst DUT2_d_out_reg_6_
<CMD> selectInst DUT2_d_out_reg_7_
<CMD> selectInst DUT2_instruction_array_reg_220__6_
<CMD> selectInst DUT2_operand_array_reg_115__1_
<CMD> selectInst DUT2_operand_array_reg_115__3_
<CMD> selectInst DUT2_operand_array_reg_115__4_
<CMD> selectInst DUT2_operand_array_reg_115__7_
<CMD> selectInst DUT2_operand_array_reg_23__0_
<CMD> selectInst DUT2_operand_array_reg_23__1_
<CMD> selectInst DUT2_operand_array_reg_23__2_
<CMD> selectInst DUT2_operand_array_reg_23__3_
<CMD> selectInst DUT2_operand_array_reg_23__4_
<CMD> selectInst DUT2_operand_array_reg_23__5_
<CMD> selectInst DUT2_operand_array_reg_23__6_
<CMD> selectInst DUT2_operand_array_reg_23__7_
<CMD> selectInst DUT2_operand_array_reg_35__2_
<CMD> selectInst DUT2_operand_array_reg_35__4_
<CMD> selectInst DUT2_operand_array_reg_35__5_
<CMD> selectInst DUT2_operand_array_reg_35__6_
<CMD> selectInst DUT2_operand_array_reg_39__0_
<CMD> selectInst DUT2_operand_array_reg_39__2_
<CMD> selectInst DUT2_operand_array_reg_39__3_
<CMD> selectInst DUT2_operand_array_reg_39__4_
<CMD> selectInst DUT2_operand_array_reg_39__5_
<CMD> selectInst DUT2_operand_array_reg_39__6_
<CMD> selectInst DUT2_operand_array_reg_39__7_
<CMD> selectInst DUT2_operand_array_reg_3__2_
<CMD> selectInst DUT2_operand_array_reg_3__3_
<CMD> selectInst DUT2_operand_array_reg_3__4_
<CMD> selectInst DUT2_operand_array_reg_3__5_
<CMD> selectInst DUT2_operand_array_reg_3__6_
<CMD> selectInst DUT2_operand_array_reg_3__7_
<CMD> selectInst DUT2_operand_array_reg_47__0_
<CMD> selectInst DUT2_operand_array_reg_47__7_
<CMD> selectInst DUT2_operand_array_reg_55__0_
<CMD> selectInst DUT2_operand_array_reg_55__2_
<CMD> selectInst DUT2_operand_array_reg_55__4_
<CMD> selectInst DUT2_operand_array_reg_55__5_
<CMD> selectInst DUT2_operand_array_reg_55__6_
<CMD> selectInst DUT2_operand_array_reg_55__7_
<CMD> selectInst DUT2_operand_array_reg_67__2_
<CMD> selectInst DUT2_operand_array_reg_67__4_
<CMD> selectInst DUT2_operand_array_reg_67__5_
<CMD> selectInst DUT2_operand_array_reg_67__6_
<CMD> selectInst DUT2_operand_array_reg_67__7_
<CMD> selectInst DUT2_operand_array_reg_7__0_
<CMD> selectInst DUT2_operand_array_reg_7__1_
<CMD> selectInst DUT2_operand_array_reg_7__2_
<CMD> selectInst DUT2_operand_array_reg_7__3_
<CMD> selectInst DUT2_operand_array_reg_7__4_
<CMD> selectInst DUT2_operand_array_reg_7__5_
<CMD> selectInst DUT2_operand_array_reg_7__6_
<CMD> selectInst DUT2_operand_array_reg_7__7_
<CMD> selectInst DUT2_operand_array_reg_83__7_
<CMD> selectInst DUT2_operand_array_reg_99__0_
<CMD> selectInst DUT2_operand_array_reg_99__2_
<CMD> selectInst DUT2_operand_array_reg_99__3_
<CMD> selectInst DUT2_operand_array_reg_99__4_
<CMD> selectInst DUT2_operand_array_reg_99__5_
<CMD> selectInst DUT2_operand_array_reg_99__6_
<CMD> selectInst DUT2_operand_array_reg_99__7_
<CMD> selectInst DUT2_status_out_reg_0_
<CMD> selectInst DUT2_status_out_reg_1_
<CMD> selectInst DUT2_status_out_reg_2_
<CMD> selectInst DUT3_bit_select_reg_0_
<CMD> selectInst DUT3_bit_select_reg_2_
<CMD> selectInst DUT3_input_select_reg
<CMD> selectInst DUT3_opInstruction_reg_0_
<CMD> selectInst DUT3_opInstruction_reg_1_
<CMD> selectInst DUT3_opInstruction_reg_2_
<CMD> selectInst DUT3_opInstruction_reg_4_
<CMD> selectInst DUT3_output_lit_reg_0_
<CMD> selectInst DUT3_output_lit_reg_1_
<CMD> selectInst DUT3_output_lit_reg_2_
<CMD> selectInst DUT3_output_lit_reg_3_
<CMD> selectInst DUT3_output_lit_reg_4_
<CMD> selectInst DUT3_output_lit_reg_5_
<CMD> selectInst DUT3_output_lit_reg_6_
<CMD> selectInst DUT3_output_lit_reg_7_
<CMD> selectInst DUT3_resultOutMem_reg_0_
<CMD> selectInst DUT3_resultOutReg_reg_0_
<CMD> selectInst DUT3_resultOutReg_reg_1_
<CMD> selectInst DUT3_resultOutReg_reg_2_
<CMD> selectInst DUT3_resultOutReg_reg_3_
<CMD> selectInst DUT3_resultOutReg_reg_4_
<CMD> selectInst DUT3_resultOutReg_reg_5_
<CMD> selectInst DUT3_resultOutReg_reg_7_
<CMD> selectInst DUT_result_reg_0_
<CMD> selectInst DUT_result_reg_4_
<CMD> selectInst DUT_result_reg_5_
<CMD> selectInst DUT_result_reg_7_
<CMD> selectInst DUT_status_out_reg_0_
<CMD> selectInst DUT_status_out_reg_1_
<CMD> selectInst DUT_status_out_reg_2_
<CMD_INTERNAL> selectObject Net CTS_26
<CMD> selectInst DUT2_instruction_array_reg_145__7_
<CMD> selectInst DUT2_instruction_array_reg_145__8_
<CMD> selectInst DUT2_instruction_array_reg_149__11_
<CMD> selectInst DUT2_instruction_array_reg_149__12_
<CMD> selectInst DUT2_instruction_array_reg_149__1_
<CMD> selectInst DUT2_instruction_array_reg_149__3_
<CMD> selectInst DUT2_instruction_array_reg_149__4_
<CMD> selectInst DUT2_instruction_array_reg_149__5_
<CMD> selectInst DUT2_instruction_array_reg_149__9_
<CMD> selectInst DUT2_instruction_array_reg_153__13_
<CMD> selectInst DUT2_instruction_array_reg_153__7_
<CMD> selectInst DUT2_instruction_array_reg_153__8_
<CMD> selectInst DUT2_instruction_array_reg_169__7_
<CMD> selectInst DUT2_instruction_array_reg_173__0_
<CMD> selectInst DUT2_instruction_array_reg_173__12_
<CMD> selectInst DUT2_instruction_array_reg_173__13_
<CMD> selectInst DUT2_instruction_array_reg_173__1_
<CMD> selectInst DUT2_instruction_array_reg_173__4_
<CMD> selectInst DUT2_instruction_array_reg_173__5_
<CMD> selectInst DUT2_instruction_array_reg_173__7_
<CMD> selectInst DUT2_instruction_array_reg_173__8_
<CMD> selectInst DUT2_instruction_array_reg_173__9_
<CMD> selectInst DUT2_instruction_array_reg_177__13_
<CMD> selectInst DUT2_instruction_array_reg_177__7_
<CMD> selectInst DUT2_instruction_array_reg_181__11_
<CMD> selectInst DUT2_instruction_array_reg_181__12_
<CMD> selectInst DUT2_instruction_array_reg_181__1_
<CMD> selectInst DUT2_instruction_array_reg_181__2_
<CMD> selectInst DUT2_instruction_array_reg_181__3_
<CMD> selectInst DUT2_instruction_array_reg_181__4_
<CMD> selectInst DUT2_instruction_array_reg_181__5_
<CMD> selectInst DUT2_instruction_array_reg_181__9_
<CMD> selectInst DUT2_instruction_array_reg_185__7_
<CMD> selectInst DUT2_instruction_array_reg_185__8_
<CMD> selectInst DUT2_operand_array_reg_103__1_
<CMD> selectInst DUT2_operand_array_reg_103__2_
<CMD> selectInst DUT2_operand_array_reg_103__3_
<CMD> selectInst DUT2_operand_array_reg_103__7_
<CMD> selectInst DUT2_operand_array_reg_111__2_
<CMD> selectInst DUT2_operand_array_reg_111__7_
<CMD> selectInst DUT2_operand_array_reg_17__0_
<CMD> selectInst DUT2_operand_array_reg_17__1_
<CMD> selectInst DUT2_operand_array_reg_17__2_
<CMD> selectInst DUT2_operand_array_reg_17__3_
<CMD> selectInst DUT2_operand_array_reg_17__4_
<CMD> selectInst DUT2_operand_array_reg_17__5_
<CMD> selectInst DUT2_operand_array_reg_17__6_
<CMD> selectInst DUT2_operand_array_reg_17__7_
<CMD> selectInst DUT2_operand_array_reg_25__0_
<CMD> selectInst DUT2_operand_array_reg_25__1_
<CMD> selectInst DUT2_operand_array_reg_25__2_
<CMD> selectInst DUT2_operand_array_reg_25__3_
<CMD> selectInst DUT2_operand_array_reg_25__4_
<CMD> selectInst DUT2_operand_array_reg_25__5_
<CMD> selectInst DUT2_operand_array_reg_25__6_
<CMD> selectInst DUT2_operand_array_reg_25__7_
<CMD> selectInst DUT2_operand_array_reg_33__1_
<CMD> selectInst DUT2_operand_array_reg_33__4_
<CMD> selectInst DUT2_operand_array_reg_41__0_
<CMD> selectInst DUT2_operand_array_reg_41__1_
<CMD> selectInst DUT2_operand_array_reg_41__2_
<CMD> selectInst DUT2_operand_array_reg_41__3_
<CMD> selectInst DUT2_operand_array_reg_41__4_
<CMD> selectInst DUT2_operand_array_reg_41__5_
<CMD> selectInst DUT2_operand_array_reg_41__6_
<CMD> selectInst DUT2_operand_array_reg_41__7_
<CMD> selectInst DUT2_operand_array_reg_49__0_
<CMD> selectInst DUT2_operand_array_reg_49__1_
<CMD> selectInst DUT2_operand_array_reg_49__2_
<CMD> selectInst DUT2_operand_array_reg_49__3_
<CMD> selectInst DUT2_operand_array_reg_49__4_
<CMD> selectInst DUT2_operand_array_reg_49__5_
<CMD> selectInst DUT2_operand_array_reg_49__6_
<CMD> selectInst DUT2_operand_array_reg_49__7_
<CMD> selectInst DUT2_operand_array_reg_57__0_
<CMD> selectInst DUT2_operand_array_reg_57__1_
<CMD> selectInst DUT2_operand_array_reg_57__2_
<CMD> selectInst DUT2_operand_array_reg_57__3_
<CMD> selectInst DUT2_operand_array_reg_57__4_
<CMD> selectInst DUT2_operand_array_reg_57__5_
<CMD> selectInst DUT2_operand_array_reg_57__6_
<CMD> selectInst DUT2_operand_array_reg_57__7_
<CMD> selectInst DUT2_operand_array_reg_65__3_
<CMD> selectInst DUT2_operand_array_reg_71__1_
<CMD> selectInst DUT2_operand_array_reg_71__2_
<CMD> selectInst DUT2_operand_array_reg_71__3_
<CMD> selectInst DUT2_operand_array_reg_71__4_
<CMD> selectInst DUT2_operand_array_reg_71__7_
<CMD> selectInst DUT2_operand_array_reg_97__7_
<CMD> selectInst DUT2_operand_array_reg_9__0_
<CMD> selectInst DUT2_operand_array_reg_9__1_
<CMD> selectInst DUT2_operand_array_reg_9__2_
<CMD> selectInst DUT2_operand_array_reg_9__3_
<CMD> selectInst DUT2_operand_array_reg_9__4_
<CMD> selectInst DUT2_operand_array_reg_9__5_
<CMD> selectInst DUT2_operand_array_reg_9__6_
<CMD> selectInst DUT2_operand_array_reg_9__7_
<CMD_INTERNAL> selectObject Net CTS_27
<CMD> selectInst DUT2_instruction_array_reg_128__0_
<CMD> selectInst DUT2_instruction_array_reg_128__10_
<CMD> selectInst DUT2_instruction_array_reg_128__11_
<CMD> selectInst DUT2_instruction_array_reg_128__12_
<CMD> selectInst DUT2_instruction_array_reg_128__13_
<CMD> selectInst DUT2_instruction_array_reg_128__1_
<CMD> selectInst DUT2_instruction_array_reg_128__2_
<CMD> selectInst DUT2_instruction_array_reg_128__3_
<CMD> selectInst DUT2_instruction_array_reg_128__5_
<CMD> selectInst DUT2_instruction_array_reg_128__7_
<CMD> selectInst DUT2_instruction_array_reg_128__8_
<CMD> selectInst DUT2_instruction_array_reg_128__9_
<CMD> selectInst DUT2_instruction_array_reg_130__10_
<CMD> selectInst DUT2_instruction_array_reg_130__11_
<CMD> selectInst DUT2_instruction_array_reg_130__12_
<CMD> selectInst DUT2_instruction_array_reg_130__13_
<CMD> selectInst DUT2_instruction_array_reg_130__1_
<CMD> selectInst DUT2_instruction_array_reg_130__2_
<CMD> selectInst DUT2_instruction_array_reg_130__3_
<CMD> selectInst DUT2_instruction_array_reg_130__4_
<CMD> selectInst DUT2_instruction_array_reg_130__5_
<CMD> selectInst DUT2_instruction_array_reg_130__6_
<CMD> selectInst DUT2_instruction_array_reg_130__7_
<CMD> selectInst DUT2_instruction_array_reg_130__8_
<CMD> selectInst DUT2_instruction_array_reg_130__9_
<CMD> selectInst DUT2_instruction_array_reg_134__0_
<CMD> selectInst DUT2_instruction_array_reg_134__13_
<CMD> selectInst DUT2_instruction_array_reg_134__1_
<CMD> selectInst DUT2_instruction_array_reg_134__2_
<CMD> selectInst DUT2_instruction_array_reg_134__3_
<CMD> selectInst DUT2_instruction_array_reg_134__6_
<CMD> selectInst DUT2_instruction_array_reg_144__0_
<CMD> selectInst DUT2_instruction_array_reg_144__11_
<CMD> selectInst DUT2_instruction_array_reg_144__12_
<CMD> selectInst DUT2_instruction_array_reg_144__13_
<CMD> selectInst DUT2_instruction_array_reg_144__1_
<CMD> selectInst DUT2_instruction_array_reg_144__2_
<CMD> selectInst DUT2_instruction_array_reg_144__7_
<CMD> selectInst DUT2_instruction_array_reg_144__9_
<CMD> selectInst DUT2_instruction_array_reg_154__10_
<CMD> selectInst DUT2_instruction_array_reg_154__11_
<CMD> selectInst DUT2_instruction_array_reg_154__12_
<CMD> selectInst DUT2_instruction_array_reg_154__1_
<CMD> selectInst DUT2_instruction_array_reg_154__3_
<CMD> selectInst DUT2_instruction_array_reg_154__7_
<CMD> selectInst DUT2_instruction_array_reg_154__8_
<CMD> selectInst DUT2_instruction_array_reg_154__9_
<CMD> selectInst DUT2_instruction_array_reg_156__6_
<CMD> selectInst DUT2_instruction_array_reg_160__0_
<CMD> selectInst DUT2_instruction_array_reg_160__10_
<CMD> selectInst DUT2_instruction_array_reg_160__11_
<CMD> selectInst DUT2_instruction_array_reg_160__12_
<CMD> selectInst DUT2_instruction_array_reg_160__13_
<CMD> selectInst DUT2_instruction_array_reg_160__1_
<CMD> selectInst DUT2_instruction_array_reg_160__2_
<CMD> selectInst DUT2_instruction_array_reg_160__3_
<CMD> selectInst DUT2_instruction_array_reg_160__5_
<CMD> selectInst DUT2_instruction_array_reg_160__7_
<CMD> selectInst DUT2_instruction_array_reg_160__8_
<CMD> selectInst DUT2_instruction_array_reg_160__9_
<CMD> selectInst DUT2_instruction_array_reg_162__10_
<CMD> selectInst DUT2_instruction_array_reg_162__11_
<CMD> selectInst DUT2_instruction_array_reg_162__12_
<CMD> selectInst DUT2_instruction_array_reg_162__13_
<CMD> selectInst DUT2_instruction_array_reg_162__1_
<CMD> selectInst DUT2_instruction_array_reg_162__2_
<CMD> selectInst DUT2_instruction_array_reg_162__3_
<CMD> selectInst DUT2_instruction_array_reg_162__4_
<CMD> selectInst DUT2_instruction_array_reg_162__6_
<CMD> selectInst DUT2_instruction_array_reg_162__7_
<CMD> selectInst DUT2_instruction_array_reg_162__8_
<CMD> selectInst DUT2_instruction_array_reg_162__9_
<CMD> selectInst DUT2_instruction_array_reg_164__8_
<CMD> selectInst DUT2_instruction_array_reg_166__13_
<CMD> selectInst DUT2_instruction_array_reg_170__3_
<CMD> selectInst DUT2_instruction_array_reg_170__5_
<CMD> selectInst DUT2_instruction_array_reg_170__8_
<CMD> selectInst DUT2_instruction_array_reg_176__0_
<CMD> selectInst DUT2_instruction_array_reg_176__10_
<CMD> selectInst DUT2_instruction_array_reg_176__11_
<CMD> selectInst DUT2_instruction_array_reg_176__12_
<CMD> selectInst DUT2_instruction_array_reg_176__13_
<CMD> selectInst DUT2_instruction_array_reg_176__1_
<CMD> selectInst DUT2_instruction_array_reg_176__2_
<CMD> selectInst DUT2_instruction_array_reg_176__3_
<CMD> selectInst DUT2_instruction_array_reg_176__5_
<CMD> selectInst DUT2_instruction_array_reg_176__7_
<CMD> selectInst DUT2_instruction_array_reg_176__8_
<CMD> selectInst DUT2_instruction_array_reg_176__9_
<CMD> selectInst DUT2_instruction_array_reg_186__10_
<CMD> selectInst DUT2_instruction_array_reg_186__11_
<CMD> selectInst DUT2_instruction_array_reg_186__12_
<CMD> selectInst DUT2_instruction_array_reg_186__13_
<CMD> selectInst DUT2_instruction_array_reg_186__1_
<CMD> selectInst DUT2_instruction_array_reg_186__3_
<CMD> selectInst DUT2_instruction_array_reg_186__7_
<CMD> selectInst DUT2_instruction_array_reg_186__8_
<CMD> selectInst DUT2_instruction_array_reg_186__9_
<CMD> selectInst DUT2_instruction_array_reg_188__6_
<CMD> selectInst DUT2_instruction_array_reg_188__8_
<CMD_INTERNAL> selectObject Net CTS_28
<CMD> selectInst DUT2_instruction_array_reg_128__4_
<CMD> selectInst DUT2_instruction_array_reg_128__6_
<CMD> selectInst DUT2_instruction_array_reg_130__0_
<CMD> selectInst DUT2_instruction_array_reg_138__5_
<CMD> selectInst DUT2_instruction_array_reg_138__6_
<CMD> selectInst DUT2_instruction_array_reg_154__0_
<CMD> selectInst DUT2_instruction_array_reg_154__2_
<CMD> selectInst DUT2_instruction_array_reg_154__4_
<CMD> selectInst DUT2_instruction_array_reg_154__5_
<CMD> selectInst DUT2_instruction_array_reg_154__6_
<CMD> selectInst DUT2_instruction_array_reg_160__4_
<CMD> selectInst DUT2_instruction_array_reg_160__6_
<CMD> selectInst DUT2_instruction_array_reg_162__0_
<CMD> selectInst DUT2_instruction_array_reg_162__5_
<CMD> selectInst DUT2_instruction_array_reg_170__6_
<CMD> selectInst DUT2_instruction_array_reg_176__4_
<CMD> selectInst DUT2_instruction_array_reg_176__6_
<CMD> selectInst DUT2_instruction_array_reg_178__6_
<CMD> selectInst DUT2_instruction_array_reg_186__0_
<CMD> selectInst DUT2_instruction_array_reg_186__2_
<CMD> selectInst DUT2_instruction_array_reg_186__4_
<CMD> selectInst DUT2_instruction_array_reg_186__5_
<CMD> selectInst DUT2_instruction_array_reg_186__6_
<CMD> selectInst DUT2_instruction_array_reg_198__0_
<CMD> selectInst DUT2_instruction_array_reg_198__1_
<CMD> selectInst DUT2_instruction_array_reg_198__2_
<CMD> selectInst DUT2_instruction_array_reg_198__4_
<CMD> selectInst DUT2_instruction_array_reg_198__9_
<CMD> selectInst DUT2_instruction_array_reg_206__0_
<CMD> selectInst DUT2_instruction_array_reg_206__1_
<CMD> selectInst DUT2_instruction_array_reg_206__2_
<CMD> selectInst DUT2_instruction_array_reg_206__4_
<CMD> selectInst DUT2_instruction_array_reg_206__9_
<CMD> selectInst DUT2_instruction_array_reg_214__0_
<CMD> selectInst DUT2_instruction_array_reg_214__1_
<CMD> selectInst DUT2_instruction_array_reg_214__2_
<CMD> selectInst DUT2_instruction_array_reg_214__9_
<CMD> selectInst DUT2_instruction_array_reg_220__4_
<CMD> selectInst DUT2_instruction_array_reg_220__5_
<CMD> selectInst DUT2_instruction_array_reg_222__0_
<CMD> selectInst DUT2_instruction_array_reg_222__1_
<CMD> selectInst DUT2_instruction_array_reg_222__9_
<CMD> selectInst DUT2_instruction_array_reg_230__0_
<CMD> selectInst DUT2_instruction_array_reg_230__1_
<CMD> selectInst DUT2_instruction_array_reg_230__2_
<CMD> selectInst DUT2_instruction_array_reg_230__4_
<CMD> selectInst DUT2_instruction_array_reg_230__9_
<CMD> selectInst DUT2_instruction_array_reg_238__0_
<CMD> selectInst DUT2_instruction_array_reg_238__1_
<CMD> selectInst DUT2_instruction_array_reg_238__2_
<CMD> selectInst DUT2_instruction_array_reg_238__3_
<CMD> selectInst DUT2_instruction_array_reg_238__9_
<CMD> selectInst DUT2_instruction_array_reg_246__0_
<CMD> selectInst DUT2_instruction_array_reg_246__2_
<CMD> selectInst DUT2_instruction_array_reg_252__4_
<CMD> selectInst DUT2_instruction_array_reg_252__5_
<CMD> selectInst DUT2_instruction_array_reg_254__0_
<CMD> selectInst DUT2_instruction_array_reg_254__1_
<CMD> selectInst DUT2_instruction_array_reg_254__2_
<CMD> selectInst DUT2_instruction_array_reg_254__9_
<CMD> selectInst DUT2_instruction_out_reg_0_
<CMD> selectInst DUT2_instruction_out_reg_12_
<CMD> selectInst DUT2_instruction_out_reg_1_
<CMD> selectInst DUT2_instruction_out_reg_2_
<CMD> selectInst DUT2_instruction_out_reg_3_
<CMD> selectInst DUT2_instruction_out_reg_4_
<CMD> selectInst DUT2_instruction_out_reg_5_
<CMD> selectInst DUT2_instruction_out_reg_6_
<CMD> selectInst DUT2_instruction_out_reg_7_
<CMD> selectInst DUT2_instruction_out_reg_9_
<CMD> selectInst DUT3_PC_reg_3_
<CMD> selectInst DUT3_PC_reg_4_
<CMD> selectInst DUT3_PC_reg_5_
<CMD> selectInst DUT3_bit_select_reg_1_
<CMD> selectInst DUT3_current_state_reg_0_
**ERROR: (IMPTCM-162):	"DUT3_current_state_reg_0_" does not match any object in design for specified type "inst " object in command "selectInst".

Usage: selectInst [-help] <inst>+

**ERROR: (IMPTCM-3):	"DUT3_current_state_reg_0_" is not a valid object value for the 1th argument.


--------------------------------------------------------------------------------
Exiting Innovus on Mon May 30 22:41:53 2022
  Total CPU time:     0:08:08
  Total real time:    0:24:25
  Peak memory (main): 1079.53MB


*** Memory Usage v#1 (Current mem = 1333.734M, initial mem = 251.488M) ***
*** Message Summary: 145 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:08:04, real=0:24:23, mem=1333.7M) ---
