#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul  9 17:18:21 2018
# Process ID: 11504
# Current directory: F:/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8180 F:\project_2\project_2.xpr
# Log file: F:/project_2/vivado.log
# Journal file: F:/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 765.188 ; gain = 82.723
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jul  9 17:23:37 2018] Launched synth_1...
Run output will be captured here: F:/project_2/project_2.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-311] analyzing module exmemory
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module zerodetect
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-311] analyzing module flopen
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 791.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 067ad2a71df84d2c8d3964fd385bb345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d0 [F:/project_2/project_2.srcs/sources_1/new/mips.v:432]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 101. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 122. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 403. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 530. Module flopenr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 540. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 521. Module flopen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 540. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 540. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 475. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 445. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 504. Module zerodetect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 59. Module exmemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 35. Module show doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.show
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 791.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 807.820 ; gain = 11.449
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 807.820 ; gain = 16.617
run all
Running testbench
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  9 18:10:34 2018...
