// Seed: 1722819123
module module_0 (
    output uwire id_0,
    input tri id_1,
    input supply1 id_2,
    output wire id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output logic id_2,
    input wor id_3,
    output logic id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input logic id_8,
    output supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input wire id_13
);
  always @(posedge 1'h0) begin
    @(posedge id_8 - id_7);
    id_2 <= #id_10 id_8;
    id_4 <= 1;
    wait (id_6);
  end
  wire id_15;
  module_0(
      id_0, id_11, id_11, id_1
  );
endmodule
