vendor_name = ModelSim
source_file = 1, /home/ryan/src/de10-fpga/test0/source/test0.sv
source_file = 1, /home/ryan/src/de10-fpga/test0/source/synchronizer.sv
source_file = 1, /home/ryan/src/de10-fpga/test0/source/ss_display.sv
source_file = 1, /home/ryan/src/de10-fpga/test0/source/hex_display.sv
source_file = 1, /home/ryan/src/de10-fpga/test0/source/flex_counter.sv
source_file = 1, /home/ryan/src/de10-fpga/test0/db/test0.cbx.xml
design_name = test0
instance = comp, \LEDR[0]~output , LEDR[0]~output, test0, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, test0, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, test0, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, test0, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, test0, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, test0, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, test0, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, test0, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, test0, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, test0, 1
instance = comp, \SS[0][0]~output , SS[0][0]~output, test0, 1
instance = comp, \SS[0][1]~output , SS[0][1]~output, test0, 1
instance = comp, \SS[0][2]~output , SS[0][2]~output, test0, 1
instance = comp, \SS[0][3]~output , SS[0][3]~output, test0, 1
instance = comp, \SS[0][4]~output , SS[0][4]~output, test0, 1
instance = comp, \SS[0][5]~output , SS[0][5]~output, test0, 1
instance = comp, \SS[0][6]~output , SS[0][6]~output, test0, 1
instance = comp, \SS[0][7]~output , SS[0][7]~output, test0, 1
instance = comp, \SS[1][0]~output , SS[1][0]~output, test0, 1
instance = comp, \SS[1][1]~output , SS[1][1]~output, test0, 1
instance = comp, \SS[1][2]~output , SS[1][2]~output, test0, 1
instance = comp, \SS[1][3]~output , SS[1][3]~output, test0, 1
instance = comp, \SS[1][4]~output , SS[1][4]~output, test0, 1
instance = comp, \SS[1][5]~output , SS[1][5]~output, test0, 1
instance = comp, \SS[1][6]~output , SS[1][6]~output, test0, 1
instance = comp, \SS[1][7]~output , SS[1][7]~output, test0, 1
instance = comp, \SS[2][0]~output , SS[2][0]~output, test0, 1
instance = comp, \SS[2][1]~output , SS[2][1]~output, test0, 1
instance = comp, \SS[2][2]~output , SS[2][2]~output, test0, 1
instance = comp, \SS[2][3]~output , SS[2][3]~output, test0, 1
instance = comp, \SS[2][4]~output , SS[2][4]~output, test0, 1
instance = comp, \SS[2][5]~output , SS[2][5]~output, test0, 1
instance = comp, \SS[2][6]~output , SS[2][6]~output, test0, 1
instance = comp, \SS[2][7]~output , SS[2][7]~output, test0, 1
instance = comp, \SS[3][0]~output , SS[3][0]~output, test0, 1
instance = comp, \SS[3][1]~output , SS[3][1]~output, test0, 1
instance = comp, \SS[3][2]~output , SS[3][2]~output, test0, 1
instance = comp, \SS[3][3]~output , SS[3][3]~output, test0, 1
instance = comp, \SS[3][4]~output , SS[3][4]~output, test0, 1
instance = comp, \SS[3][5]~output , SS[3][5]~output, test0, 1
instance = comp, \SS[3][6]~output , SS[3][6]~output, test0, 1
instance = comp, \SS[3][7]~output , SS[3][7]~output, test0, 1
instance = comp, \SS[4][0]~output , SS[4][0]~output, test0, 1
instance = comp, \SS[4][1]~output , SS[4][1]~output, test0, 1
instance = comp, \SS[4][2]~output , SS[4][2]~output, test0, 1
instance = comp, \SS[4][3]~output , SS[4][3]~output, test0, 1
instance = comp, \SS[4][4]~output , SS[4][4]~output, test0, 1
instance = comp, \SS[4][5]~output , SS[4][5]~output, test0, 1
instance = comp, \SS[4][6]~output , SS[4][6]~output, test0, 1
instance = comp, \SS[4][7]~output , SS[4][7]~output, test0, 1
instance = comp, \SS[5][0]~output , SS[5][0]~output, test0, 1
instance = comp, \SS[5][1]~output , SS[5][1]~output, test0, 1
instance = comp, \SS[5][2]~output , SS[5][2]~output, test0, 1
instance = comp, \SS[5][3]~output , SS[5][3]~output, test0, 1
instance = comp, \SS[5][4]~output , SS[5][4]~output, test0, 1
instance = comp, \SS[5][5]~output , SS[5][5]~output, test0, 1
instance = comp, \SS[5][6]~output , SS[5][6]~output, test0, 1
instance = comp, \SS[5][7]~output , SS[5][7]~output, test0, 1
instance = comp, \CLK~input , CLK~input, test0, 1
instance = comp, \nRST~input , nRST~input, test0, 1
instance = comp, \PB[0]~input , PB[0]~input, test0, 1
instance = comp, \PB[1]~input , PB[1]~input, test0, 1
instance = comp, \PB[2]~input , PB[2]~input, test0, 1
instance = comp, \PB[3]~input , PB[3]~input, test0, 1
instance = comp, \SW[0]~input , SW[0]~input, test0, 1
instance = comp, \SW[1]~input , SW[1]~input, test0, 1
instance = comp, \SW[2]~input , SW[2]~input, test0, 1
instance = comp, \SW[3]~input , SW[3]~input, test0, 1
instance = comp, \SW[4]~input , SW[4]~input, test0, 1
instance = comp, \SW[5]~input , SW[5]~input, test0, 1
instance = comp, \SW[6]~input , SW[6]~input, test0, 1
instance = comp, \SW[7]~input , SW[7]~input, test0, 1
instance = comp, \SW[8]~input , SW[8]~input, test0, 1
instance = comp, \SW[9]~input , SW[9]~input, test0, 1
instance = comp, \MSEL[0]~input , MSEL[0]~input, test0, 1
instance = comp, \MSEL[1]~input , MSEL[1]~input, test0, 1
instance = comp, \MSEL[2]~input , MSEL[2]~input, test0, 1
instance = comp, \MSEL[3]~input , MSEL[3]~input, test0, 1
instance = comp, \MSEL[4]~input , MSEL[4]~input, test0, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test0, 1
