![](https://visitor-badge.glitch.me/badge?page_id=zeeshanrafique23.zeeshanrafique23)
<p align='center'>
<a href="https://twitter.com/zeeshanrafiq23"><img height="30" src="img/twitter.png"></a>
<a href="https://medium.com/@zrafique/"><img height="30" src="img/medium.png"></a>
<a href="https://www.linkedin.com/in/zeeshanrafique23/"><img height="30" src="img/linkedin.png"></a>
</p>

<h2 align="center">Hello there! My name is Zeeshan Rafique.</h2>
<p align="center"><em><strong>"I'm an RTL Design Engineer"</strong></em></p>

<p> I am an RTL design engineer with a strong background in Computer Architecture and Digital Logic Design. I have deep knowledge of System on Chip components like bus protocols and peripheral communication with CPU whereas I love to work on RISC-V based CPUs. My research focus area is to improve computation speed and power optimization in hardware for Machine Learning applications. </p>

### ðŸ’» Languages and Tools: 
* SystemVerilog
* Verilog
* CHISEL
* C / C++
* Python

<img height="30" src="https://github.com/zeeshanrafique23/zeeshanrafique23/tree/master/img/vlsi.gif"></img>
  
<br />
  
