TimeQuest Timing Analyzer report for g47_enigma
Wed Apr 06 18:59:18 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g47_enigma                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; g47_testbed.sdc ; OK     ; Wed Apr 06 18:59:17 2016 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 40.44 MHz ; 40.44 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.363 ; -34.190       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -3.213 ; -3.213        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 3.021 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.363 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; -0.698     ; 11.703     ;
; -2.347 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; -0.703     ; 11.682     ;
; -2.347 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; -0.703     ; 11.682     ;
; -2.347 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; -0.703     ; 11.682     ;
; -2.347 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; -0.703     ; 11.682     ;
; -2.347 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; -0.703     ; 11.682     ;
; -2.268 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; -0.698     ; 11.608     ;
; -2.268 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; -0.698     ; 11.608     ;
; -2.268 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; -0.698     ; 11.608     ;
; -2.268 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; -0.698     ; 11.608     ;
; -2.268 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; -0.698     ; 11.608     ;
; -2.188 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; -0.698     ; 11.528     ;
; -2.188 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; -0.698     ; 11.528     ;
; -2.188 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; -0.698     ; 11.528     ;
; -2.188 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; -0.698     ; 11.528     ;
; -1.005 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; -0.698     ; 10.345     ;
; -0.910 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; -0.698     ; 10.250     ;
; -0.910 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; -0.698     ; 10.250     ;
; -0.910 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; -0.698     ; 10.250     ;
; -0.910 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; -0.698     ; 10.250     ;
; -0.910 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; -0.698     ; 10.250     ;
; -0.830 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; -0.698     ; 10.170     ;
; -0.830 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; -0.698     ; 10.170     ;
; -0.830 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; -0.698     ; 10.170     ;
; -0.830 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; -0.698     ; 10.170     ;
; -0.786 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; -0.703     ; 10.121     ;
; -0.786 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; -0.703     ; 10.121     ;
; -0.786 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; -0.703     ; 10.121     ;
; -0.786 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; -0.703     ; 10.121     ;
; -0.786 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; -0.703     ; 10.121     ;
; 0.633  ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.822      ; 10.227     ;
; 0.633  ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.822      ; 10.227     ;
; 0.700  ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 10.146     ;
; 0.700  ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 10.146     ;
; 0.700  ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 10.146     ;
; 0.783  ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 10.063     ;
; 0.783  ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 10.063     ;
; 0.783  ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 10.063     ;
; 0.783  ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 10.063     ;
; 0.854  ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.824      ; 10.008     ;
; 1.047  ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.822      ; 9.813      ;
; 1.047  ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.822      ; 9.813      ;
; 1.055  ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 9.807      ;
; 1.055  ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 9.807      ;
; 1.059  ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 9.798      ;
; 1.059  ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 9.798      ;
; 1.059  ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 9.798      ;
; 1.065  ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 9.792      ;
; 1.065  ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 9.792      ;
; 1.065  ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 9.792      ;
; 1.091  ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.825      ; 9.772      ;
; 1.123  ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 9.737      ;
; 1.123  ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 9.737      ;
; 1.123  ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 9.737      ;
; 1.123  ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 9.737      ;
; 1.123  ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 9.737      ;
; 1.131  ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 9.729      ;
; 1.131  ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 9.729      ;
; 1.131  ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 9.729      ;
; 1.131  ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 9.729      ;
; 1.131  ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 9.729      ;
; 1.420  ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.807      ; 9.425      ;
; 1.420  ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.807      ; 9.425      ;
; 1.420  ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.826      ; 9.444      ;
; 1.426  ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.807      ; 9.419      ;
; 1.426  ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.807      ; 9.419      ;
; 1.440  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; -0.698     ; 7.900      ;
; 1.994  ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.825      ; 8.869      ;
; 2.059  ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.822      ; 8.801      ;
; 2.059  ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.822      ; 8.801      ;
; 2.126  ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 8.720      ;
; 2.126  ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 8.720      ;
; 2.126  ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.808      ; 8.720      ;
; 2.209  ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 8.637      ;
; 2.209  ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 8.637      ;
; 2.209  ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 8.637      ;
; 2.209  ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.808      ; 8.637      ;
; 2.280  ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.824      ; 8.582      ;
; 2.473  ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.822      ; 8.387      ;
; 2.473  ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.822      ; 8.387      ;
; 2.481  ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.381      ;
; 2.481  ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.381      ;
; 2.485  ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 8.372      ;
; 2.485  ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 8.372      ;
; 2.485  ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.819      ; 8.372      ;
; 2.491  ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 8.366      ;
; 2.491  ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 8.366      ;
; 2.491  ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.819      ; 8.366      ;
; 2.517  ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.825      ; 8.346      ;
; 2.549  ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.311      ;
; 2.549  ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.311      ;
; 2.549  ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.311      ;
; 2.549  ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.311      ;
; 2.549  ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.311      ;
; 2.557  ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.303      ;
; 2.557  ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.303      ;
; 2.557  ; state[1]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.303      ;
; 2.557  ; state[1]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.303      ;
; 2.557  ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.303      ;
; 2.846  ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.807      ; 7.999      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.953      ;
; 0.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.956      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.079      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.097      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.794 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.080      ;
; 0.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.082      ;
; 0.817 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.103      ;
; 0.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.137      ;
; 0.851 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.138      ;
; 0.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.139      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.140      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.143      ;
; 0.860 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.145      ;
; 0.868 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 0.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.158      ;
; 0.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.206      ;
; 0.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.233      ;
; 0.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.283      ;
; 1.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.287      ;
; 1.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.299      ;
; 1.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.307      ;
; 1.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.310      ;
; 1.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.334      ;
; 1.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.336      ;
; 1.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.385      ;
; 1.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.388      ;
; 1.062 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.389      ;
; 1.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.077      ; 1.391      ;
; 1.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.414      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.415      ;
; 1.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.420      ;
; 1.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.421      ;
; 1.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.424      ;
; 1.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.424      ;
; 1.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.435      ;
; 1.176 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; -0.012     ; 1.450      ;
; 1.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.006      ; 1.471      ;
; 1.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.006     ; 1.467      ;
; 1.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.473      ;
; 1.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.476      ;
; 1.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.488      ;
; 1.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.491      ;
; 1.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.492      ;
; 1.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.491      ;
; 1.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.496      ;
; 1.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.496      ;
; 1.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; -0.009     ; 1.492      ;
; 1.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.006     ; 1.503      ;
; 1.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.530      ;
; 1.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.544      ;
; 1.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.557      ;
; 1.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.566      ;
; 1.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.005     ; 1.586      ;
; 1.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.611      ;
; 1.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.612      ;
; 1.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.618      ;
; 1.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 1.620      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.213 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; -0.698     ; 12.553     ;
; -1.855 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; -0.698     ; 11.195     ;
; 4.932  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 5.932      ;
; 5.070  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 5.794      ;
; 8.045  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 11.295     ;
; 8.045  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 11.295     ;
; 8.045  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 11.295     ;
; 8.371  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 11.667     ;
; 8.371  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 11.667     ;
; 8.436  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 10.904     ;
; 9.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 9.937      ;
; 9.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 9.937      ;
; 9.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 9.937      ;
; 9.729  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 10.309     ;
; 9.729  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 10.309     ;
; 10.045 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; -0.698     ; 9.295      ;
; 12.525 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 7.513      ;
; 12.525 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 7.513      ;
; 12.663 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 7.375      ;
; 12.663 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 7.375      ;
; 13.200 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.826      ; 7.664      ;
; 13.200 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.826      ; 7.664      ;
; 14.608 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.826      ; 6.256      ;
; 14.608 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.826      ; 6.256      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.021  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.826      ; 4.133      ;
; 3.021  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.826      ; 4.133      ;
; 3.123  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 3.409      ;
; 3.123  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 3.409      ;
; 3.142  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.826      ; 4.254      ;
; 3.142  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.826      ; 4.254      ;
; 4.470  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.058      ;
; 4.470  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.058      ;
; 4.470  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.058      ;
; 4.569  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.855      ;
; 4.569  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.855      ;
; 4.587  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.175      ;
; 4.652  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.938      ;
; 4.652  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.938      ;
; 4.844  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.432      ;
; 4.852  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 5.138      ;
; 4.852  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 5.138      ;
; 4.978  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.566      ;
; 4.978  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.566      ;
; 4.978  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; -0.698     ; 4.566      ;
; 12.680 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.826      ; 3.792      ;
; 13.091 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.826      ; 4.203      ;
; 16.236 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; -0.698     ; 5.824      ;
; 16.744 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; -0.698     ; 6.332      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 6.083  ; 6.083  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.353  ; 5.353  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 6.020  ; 6.020  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.692  ; 5.692  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 6.083  ; 6.083  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 5.293  ; 5.293  ; Rise       ; clock           ;
; keypress          ; clock      ; 17.707 ; 17.707 ; Rise       ; clock           ;
; setting_init      ; clock      ; 14.384 ; 14.384 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 9.287  ; 9.287  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 8.603  ; 8.603  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 9.287  ; 9.287  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 4.887  ; 4.887  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.887  ; 4.887  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 4.588  ; 4.588  ; Rise       ; clock           ;
; keypress          ; clock      ; 16.792 ; 16.792 ; Fall       ; clock           ;
; setting_init      ; clock      ; 12.977 ; 12.977 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.034  ; 0.034  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; -0.195 ; -0.195 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.034  ; 0.034  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; -0.009 ; -0.009 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; -0.095 ; -0.095 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; -0.142 ; -0.142 ; Rise       ; clock           ;
; keypress          ; clock      ; -7.072 ; -7.072 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.439  ; 0.439  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.069  ; 0.069  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; -0.130 ; -0.130 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.069  ; 0.069  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.279  ; 0.279  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.279  ; 0.279  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.103  ; 0.103  ; Rise       ; clock           ;
; keypress          ; clock      ; -5.597 ; -5.597 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.616 ; -0.616 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.062 ; 10.062 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.566  ; 9.566  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.642  ; 8.642  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.062 ; 10.062 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.419  ; 9.419  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.006  ; 9.006  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.527  ; 9.527  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.721  ; 9.721  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.443 ; 11.443 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 10.811 ; 10.811 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 11.053 ; 11.053 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.443 ; 11.443 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 10.895 ; 10.895 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.525 ; 10.525 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 11.318 ; 11.318 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.337 ; 11.337 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 9.392  ; 9.392  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 9.392  ; 9.392  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.292  ; 8.292  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.985  ; 8.985  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 9.375  ; 9.375  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.998  ; 8.998  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 9.206  ; 9.206  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 9.248  ; 9.248  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 11.301 ; 11.301 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.439 ; 10.439 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.755 ; 10.755 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.936 ; 10.936 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.913 ; 10.913 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.516 ; 10.516 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.920 ; 10.920 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.301 ; 11.301 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.405 ; 15.405 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.405 ; 15.405 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 8.642  ; 8.642  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.303  ; 9.303  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.642  ; 8.642  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.799  ; 9.799  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.156  ; 9.156  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.297  ; 9.297  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.656  ; 9.656  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 9.033  ; 9.033  ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 9.468  ; 9.468  ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 9.527  ; 9.527  ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 9.681  ; 9.681  ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 9.033  ; 9.033  ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 9.237  ; 9.237  ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 9.262  ; 9.262  ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 9.460  ; 9.460  ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.292  ; 8.292  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.987  ; 8.987  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.292  ; 8.292  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.617  ; 8.617  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.970  ; 8.970  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.834  ; 8.834  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.833  ; 8.833  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.997  ; 8.997  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 8.847  ; 8.847  ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 8.852  ; 8.852  ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 9.297  ; 9.297  ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 8.847  ; 8.847  ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 8.920  ; 8.920  ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 9.234  ; 9.234  ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 8.917  ; 8.917  ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 9.270  ; 9.270  ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 10.282 ; 10.282 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 10.282 ; 10.282 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 20.781 ; 19.484 ; 19.484 ; 20.781 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 17.264 ; 18.535 ; 18.535 ; 17.264 ;
+------------+--------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 5.089 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 4.174 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.837 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.089 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.088      ; 5.031      ;
; 5.100 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.082      ; 5.014      ;
; 5.100 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.082      ; 5.014      ;
; 5.100 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.082      ; 5.014      ;
; 5.100 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.082      ; 5.014      ;
; 5.100 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.082      ; 5.014      ;
; 5.139 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.088      ; 4.981      ;
; 5.139 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.088      ; 4.981      ;
; 5.139 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.088      ; 4.981      ;
; 5.139 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.088      ; 4.981      ;
; 5.139 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.088      ; 4.981      ;
; 5.162 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.088      ; 4.958      ;
; 5.162 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.088      ; 4.958      ;
; 5.162 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.088      ; 4.958      ;
; 5.162 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.088      ; 4.958      ;
; 6.156 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.088      ; 3.964      ;
; 6.206 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.088      ; 3.914      ;
; 6.206 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.088      ; 3.914      ;
; 6.206 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.088      ; 3.914      ;
; 6.206 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.088      ; 3.914      ;
; 6.206 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.088      ; 3.914      ;
; 6.229 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.088      ; 3.891      ;
; 6.229 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.088      ; 3.891      ;
; 6.229 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.088      ; 3.891      ;
; 6.229 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.088      ; 3.891      ;
; 6.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.082      ; 3.864      ;
; 6.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.082      ; 3.864      ;
; 6.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.082      ; 3.864      ;
; 6.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.082      ; 3.864      ;
; 6.250 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.082      ; 3.864      ;
; 6.902 ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.756      ; 3.886      ;
; 6.902 ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.756      ; 3.886      ;
; 6.906 ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.872      ;
; 6.906 ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.872      ;
; 6.906 ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.872      ;
; 6.910 ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.868      ;
; 6.910 ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.868      ;
; 6.910 ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.868      ;
; 6.910 ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.868      ;
; 6.943 ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.758      ; 3.847      ;
; 7.003 ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.756      ; 3.785      ;
; 7.003 ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.756      ; 3.785      ;
; 7.005 ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.780      ;
; 7.005 ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.780      ;
; 7.005 ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.780      ;
; 7.016 ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.769      ;
; 7.016 ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.769      ;
; 7.016 ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.769      ;
; 7.019 ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.770      ;
; 7.019 ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.770      ;
; 7.029 ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.758      ; 3.761      ;
; 7.045 ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.743      ;
; 7.045 ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.743      ;
; 7.045 ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.743      ;
; 7.045 ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.743      ;
; 7.045 ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.743      ;
; 7.052 ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.736      ;
; 7.052 ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.736      ;
; 7.052 ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.736      ;
; 7.052 ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.736      ;
; 7.052 ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.736      ;
; 7.127 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.088      ; 2.993      ;
; 7.160 ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.760      ; 3.632      ;
; 7.166 ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.745      ; 3.611      ;
; 7.166 ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.745      ; 3.611      ;
; 7.169 ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.745      ; 3.608      ;
; 7.169 ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.745      ; 3.608      ;
; 7.432 ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.756      ; 3.356      ;
; 7.432 ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.756      ; 3.356      ;
; 7.436 ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.342      ;
; 7.436 ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.342      ;
; 7.436 ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.746      ; 3.342      ;
; 7.440 ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.338      ;
; 7.440 ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.338      ;
; 7.440 ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.338      ;
; 7.440 ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.746      ; 3.338      ;
; 7.473 ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.758      ; 3.317      ;
; 7.491 ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.758      ; 3.299      ;
; 7.533 ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.756      ; 3.255      ;
; 7.533 ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.756      ; 3.255      ;
; 7.535 ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.250      ;
; 7.535 ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.250      ;
; 7.535 ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.753      ; 3.250      ;
; 7.546 ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.239      ;
; 7.546 ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.239      ;
; 7.546 ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.753      ; 3.239      ;
; 7.549 ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.240      ;
; 7.549 ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.240      ;
; 7.559 ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.758      ; 3.231      ;
; 7.575 ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.213      ;
; 7.575 ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.213      ;
; 7.575 ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.213      ;
; 7.575 ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.213      ;
; 7.575 ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.213      ;
; 7.582 ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.206      ;
; 7.582 ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.206      ;
; 7.582 ; state[1]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.206      ;
; 7.582 ; state[1]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.206      ;
; 7.582 ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.206      ;
; 7.690 ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.760      ; 3.102      ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.461      ;
; 0.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.417      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.465      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.477      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.573      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.575      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.575      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.576      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.531      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.542      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.554      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.562      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.576      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.577      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.580      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.579      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.581      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.581      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.585      ;
; 0.452 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; -0.007     ; 0.597      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.006     ; 0.598      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.600      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.602      ;
; 0.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.006      ; 0.618      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.608      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; -0.006     ; 0.607      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 0.609      ;
; 0.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 0.610      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.611      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 0.612      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.005     ; 0.612      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.633      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.006     ; 0.636      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.059      ; 0.696      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.657      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.656      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.665      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.004     ; 0.678      ;
; 0.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.687      ;
; 0.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.731      ;
; 0.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.005     ; 0.686      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.174  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.088      ; 5.946      ;
; 5.241  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.088      ; 4.879      ;
; 8.375  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.416      ;
; 8.459  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.332      ;
; 14.955 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.077      ;
; 14.955 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.077      ;
; 15.198 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 4.922      ;
; 15.198 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 4.922      ;
; 15.198 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 4.922      ;
; 15.363 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 4.757      ;
; 16.022 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 4.010      ;
; 16.022 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 4.010      ;
; 16.265 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 3.855      ;
; 16.265 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 3.855      ;
; 16.265 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 3.855      ;
; 16.538 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.088      ; 3.582      ;
; 17.036 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.996      ;
; 17.036 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.996      ;
; 17.120 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.912      ;
; 17.120 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.912      ;
; 17.765 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.759      ; 3.026      ;
; 17.765 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.759      ; 3.026      ;
; 18.301 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.759      ; 2.490      ;
; 18.301 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.759      ; 2.490      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.837  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.759      ; 1.748      ;
; 0.837  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.759      ; 1.748      ;
; 0.859  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.759      ; 1.770      ;
; 0.859  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.759      ; 1.770      ;
; 1.324  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.476      ;
; 1.324  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.476      ;
; 1.495  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.735      ;
; 1.495  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.735      ;
; 1.495  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.735      ;
; 1.511  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.751      ;
; 1.596  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.836      ;
; 1.676  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.916      ;
; 1.676  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.916      ;
; 1.676  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.088      ; 1.916      ;
; 1.893  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.045      ;
; 1.893  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.045      ;
; 1.919  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.071      ;
; 1.919  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.071      ;
; 1.967  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.119      ;
; 1.967  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.119      ;
; 10.701 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.759      ; 1.612      ;
; 10.862 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.759      ; 1.773      ;
; 12.700 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.088      ; 2.940      ;
; 12.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.088      ; 3.133      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; input_code[*]     ; clock      ; 1.729 ; 1.729 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 1.479 ; 1.479 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 1.683 ; 1.683 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 1.578 ; 1.578 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 1.729 ; 1.729 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 1.427 ; 1.427 ; Rise       ; clock           ;
; keypress          ; clock      ; 7.531 ; 7.531 ; Rise       ; clock           ;
; setting_init      ; clock      ; 5.418 ; 5.418 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 2.854 ; 2.854 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 2.622 ; 2.622 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 2.854 ; 2.854 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 1.217 ; 1.217 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 1.217 ; 1.217 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 1.094 ; 1.094 ; Rise       ; clock           ;
; keypress          ; clock      ; 7.431 ; 7.431 ; Fall       ; clock           ;
; setting_init      ; clock      ; 5.236 ; 5.236 ; Fall       ; clock           ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.363  ; 0.363  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.477  ; 0.477  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.421  ; 0.421  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.439  ; 0.439  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.002 ; -3.002 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.733  ; 0.733  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.536  ; 0.536  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.446  ; 0.446  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.536  ; 0.536  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.686  ; 0.686  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.686  ; 0.686  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.593  ; 0.593  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.782 ; -2.782 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.132 ; -0.132 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.758 ; 4.758 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.679 ; 4.679 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.561 ; 4.561 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.755 ; 4.755 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.831 ; 4.831 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 5.467 ; 5.467 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.204 ; 5.204 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.316 ; 5.316 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 5.467 ; 5.467 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.236 ; 5.236 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 5.114 ; 5.114 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 5.375 ; 5.375 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 5.464 ; 5.464 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.686 ; 4.686 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.686 ; 4.686 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.560 ; 4.560 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.669 ; 4.669 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.602 ; 4.602 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.671 ; 4.671 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.676 ; 4.676 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 5.371 ; 5.371 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 5.047 ; 5.047 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.156 ; 5.156 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.209 ; 5.209 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 5.219 ; 5.219 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.104 ; 5.104 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 5.243 ; 5.243 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.371 ; 5.371 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 6.633 ; 6.633 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 6.633 ; 6.633 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.695 ; 4.695 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.948 ; 4.948 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.616 ; 4.616 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.506 ; 4.506 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.674 ; 4.674 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.823 ; 4.823 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.736 ; 4.736 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.816 ; 4.816 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.658 ; 4.658 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.769 ; 4.769 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.550 ; 4.550 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.424 ; 4.424 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.533 ; 4.533 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.520 ; 4.520 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.528 ; 4.528 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.587 ; 4.587 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.475 ; 4.475 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.524 ; 4.524 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.658 ; 4.658 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.233 ; 5.233 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.233 ; 5.233 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 9.420 ; 8.966 ; 8.966 ; 9.420 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.152 ; 8.606 ; 8.606 ; 8.152 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -2.363  ; 0.215 ; -3.213   ; 0.837   ; 7.436               ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clock               ; -2.363  ; 0.215 ; -3.213   ; 0.837   ; 7.436               ;
; Design-wide TNS      ; -34.19  ; 0.0   ; -3.213   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -34.190 ; 0.000 ; -3.213   ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 6.083  ; 6.083  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.353  ; 5.353  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 6.020  ; 6.020  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.692  ; 5.692  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 6.083  ; 6.083  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 5.293  ; 5.293  ; Rise       ; clock           ;
; keypress          ; clock      ; 17.707 ; 17.707 ; Rise       ; clock           ;
; setting_init      ; clock      ; 14.384 ; 14.384 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 9.287  ; 9.287  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 8.603  ; 8.603  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 9.287  ; 9.287  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 4.887  ; 4.887  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.887  ; 4.887  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 4.588  ; 4.588  ; Rise       ; clock           ;
; keypress          ; clock      ; 16.792 ; 16.792 ; Fall       ; clock           ;
; setting_init      ; clock      ; 12.977 ; 12.977 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.363  ; 0.363  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.477  ; 0.477  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.421  ; 0.421  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.439  ; 0.439  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.002 ; -3.002 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.733  ; 0.733  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.536  ; 0.536  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.446  ; 0.446  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.536  ; 0.536  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.686  ; 0.686  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.686  ; 0.686  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.593  ; 0.593  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.782 ; -2.782 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.132 ; -0.132 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.054  ; 9.054  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.062 ; 10.062 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.566  ; 9.566  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.642  ; 8.642  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.062 ; 10.062 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.419  ; 9.419  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.006  ; 9.006  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.527  ; 9.527  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.721  ; 9.721  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.443 ; 11.443 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 10.811 ; 10.811 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 11.053 ; 11.053 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.443 ; 11.443 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 10.895 ; 10.895 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.525 ; 10.525 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 11.318 ; 11.318 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.337 ; 11.337 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 9.392  ; 9.392  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 9.392  ; 9.392  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.292  ; 8.292  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.985  ; 8.985  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 9.375  ; 9.375  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.998  ; 8.998  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 9.206  ; 9.206  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 9.248  ; 9.248  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 11.301 ; 11.301 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.439 ; 10.439 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.755 ; 10.755 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.936 ; 10.936 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.913 ; 10.913 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.516 ; 10.516 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.920 ; 10.920 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.301 ; 11.301 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.405 ; 15.405 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.405 ; 15.405 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.563 ; 4.563 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.695 ; 4.695 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.496 ; 4.496 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.948 ; 4.948 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.616 ; 4.616 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.506 ; 4.506 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.674 ; 4.674 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.823 ; 4.823 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.736 ; 4.736 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.816 ; 4.816 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.601 ; 4.601 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.658 ; 4.658 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.769 ; 4.769 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.550 ; 4.550 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.299 ; 4.299 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.424 ; 4.424 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.533 ; 4.533 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.520 ; 4.520 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.528 ; 4.528 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.587 ; 4.587 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.462 ; 4.462 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.636 ; 4.636 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.475 ; 4.475 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.524 ; 4.524 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.640 ; 4.640 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.658 ; 4.658 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.233 ; 5.233 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.233 ; 5.233 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 20.781 ; 19.484 ; 19.484 ; 20.781 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.152 ; 8.606 ; 8.606 ; 8.152 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 622   ; 622  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 06 18:59:15 2016
Info: Command: quartus_sta g47_enigma -c g47_enigma
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g47_testbed.sdc'
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ENIGMA|state[0]~2|combout"
    Warning (332126): Node "ENIGMA|state[0]~2|datad"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "Equal2~0|combout"
    Warning (332126): Node "state[0]~7|dataa"
    Warning (332126): Node "state[0]~7|combout"
    Warning (332126): Node "state[0]~17|datab"
    Warning (332126): Node "state[0]~17|combout"
    Warning (332126): Node "state[0]~7|datab"
    Warning (332126): Node "state[1]~16|datac"
    Warning (332126): Node "state[1]~16|combout"
    Warning (332126): Node "state[1]~2|datab"
    Warning (332126): Node "state[1]~2|combout"
    Warning (332126): Node "Equal2~0|datab"
    Warning (332126): Node "state[0]~7|datac"
    Warning (332126): Node "state[0]~17|datac"
    Warning (332126): Node "state[1]~2|datac"
    Warning (332126): Node "Equal2~0|datad"
    Warning (332126): Node "state[1]~2|dataa"
Warning (332125): Found combinational loop of 40 nodes
    Warning (332126): Node "ENIGMA|FSM|en_l~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|combout"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|inclk[0]"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|outclk"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|dataa"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datac"
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.363
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.363       -34.190 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -3.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.213        -3.213 clock 
Info (332146): Worst-case removal slack is 3.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.021         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 5.089
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.089         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 4.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.174         0.000 clock 
Info (332146): Worst-case removal slack is 0.837
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.837         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 525 megabytes
    Info: Processing ended: Wed Apr 06 18:59:18 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


