

================================================================
== Vitis HLS Report for 'Filter_vertical_HW_stream'
================================================================
* Date:           Sun Oct 30 18:48:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  3.998 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   127985|   127985|  0.854 ms|  0.854 ms|  127985|  127985|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_232_1_VITIS_LOOP_234_2  |   127983|   127983|         5|          1|          1|  127980|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "%temp_0 = alloca i64 1" [Filter.cpp:220]   --->   Operation 8 'alloca' 'temp_0' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "%temp_1 = alloca i64 1" [Filter.cpp:220]   --->   Operation 9 'alloca' 'temp_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "%temp_2 = alloca i64 1" [Filter.cpp:220]   --->   Operation 10 'alloca' 'temp_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "%temp_3 = alloca i64 1" [Filter.cpp:220]   --->   Operation 11 'alloca' 'temp_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "%temp_4 = alloca i64 1" [Filter.cpp:220]   --->   Operation 12 'alloca' 'temp_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "%temp_5 = alloca i64 1" [Filter.cpp:220]   --->   Operation 13 'alloca' 'temp_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln232 = br void" [Filter.cpp:232]   --->   Operation 22 'br' 'br_ln232' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 0, void %entry, i17 %add_ln232, void" [Filter.cpp:232]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%Y = phi i9 0, void %entry, i9 %select_ln219_2, void" [Filter.cpp:219]   --->   Operation 24 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %entry, i9 %add_ln234, void" [Filter.cpp:234]   --->   Operation 25 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.02ns)   --->   "%add_ln232 = add i17 %indvar_flatten, i17 1" [Filter.cpp:232]   --->   Operation 26 'add' 'add_ln232' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.88ns)   --->   "%icmp_ln232 = icmp_eq  i17 %indvar_flatten, i17 127980" [Filter.cpp:232]   --->   Operation 28 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %.split2.i, void %Filter_vertical_HW_stream.exit" [Filter.cpp:232]   --->   Operation 29 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln234 = icmp_eq  i9 %X, i9 474" [Filter.cpp:234]   --->   Operation 30 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.45ns)   --->   "%select_ln219 = select i1 %icmp_ln234, i9 0, i9 %X" [Filter.cpp:219]   --->   Operation 31 'select' 'select_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%add_ln232_1 = add i9 %Y, i9 1" [Filter.cpp:232]   --->   Operation 32 'add' 'add_ln232_1' <Predicate = (!icmp_ln232)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%cmp2_i_mid1 = icmp_ult  i9 %add_ln232_1, i9 6" [Filter.cpp:232]   --->   Operation 33 'icmp' 'cmp2_i_mid1' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.85ns)   --->   "%cmp2_i66 = icmp_ult  i9 %Y, i9 6" [Filter.cpp:219]   --->   Operation 34 'icmp' 'cmp2_i66' <Predicate = (!icmp_ln232)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.26ns)   --->   "%select_ln219_1 = select i1 %icmp_ln234, i1 %cmp2_i_mid1, i1 %cmp2_i66" [Filter.cpp:219]   --->   Operation 35 'select' 'select_ln219_1' <Predicate = (!icmp_ln232)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%select_ln219_2 = select i1 %icmp_ln234, i9 %add_ln232_1, i9 %Y" [Filter.cpp:219]   --->   Operation 36 'select' 'select_ln219_2' <Predicate = (!icmp_ln232)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i9 %select_ln219_2" [Filter.cpp:219]   --->   Operation 37 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%X_cast_i = zext i9 %select_ln219" [Filter.cpp:219]   --->   Operation 38 'zext' 'X_cast_i' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%temp_0_addr = getelementptr i8 %temp_0, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 39 'getelementptr' 'temp_0_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %select_ln219_1, void, void" [Filter.cpp:236]   --->   Operation 40 'br' 'br_ln236' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%temp_1_addr_1 = getelementptr i8 %temp_1, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 41 'getelementptr' 'temp_1_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%temp_1_load = load i9 %temp_1_addr_1" [Filter.cpp:246]   --->   Operation 42 'load' 'temp_1_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%temp_2_addr_1 = getelementptr i8 %temp_2, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 43 'getelementptr' 'temp_2_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.35ns)   --->   "%temp_2_load = load i9 %temp_2_addr_1" [Filter.cpp:246]   --->   Operation 44 'load' 'temp_2_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%temp_3_addr_1 = getelementptr i8 %temp_3, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 45 'getelementptr' 'temp_3_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.35ns)   --->   "%temp_3_load = load i9 %temp_3_addr_1" [Filter.cpp:246]   --->   Operation 46 'load' 'temp_3_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%temp_4_addr_1 = getelementptr i8 %temp_4, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 47 'getelementptr' 'temp_4_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%temp_4_load = load i9 %temp_4_addr_1" [Filter.cpp:246]   --->   Operation 48 'load' 'temp_4_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%temp_5_addr_1 = getelementptr i8 %temp_5, i64 0, i64 %X_cast_i" [Filter.cpp:246]   --->   Operation 49 'getelementptr' 'temp_5_addr_1' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.35ns)   --->   "%temp_5_load = load i9 %temp_5_addr_1" [Filter.cpp:246]   --->   Operation 50 'load' 'temp_5_load' <Predicate = (!icmp_ln232 & !select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 51 'getelementptr' 'temp_1_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 52 'getelementptr' 'temp_2_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 53 'getelementptr' 'temp_3_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%temp_4_addr = getelementptr i8 %temp_4, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 54 'getelementptr' 'temp_4_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%temp_5_addr = getelementptr i8 %temp_5, i64 0, i64 %X_cast_i" [Filter.cpp:237]   --->   Operation 55 'getelementptr' 'temp_5_addr' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%switch_ln237 = switch i3 %trunc_ln219, void %branch5.i, i3 0, void %branch0.i, i3 1, void %branch1.i, i3 2, void %branch2.i, i3 3, void %branch3.i, i3 4, void %branch4.i" [Filter.cpp:237]   --->   Operation 56 'switch' 'switch_ln237' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.88>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln238 = br void" [Filter.cpp:238]   --->   Operation 57 'br' 'br_ln238' <Predicate = (!icmp_ln232 & select_ln219_1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.92ns)   --->   "%add_ln234 = add i9 %select_ln219, i9 1" [Filter.cpp:234]   --->   Operation 58 'add' 'add_ln234' <Predicate = (!icmp_ln232)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_232_1_VITIS_LOOP_234_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127980, i64 127980, i64 127980"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Filter.cpp:219]   --->   Operation 63 'specloopname' 'specloopname_ln219' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.16ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %temp_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp' <Predicate = (!icmp_ln232)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_3 : Operation 65 [2/2] (1.35ns)   --->   "%temp_0_load = load i9 %temp_0_addr" [Filter.cpp:246]   --->   Operation 65 'load' 'temp_0_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 66 [1/2] (1.35ns)   --->   "%temp_1_load = load i9 %temp_1_addr_1" [Filter.cpp:246]   --->   Operation 66 'load' 'temp_1_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 67 [1/2] (1.35ns)   --->   "%temp_2_load = load i9 %temp_2_addr_1" [Filter.cpp:246]   --->   Operation 67 'load' 'temp_2_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 68 [1/2] (1.35ns)   --->   "%temp_3_load = load i9 %temp_3_addr_1" [Filter.cpp:246]   --->   Operation 68 'load' 'temp_3_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln246_2 = zext i8 %temp_3_load" [Filter.cpp:246]   --->   Operation 69 'zext' 'zext_ln246_2' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (1.08ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 70 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/2] (1.35ns)   --->   "%temp_4_load = load i9 %temp_4_addr_1" [Filter.cpp:246]   --->   Operation 71 'load' 'temp_4_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 72 [1/2] (1.35ns)   --->   "%temp_5_load = load i9 %temp_5_addr_1" [Filter.cpp:246]   --->   Operation 72 'load' 'temp_5_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_1_load, i9 %temp_0_addr" [Filter.cpp:252]   --->   Operation 73 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_2_load, i9 %temp_1_addr_1" [Filter.cpp:252]   --->   Operation 74 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 75 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_3_load, i9 %temp_2_addr_1" [Filter.cpp:252]   --->   Operation 75 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 76 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_4_load, i9 %temp_3_addr_1" [Filter.cpp:252]   --->   Operation 76 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %temp_5_load, i9 %temp_4_addr_1" [Filter.cpp:252]   --->   Operation 77 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 78 [1/1] (1.35ns)   --->   "%store_ln252 = store i8 %tmp, i9 %temp_5_addr_1" [Filter.cpp:252]   --->   Operation 78 'store' 'store_ln252' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 79 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_4_addr" [Filter.cpp:237]   --->   Operation 79 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 80 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_3_addr" [Filter.cpp:237]   --->   Operation 81 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 82 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_2_addr" [Filter.cpp:237]   --->   Operation 83 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 84 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 2)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_1_addr" [Filter.cpp:237]   --->   Operation 85 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 86 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_0_addr" [Filter.cpp:237]   --->   Operation 87 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 88 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.35ns)   --->   "%store_ln237 = store i8 %tmp, i9 %temp_5_addr" [Filter.cpp:237]   --->   Operation 89 'store' 'store_ln237' <Predicate = (select_ln219_1 & trunc_ln219 != 0 & trunc_ln219 != 1 & trunc_ln219 != 2 & trunc_ln219 != 3 & trunc_ln219 != 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln237 = br void" [Filter.cpp:237]   --->   Operation 90 'br' 'br_ln237' <Predicate = (select_ln219_1 & trunc_ln219 != 0 & trunc_ln219 != 1 & trunc_ln219 != 2 & trunc_ln219 != 3 & trunc_ln219 != 4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 91 [1/2] (1.35ns)   --->   "%temp_0_load = load i9 %temp_0_addr" [Filter.cpp:246]   --->   Operation 91 'load' 'temp_0_load' <Predicate = (!select_ln219_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 474> <RAM>
ST_4 : Operation 92 [2/3] (1.08ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 92 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i8 %temp_1_load" [Filter.cpp:246]   --->   Operation 93 'zext' 'zext_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i8 %temp_2_load" [Filter.cpp:246]   --->   Operation 94 'zext' 'zext_ln246_1' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln246)   --->   "%mul_ln246 = mul i15 %zext_ln246_2, i15 98" [Filter.cpp:246]   --->   Operation 95 'mul' 'mul_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i8 %temp_4_load" [Filter.cpp:240]   --->   Operation 96 'zext' 'zext_ln240' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln240_1 = zext i8 %temp_5_load" [Filter.cpp:240]   --->   Operation 97 'zext' 'zext_ln240_1' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.90ns)   --->   "%tmp_i = add i9 %zext_ln240, i9 %zext_ln246_1" [Filter.cpp:240]   --->   Operation 98 'add' 'tmp_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln240_1, i9 %zext_ln246" [Filter.cpp:240]   --->   Operation 99 'add' 'tmp2_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = zext i8 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'zext' 'tmp_1_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%temp_0_load_cast_i = zext i8 %temp_0_load" [Filter.cpp:246]   --->   Operation 101 'zext' 'temp_0_load_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.90ns)   --->   "%tmp41_i = add i9 %temp_0_load_cast_i, i9 %tmp_1_cast_i" [Filter.cpp:246]   --->   Operation 102 'add' 'tmp41_i' <Predicate = (!select_ln219_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp5_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp41_i, i1 0" [Filter.cpp:246]   --->   Operation 103 'bitconcatenate' 'tmp5_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln246_3 = zext i10 %tmp5_i" [Filter.cpp:246]   --->   Operation 104 'zext' 'zext_ln246_3' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln246 = add i15 %mul_ln246, i15 %zext_ln246_3" [Filter.cpp:246]   --->   Operation 105 'add' 'add_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.99>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl3_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp_i, i6 0" [Filter.cpp:240]   --->   Operation 106 'bitconcatenate' 'p_shl3_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl3_cast_i = zext i15 %p_shl3_i" [Filter.cpp:240]   --->   Operation 107 'zext' 'p_shl3_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%p_shl4_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_i, i1 0" [Filter.cpp:240]   --->   Operation 108 'bitconcatenate' 'p_shl4_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl4_cast_i = zext i10 %p_shl4_i" [Filter.cpp:240]   --->   Operation 109 'zext' 'p_shl4_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (1.00ns)   --->   "%tmp1_i = sub i16 %p_shl3_cast_i, i16 %p_shl4_cast_i" [Filter.cpp:240]   --->   Operation 110 'sub' 'tmp1_i' <Predicate = (!select_ln219_1)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp2_cast69_i = zext i9 %tmp2_i" [Filter.cpp:240]   --->   Operation 111 'zext' 'tmp2_cast69_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2_i, i4 0" [Filter.cpp:240]   --->   Operation 112 'bitconcatenate' 'p_shl_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:240]   --->   Operation 113 'zext' 'p_shl_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.97ns)   --->   "%tmp3_i = sub i14 %p_shl_cast_i, i14 %tmp2_cast69_i" [Filter.cpp:240]   --->   Operation 114 'sub' 'tmp3_i' <Predicate = (!select_ln219_1)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp3_cast_i = sext i14 %tmp3_i" [Filter.cpp:240]   --->   Operation 115 'sext' 'tmp3_cast_i' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln246 = add i15 %mul_ln246, i15 %zext_ln246_3" [Filter.cpp:246]   --->   Operation 116 'add' 'add_ln246' <Predicate = (!select_ln219_1)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln246_4 = zext i15 %add_ln246" [Filter.cpp:246]   --->   Operation 117 'zext' 'zext_ln246_4' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1 = add i16 %zext_ln246_4, i16 %tmp3_cast_i" [Filter.cpp:246]   --->   Operation 118 'add' 'add_ln246_1' <Predicate = (!select_ln219_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 119 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%Sum = add i16 %add_ln246_1, i16 %tmp1_i" [Filter.cpp:246]   --->   Operation 119 'add' 'Sum' <Predicate = (!select_ln219_1)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:248]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = (!select_ln219_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %output_stream, i8 %trunc_ln" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!select_ln219_1)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 122 'br' 'br_ln0' <Predicate = (!select_ln219_1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ temp_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_0             (alloca           ) [ 00111110]
temp_1             (alloca           ) [ 00111110]
temp_2             (alloca           ) [ 00111110]
temp_3             (alloca           ) [ 00111110]
temp_4             (alloca           ) [ 00111110]
temp_5             (alloca           ) [ 00111110]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln232           (br               ) [ 01111110]
indvar_flatten     (phi              ) [ 00111110]
Y                  (phi              ) [ 00111110]
X                  (phi              ) [ 00111110]
add_ln232          (add              ) [ 01111110]
specpipeline_ln0   (specpipeline     ) [ 00000000]
icmp_ln232         (icmp             ) [ 00111110]
br_ln232           (br               ) [ 00000000]
icmp_ln234         (icmp             ) [ 00000000]
select_ln219       (select           ) [ 00000000]
add_ln232_1        (add              ) [ 00000000]
cmp2_i_mid1        (icmp             ) [ 00000000]
cmp2_i66           (icmp             ) [ 00000000]
select_ln219_1     (select           ) [ 00111110]
select_ln219_2     (select           ) [ 01111110]
trunc_ln219        (trunc            ) [ 00110000]
X_cast_i           (zext             ) [ 00000000]
temp_0_addr        (getelementptr    ) [ 00111000]
br_ln236           (br               ) [ 00000000]
temp_1_addr_1      (getelementptr    ) [ 00110000]
temp_2_addr_1      (getelementptr    ) [ 00110000]
temp_3_addr_1      (getelementptr    ) [ 00110000]
temp_4_addr_1      (getelementptr    ) [ 00110000]
temp_5_addr_1      (getelementptr    ) [ 00110000]
temp_1_addr        (getelementptr    ) [ 00110000]
temp_2_addr        (getelementptr    ) [ 00110000]
temp_3_addr        (getelementptr    ) [ 00110000]
temp_4_addr        (getelementptr    ) [ 00110000]
temp_5_addr        (getelementptr    ) [ 00110000]
switch_ln237       (switch           ) [ 00000000]
br_ln238           (br               ) [ 00000000]
add_ln234          (add              ) [ 01111110]
br_ln0             (br               ) [ 01111110]
specloopname_ln0   (specloopname     ) [ 00000000]
empty              (speclooptripcount) [ 00000000]
specpipeline_ln0   (specpipeline     ) [ 00000000]
specloopname_ln219 (specloopname     ) [ 00000000]
tmp                (read             ) [ 00101100]
temp_1_load        (load             ) [ 00101100]
temp_2_load        (load             ) [ 00101100]
temp_3_load        (load             ) [ 00000000]
zext_ln246_2       (zext             ) [ 00101100]
temp_4_load        (load             ) [ 00101100]
temp_5_load        (load             ) [ 00101100]
store_ln252        (store            ) [ 00000000]
store_ln252        (store            ) [ 00000000]
store_ln252        (store            ) [ 00000000]
store_ln252        (store            ) [ 00000000]
store_ln252        (store            ) [ 00000000]
store_ln252        (store            ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
store_ln237        (store            ) [ 00000000]
br_ln237           (br               ) [ 00000000]
temp_0_load        (load             ) [ 00100100]
zext_ln246         (zext             ) [ 00000000]
zext_ln246_1       (zext             ) [ 00000000]
mul_ln246          (mul              ) [ 00100010]
zext_ln240         (zext             ) [ 00000000]
zext_ln240_1       (zext             ) [ 00000000]
tmp_i              (add              ) [ 00100010]
tmp2_i             (add              ) [ 00100010]
tmp_1_cast_i       (zext             ) [ 00000000]
temp_0_load_cast_i (zext             ) [ 00000000]
tmp41_i            (add              ) [ 00000000]
tmp5_i             (bitconcatenate   ) [ 00000000]
zext_ln246_3       (zext             ) [ 00100010]
p_shl3_i           (bitconcatenate   ) [ 00000000]
p_shl3_cast_i      (zext             ) [ 00000000]
p_shl4_i           (bitconcatenate   ) [ 00000000]
p_shl4_cast_i      (zext             ) [ 00000000]
tmp1_i             (sub              ) [ 00000000]
tmp2_cast69_i      (zext             ) [ 00000000]
p_shl_i            (bitconcatenate   ) [ 00000000]
p_shl_cast_i       (zext             ) [ 00000000]
tmp3_i             (sub              ) [ 00000000]
tmp3_cast_i        (sext             ) [ 00000000]
add_ln246          (add              ) [ 00000000]
zext_ln246_4       (zext             ) [ 00000000]
add_ln246_1        (add              ) [ 00000000]
Sum                (add              ) [ 00000000]
trunc_ln           (partselect       ) [ 00000000]
write_ln174        (write            ) [ 00000000]
br_ln0             (br               ) [ 00000000]
ret_ln0            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_232_1_VITIS_LOOP_234_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="temp_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp_2_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_3_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_4_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_5_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln174_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="temp_0_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_0_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="temp_1_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_1_addr_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="139" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_1_load/2 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="temp_2_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_2_addr_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="155" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_2_load/2 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="temp_3_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_3_addr_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="1"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="168" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="169" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="171" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_3_load/2 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="temp_4_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_4_addr_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="1"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_4_load/2 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="temp_5_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_5_addr_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="1"/>
<pin id="197" dir="0" index="1" bw="8" slack="0"/>
<pin id="198" dir="0" index="2" bw="0" slack="0"/>
<pin id="200" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="201" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="203" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_5_load/2 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="temp_1_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_1_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="temp_2_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="9" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_2_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="temp_3_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_3_addr/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="temp_4_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_4_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="temp_5_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_5_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="1"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_0_load/3 store_ln252/3 store_ln237/3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="indvar_flatten_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="17" slack="1"/>
<pin id="253" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="17" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="Y_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="1"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="Y (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="Y_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="X_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="1"/>
<pin id="275" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="X (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="X_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="X/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln232_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln232_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="0" index="1" bw="13" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln234_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="0" index="1" bw="7" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln219_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="9" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln219/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln232_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="cmp2_i_mid1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i_mid1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="cmp2_i66_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2_i66/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln219_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln219_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln219_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln219_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln219_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln219/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="X_cast_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="X_cast_i/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln234_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln234/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln246_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln246_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln246_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln240_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2"/>
<pin id="381" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln240_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2"/>
<pin id="384" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240_1/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_i_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp2_i_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2_i/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_1_cast_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2"/>
<pin id="399" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast_i/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="temp_0_load_cast_i_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="temp_0_load_cast_i/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp41_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp41_i/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp5_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="9" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5_i/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln246_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_3/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl3_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="9" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl3_cast_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_shl4_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="9" slack="1"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_shl4_cast_i_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp1_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="0" index="1" bw="10" slack="0"/>
<pin id="446" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp1_i/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp2_cast69_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="1"/>
<pin id="451" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast69_i/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_shl_i_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="1"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl_cast_i_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp3_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="13" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp3_i/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp3_cast_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="0"/>
<pin id="471" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast_i/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln246_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="15" slack="0"/>
<pin id="475" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_4/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln246_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246_1/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="Sum_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Sum/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="5" slack="0"/>
<pin id="493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="499" class="1007" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="15" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln246/3 add_ln246/5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="add_ln232_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="17" slack="0"/>
<pin id="510" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln232_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="517" class="1005" name="select_ln219_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln219_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="select_ln219_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="9" slack="0"/>
<pin id="523" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln219_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="trunc_ln219_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="1"/>
<pin id="528" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln219 "/>
</bind>
</comp>

<comp id="530" class="1005" name="temp_0_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="1"/>
<pin id="532" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="temp_1_addr_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="1"/>
<pin id="537" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_addr_1 "/>
</bind>
</comp>

<comp id="541" class="1005" name="temp_2_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="1"/>
<pin id="543" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_addr_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="temp_3_addr_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_3_addr_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="temp_4_addr_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="1"/>
<pin id="555" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_4_addr_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="temp_5_addr_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="9" slack="1"/>
<pin id="561" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_5_addr_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="temp_1_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="1"/>
<pin id="567" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="temp_2_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="1"/>
<pin id="572" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="temp_3_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="1"/>
<pin id="577" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_3_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="temp_4_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="1"/>
<pin id="582" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_4_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="temp_5_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="1"/>
<pin id="587" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_5_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln234_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="0"/>
<pin id="592" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln234 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="2"/>
<pin id="597" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="600" class="1005" name="temp_1_load_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="2"/>
<pin id="602" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="temp_1_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="temp_2_load_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="2"/>
<pin id="607" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="temp_2_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln246_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="15" slack="1"/>
<pin id="612" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln246_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="temp_4_load_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="2"/>
<pin id="617" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="temp_4_load "/>
</bind>
</comp>

<comp id="620" class="1005" name="temp_5_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="2"/>
<pin id="622" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="temp_5_load "/>
</bind>
</comp>

<comp id="625" class="1005" name="temp_0_load_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="temp_0_load "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_i_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="1"/>
<pin id="632" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp2_i_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_i "/>
</bind>
</comp>

<comp id="642" class="1005" name="zext_ln246_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln246_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="80" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="140"><net_src comp="125" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="156"><net_src comp="141" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="172"><net_src comp="157" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="173" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="204"><net_src comp="189" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="131" pin="7"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="147" pin="7"/><net_sink comp="131" pin=1"/></net>

<net id="242"><net_src comp="163" pin="7"/><net_sink comp="147" pin=1"/></net>

<net id="243"><net_src comp="179" pin="7"/><net_sink comp="163" pin=1"/></net>

<net id="244"><net_src comp="195" pin="7"/><net_sink comp="179" pin=1"/></net>

<net id="245"><net_src comp="106" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="246"><net_src comp="106" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="247"><net_src comp="106" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="248"><net_src comp="106" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="249"><net_src comp="106" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="250"><net_src comp="106" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="255" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="255" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="277" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="277" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="266" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="266" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="296" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="316" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="322" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="296" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="310" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="266" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="302" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="362"><net_src comp="348" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="367"><net_src comp="302" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="163" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="376" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="382" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="373" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="428" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="457"><net_src comp="70" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="72" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="462"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="449" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="469" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="443" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="76" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="78" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="498"><net_src comp="488" pin="4"/><net_sink comp="112" pin=2"/></net>

<net id="504"><net_src comp="369" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="417" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="507"><net_src comp="499" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="511"><net_src comp="284" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="516"><net_src comp="290" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="328" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="336" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="529"><net_src comp="344" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="119" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="538"><net_src comp="125" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="544"><net_src comp="141" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="550"><net_src comp="157" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="556"><net_src comp="173" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="562"><net_src comp="189" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="568"><net_src comp="205" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="573"><net_src comp="211" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="578"><net_src comp="217" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="583"><net_src comp="223" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="588"><net_src comp="229" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="593"><net_src comp="363" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="598"><net_src comp="106" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="603"><net_src comp="131" pin="7"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="608"><net_src comp="147" pin="7"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="613"><net_src comp="369" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="618"><net_src comp="179" pin="7"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="623"><net_src comp="195" pin="7"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="628"><net_src comp="235" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="633"><net_src comp="385" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="639"><net_src comp="391" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="645"><net_src comp="417" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="499" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream | {6 }
 - Input state : 
	Port: Filter_vertical_HW_stream : temp_stream | {3 }
  - Chain level:
	State 1
	State 2
		add_ln232 : 1
		icmp_ln232 : 1
		br_ln232 : 2
		icmp_ln234 : 1
		select_ln219 : 2
		add_ln232_1 : 1
		cmp2_i_mid1 : 2
		cmp2_i66 : 1
		select_ln219_1 : 3
		select_ln219_2 : 2
		trunc_ln219 : 3
		X_cast_i : 3
		temp_0_addr : 4
		br_ln236 : 4
		temp_1_addr_1 : 4
		temp_1_load : 5
		temp_2_addr_1 : 4
		temp_2_load : 5
		temp_3_addr_1 : 4
		temp_3_load : 5
		temp_4_addr_1 : 4
		temp_4_load : 5
		temp_5_addr_1 : 4
		temp_5_load : 5
		temp_1_addr : 4
		temp_2_addr : 4
		temp_3_addr : 4
		temp_4_addr : 4
		temp_5_addr : 4
		switch_ln237 : 4
		add_ln234 : 3
	State 3
		zext_ln246_2 : 1
		mul_ln246 : 2
		store_ln252 : 1
		store_ln252 : 1
		store_ln252 : 1
		store_ln252 : 1
		store_ln252 : 1
	State 4
	State 5
		tmp_i : 1
		tmp2_i : 1
		tmp41_i : 1
		tmp5_i : 2
		zext_ln246_3 : 3
		add_ln246 : 4
	State 6
		p_shl3_cast_i : 1
		p_shl4_cast_i : 1
		tmp1_i : 2
		p_shl_cast_i : 1
		tmp3_i : 2
		tmp3_cast_i : 3
		zext_ln246_4 : 1
		add_ln246_1 : 4
		Sum : 5
		trunc_ln : 6
		write_ln174 : 7
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln232_fu_284     |    0    |    0    |    24   |
|          |     add_ln232_1_fu_310    |    0    |    0    |    16   |
|          |      add_ln234_fu_363     |    0    |    0    |    16   |
|    add   |        tmp_i_fu_385       |    0    |    0    |    15   |
|          |       tmp2_i_fu_391       |    0    |    0    |    15   |
|          |       tmp41_i_fu_403      |    0    |    0    |    15   |
|          |     add_ln246_1_fu_476    |    0    |    0    |    16   |
|          |         Sum_fu_482        |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln232_fu_290     |    0    |    0    |    13   |
|   icmp   |     icmp_ln234_fu_296     |    0    |    0    |    11   |
|          |     cmp2_i_mid1_fu_316    |    0    |    0    |    11   |
|          |      cmp2_i66_fu_322      |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       tmp1_i_fu_443       |    0    |    0    |    22   |
|          |       tmp3_i_fu_463       |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln219_fu_302    |    0    |    0    |    8    |
|  select  |   select_ln219_1_fu_328   |    0    |    0    |    2    |
|          |   select_ln219_2_fu_336   |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_499        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_106      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln174_write_fu_112 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln219_fu_344    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      X_cast_i_fu_348      |    0    |    0    |    0    |
|          |    zext_ln246_2_fu_369    |    0    |    0    |    0    |
|          |     zext_ln246_fu_373     |    0    |    0    |    0    |
|          |    zext_ln246_1_fu_376    |    0    |    0    |    0    |
|          |     zext_ln240_fu_379     |    0    |    0    |    0    |
|          |    zext_ln240_1_fu_382    |    0    |    0    |    0    |
|   zext   |    tmp_1_cast_i_fu_397    |    0    |    0    |    0    |
|          | temp_0_load_cast_i_fu_400 |    0    |    0    |    0    |
|          |    zext_ln246_3_fu_417    |    0    |    0    |    0    |
|          |    p_shl3_cast_i_fu_428   |    0    |    0    |    0    |
|          |    p_shl4_cast_i_fu_439   |    0    |    0    |    0    |
|          |    tmp2_cast69_i_fu_449   |    0    |    0    |    0    |
|          |    p_shl_cast_i_fu_459    |    0    |    0    |    0    |
|          |    zext_ln246_4_fu_473    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp5_i_fu_409       |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_i_fu_421      |    0    |    0    |    0    |
|          |      p_shl4_i_fu_432      |    0    |    0    |    0    |
|          |       p_shl_i_fu_452      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |     tmp3_cast_i_fu_469    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_488      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   239   |
|----------|---------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|temp_0|    1   |    0   |    0   |
|temp_1|    1   |    0   |    0   |
|temp_2|    1   |    0   |    0   |
|temp_3|    1   |    0   |    0   |
|temp_4|    1   |    0   |    0   |
|temp_5|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    6   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       X_reg_273      |    9   |
|       Y_reg_262      |    9   |
|   add_ln232_reg_508  |   17   |
|   add_ln234_reg_590  |    9   |
|  icmp_ln232_reg_513  |    1   |
|indvar_flatten_reg_251|   17   |
|select_ln219_1_reg_517|    1   |
|select_ln219_2_reg_521|    9   |
|  temp_0_addr_reg_530 |    9   |
|  temp_0_load_reg_625 |    8   |
| temp_1_addr_1_reg_535|    9   |
|  temp_1_addr_reg_565 |    9   |
|  temp_1_load_reg_600 |    8   |
| temp_2_addr_1_reg_541|    9   |
|  temp_2_addr_reg_570 |    9   |
|  temp_2_load_reg_605 |    8   |
| temp_3_addr_1_reg_547|    9   |
|  temp_3_addr_reg_575 |    9   |
| temp_4_addr_1_reg_553|    9   |
|  temp_4_addr_reg_580 |    9   |
|  temp_4_load_reg_615 |    8   |
| temp_5_addr_1_reg_559|    9   |
|  temp_5_addr_reg_585 |    9   |
|  temp_5_load_reg_620 |    8   |
|    tmp2_i_reg_636    |    9   |
|     tmp_i_reg_630    |    9   |
|      tmp_reg_595     |    8   |
|  trunc_ln219_reg_526 |    3   |
| zext_ln246_2_reg_610 |   15   |
| zext_ln246_3_reg_642 |   15   |
+----------------------+--------+
|         Total        |   270  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_131 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_147 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_147 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_163 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_163 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_163 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_179 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_235 |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_499    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_499    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||  8.313  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   239  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   153  |
|  Register |    -   |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    1   |    8   |   270  |   392  |
+-----------+--------+--------+--------+--------+--------+
