#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 13 02:50:03 2017
# Process ID: 27534
# Current directory: /home/steven/Desktop/vivado/HW5_pipeline
# Command line: vivado $
# Log file: /home/steven/Desktop/vivado/HW5_pipeline/vivado.log
# Journal file: /home/steven/Desktop/vivado/HW5_pipeline/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
xvlog -m64 --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:54]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:55]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:159]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:160]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:161]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:162]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:163]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:164]
WARNING: [VRFC 10-1315] redeclaration of ansi port branch is not allowed [/home/steven/Desktop/Architecture/cpu.v:165]
WARNING: [VRFC 10-1315] redeclaration of ansi port JAL is not allowed [/home/steven/Desktop/Architecture/cpu.v:166]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:168]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:169]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUout_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:170]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:171]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:172]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:173]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:174]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:180]
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/Architecture/cpu.v:183]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:232]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:266]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:267]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:268]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:269]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:271]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:272]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:273]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:274]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/Architecture/cpu.v:556]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:594]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:596]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:597]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:716]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:739]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [/home/steven/Desktop/Architecture/cpu.v:761]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8d48fbdaaa44462cbea0719d635f465d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/Architecture/cpu.v:679]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:648]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:649]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:650]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:47]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:47]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.targetAddress
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 13 02:52:23 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 02:52:23 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000ns
Test #  1-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-4 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  2-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  2-2 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  3-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  3-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  3-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  4-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-3 has been succeeded!
output_port = 0x5 (Ans : 0x5)
Test #  5-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  5-2 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  5-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  5-4 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  5-5 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  5-6 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  6-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-3 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  7-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  8-1 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  8-2 has been succeeded!
output_port = 0xfffc (Ans : 0xfffc)
Test #  8-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  9-1 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  9-2 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  9-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 10-1 has been succeeded!
output_port = 0x4 (Ans : 0x4)
Test # 10-2 has been succeeded!
output_port = 0x6 (Ans : 0x6)
Test # 10-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 11-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 12-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 12-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 14-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 14-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 15-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 15-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 16-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 16-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 17-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 18-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-3 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 19-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-3 has been succeeded!
output_port = 0x8 (Ans : 0x8)
Test #   20 has been succeeded!
output_port = 0x22 (Ans : 0x22)
Clock # 3488
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 348850 ns : File "/home/steven/Desktop/Architecture/cpu_tb.v" Line 153
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5923.699 ; gain = 59.656 ; free physical = 975 ; free virtual = 12343
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5938.129 ; gain = 0.000 ; free physical = 902 ; free virtual = 12276
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
xvlog -m64 --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:48]
WARNING: [VRFC 10-143] out1 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [VRFC 10-143] out2 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [VRFC 10-143] out3 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:51]
WARNING: [VRFC 10-143] out4 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/Architecture/cpu.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/Architecture/cpu.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:70]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:178]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:180]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:182]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:183]
WARNING: [VRFC 10-1315] redeclaration of ansi port branch is not allowed [/home/steven/Desktop/Architecture/cpu.v:184]
WARNING: [VRFC 10-1315] redeclaration of ansi port JAL is not allowed [/home/steven/Desktop/Architecture/cpu.v:185]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:187]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:188]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUout_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:189]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:190]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:191]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:192]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:193]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:198]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:199]
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/Architecture/cpu.v:202]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:251]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:285]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:286]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:287]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:288]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:290]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:291]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:292]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:293]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/Architecture/cpu.v:583]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:621]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:623]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:624]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:749]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:772]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [/home/steven/Desktop/Architecture/cpu.v:794]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8d48fbdaaa44462cbea0719d635f465d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port out4 on this module [/home/steven/Desktop/Architecture/cpu.v:99]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/Architecture/cpu.v:706]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out1 [/home/steven/Desktop/Architecture/cpu.v:712]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out2 [/home/steven/Desktop/Architecture/cpu.v:713]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out3 [/home/steven/Desktop/Architecture/cpu.v:714]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out4 [/home/steven/Desktop/Architecture/cpu.v:715]
ERROR: [VRFC 10-426] cannot find port out1 on this module [/home/steven/Desktop/Architecture/cpu.v:124]
ERROR: [VRFC 10-426] cannot find port out2 on this module [/home/steven/Desktop/Architecture/cpu.v:125]
ERROR: [VRFC 10-426] cannot find port out3 on this module [/home/steven/Desktop/Architecture/cpu.v:126]
ERROR: [VRFC 10-426] cannot find port out4 on this module [/home/steven/Desktop/Architecture/cpu.v:127]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:675]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:676]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:677]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
xvlog -m64 --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:48]
WARNING: [VRFC 10-143] out1 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [VRFC 10-143] out2 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [VRFC 10-143] out3 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:51]
WARNING: [VRFC 10-143] out4 was previously declared with a range [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/Architecture/cpu.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/Architecture/cpu.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:70]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:178]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:180]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:182]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:183]
WARNING: [VRFC 10-1315] redeclaration of ansi port branch is not allowed [/home/steven/Desktop/Architecture/cpu.v:184]
WARNING: [VRFC 10-1315] redeclaration of ansi port JAL is not allowed [/home/steven/Desktop/Architecture/cpu.v:185]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:187]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:188]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUout_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:189]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:190]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:191]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:192]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:193]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:198]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:199]
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/Architecture/cpu.v:202]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:251]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:285]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:286]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:287]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:288]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:290]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:291]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:292]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:293]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:580]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:581]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/Architecture/cpu.v:582]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/Architecture/cpu.v:583]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/Architecture/cpu.v:588]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:626]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:628]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:629]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:754]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:777]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [/home/steven/Desktop/Architecture/cpu.v:799]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8d48fbdaaa44462cbea0719d635f465d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/Architecture/cpu.v:711]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out1 [/home/steven/Desktop/Architecture/cpu.v:717]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out2 [/home/steven/Desktop/Architecture/cpu.v:718]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out3 [/home/steven/Desktop/Architecture/cpu.v:719]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port out4 [/home/steven/Desktop/Architecture/cpu.v:720]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:680]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:681]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:682]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.targetAddress
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 13 03:08:44 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 03:08:44 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000ns
Test #  1-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-4 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  2-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  2-2 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  3-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  3-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  3-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  4-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-3 has been succeeded!
output_port = 0x5 (Ans : 0x5)
Test #  5-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  5-2 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  5-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  5-4 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  5-5 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  5-6 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  6-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-3 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  7-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  8-1 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  8-2 has been succeeded!
output_port = 0xfffc (Ans : 0xfffc)
Test #  8-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  9-1 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  9-2 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  9-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 10-1 has been succeeded!
output_port = 0x4 (Ans : 0x4)
Test # 10-2 has been succeeded!
output_port = 0x6 (Ans : 0x6)
Test # 10-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 11-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 12-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 12-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 14-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 14-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 15-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 15-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 16-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 16-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 17-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 18-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-3 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 19-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-3 has been succeeded!
output_port = 0x8 (Ans : 0x8)
Test #   20 has been succeeded!
output_port = 0x22 (Ans : 0x22)
Clock # 3488
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 348850 ns : File "/home/steven/Desktop/Architecture/cpu_tb.v" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5938.129 ; gain = 0.000 ; free physical = 871 ; free virtual = 12268
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
xvlog -m64 --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:31]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:48]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:51]
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port data2 is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1315] redeclaration of ansi port C is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port Cout is not allowed [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [/home/steven/Desktop/Architecture/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [/home/steven/Desktop/Architecture/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/Architecture/cpu.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/Architecture/cpu.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:69]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:70]
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-1315] redeclaration of ansi port memFromPC is not allowed [/home/steven/Desktop/Architecture/cpu.v:178]
WARNING: [VRFC 10-1315] redeclaration of ansi port memToRF is not allowed [/home/steven/Desktop/Architecture/cpu.v:179]
WARNING: [VRFC 10-1315] redeclaration of ansi port RFsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:180]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:181]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUsrc2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:182]
WARNING: [VRFC 10-1315] redeclaration of ansi port pcsrc is not allowed [/home/steven/Desktop/Architecture/cpu.v:183]
WARNING: [VRFC 10-1315] redeclaration of ansi port branch is not allowed [/home/steven/Desktop/Architecture/cpu.v:184]
WARNING: [VRFC 10-1315] redeclaration of ansi port JAL is not allowed [/home/steven/Desktop/Architecture/cpu.v:185]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:187]
WARNING: [VRFC 10-1315] redeclaration of ansi port IR_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:188]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALUout_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:189]
WARNING: [VRFC 10-1315] redeclaration of ansi port regWrite is not allowed [/home/steven/Desktop/Architecture/cpu.v:190]
WARNING: [VRFC 10-1315] redeclaration of ansi port readM is not allowed [/home/steven/Desktop/Architecture/cpu.v:191]
WARNING: [VRFC 10-1315] redeclaration of ansi port writeM is not allowed [/home/steven/Desktop/Architecture/cpu.v:192]
WARNING: [VRFC 10-1315] redeclaration of ansi port alucode is not allowed [/home/steven/Desktop/Architecture/cpu.v:193]
WARNING: [VRFC 10-1315] redeclaration of ansi port num_inst is not allowed [/home/steven/Desktop/Architecture/cpu.v:198]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port_enable is not allowed [/home/steven/Desktop/Architecture/cpu.v:199]
WARNING: [VRFC 10-1315] redeclaration of ansi port is_halted is not allowed [/home/steven/Desktop/Architecture/cpu.v:202]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [/home/steven/Desktop/Architecture/cpu.v:251]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:285]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:286]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:287]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:288]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:290]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:291]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:292]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/steven/Desktop/Architecture/cpu.v:293]
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-1315] redeclaration of ansi port out1 is not allowed [/home/steven/Desktop/Architecture/cpu.v:580]
WARNING: [VRFC 10-1315] redeclaration of ansi port out2 is not allowed [/home/steven/Desktop/Architecture/cpu.v:581]
WARNING: [VRFC 10-1315] redeclaration of ansi port out3 is not allowed [/home/steven/Desktop/Architecture/cpu.v:582]
WARNING: [VRFC 10-1315] redeclaration of ansi port out4 is not allowed [/home/steven/Desktop/Architecture/cpu.v:583]
WARNING: [VRFC 10-1315] redeclaration of ansi port pc_out is not allowed [/home/steven/Desktop/Architecture/cpu.v:588]
WARNING: [VRFC 10-1315] redeclaration of ansi port output_port is not allowed [/home/steven/Desktop/Architecture/cpu.v:626]
WARNING: [VRFC 10-1315] redeclaration of ansi port opcode is not allowed [/home/steven/Desktop/Architecture/cpu.v:628]
WARNING: [VRFC 10-1315] redeclaration of ansi port ftncode is not allowed [/home/steven/Desktop/Architecture/cpu.v:629]
INFO: [VRFC 10-311] analyzing module latch
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:754]
INFO: [VRFC 10-311] analyzing module signExtension
WARNING: [VRFC 10-1315] redeclaration of ansi port out is not allowed [/home/steven/Desktop/Architecture/cpu.v:777]
INFO: [VRFC 10-311] analyzing module targetAddress
WARNING: [VRFC 10-1315] redeclaration of ansi port address is not allowed [/home/steven/Desktop/Architecture/cpu.v:799]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/Architecture/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8d48fbdaaa44462cbea0719d635f465d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/Architecture/cpu.v:711]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:680]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:681]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:682]
WARNING: [VRFC 10-1783] select index 4 into writeReg is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
WARNING: [VRFC 10-597] element index 4 into outs is out of bounds [/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/RegisterFile.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/Register.v" Line 23. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.targetAddress
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile_default
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 13 03:10:42 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 03:10:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/steven/Desktop/vivado/HW4_multiCycle/HW4_multiCycle.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000000ns
Test #  1-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  1-4 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  2-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  2-2 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  3-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  3-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  3-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  4-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  4-3 has been succeeded!
output_port = 0x5 (Ans : 0x5)
Test #  5-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  5-2 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  5-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  5-4 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  5-5 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  5-6 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test #  6-1 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-2 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test #  6-3 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-1 has been succeeded!
output_port = 0x2 (Ans : 0x2)
Test #  7-2 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  7-3 has been succeeded!
output_port = 0x3 (Ans : 0x3)
Test #  8-1 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  8-2 has been succeeded!
output_port = 0xfffc (Ans : 0xfffc)
Test #  8-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test #  9-1 has been succeeded!
output_port = 0xfffe (Ans : 0xfffe)
Test #  9-2 has been succeeded!
output_port = 0xfffd (Ans : 0xfffd)
Test #  9-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 10-1 has been succeeded!
output_port = 0x4 (Ans : 0x4)
Test # 10-2 has been succeeded!
output_port = 0x6 (Ans : 0x6)
Test # 10-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 11-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 11-3 has been succeeded!
output_port = 0x0 (Ans : 0x0)
Test # 12-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 12-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 13-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 14-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 14-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 15-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 15-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 16-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 16-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 17-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 17-3 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-1 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 18-2 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 18-3 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-1 has been succeeded!
output_port = 0xffff (Ans : 0xffff)
Test # 19-2 has been succeeded!
output_port = 0x1 (Ans : 0x1)
Test # 19-3 has been succeeded!
output_port = 0x8 (Ans : 0x8)
Test #   20 has been succeeded!
output_port = 0x22 (Ans : 0x22)
Clock # 3488
The testbench is finished. Summarizing...
All Pass!
$finish called at time : 348850 ns : File "/home/steven/Desktop/Architecture/cpu_tb.v" Line 159
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5943.598 ; gain = 0.004 ; free physical = 865 ; free virtual = 12256
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 14 12:49:21 2017...
