{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737464094115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737464094121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 20:54:54 2025 " "Processing started: Tue Jan 21 20:54:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737464094121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464094121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_demo -c FFT_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_demo -c FFT_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464094122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737464095002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737464095002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft/synthesis/fft.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (fft) " "Found design unit 1: auk_dspip_text_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (fft) " "Found design unit 1: auk_dspip_math_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101768 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "fft/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (fft) " "Found design unit 1: auk_dspip_lib_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101862 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101920 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101922 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "fft/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101924 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101926 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101928 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101986 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464101986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464101986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102041 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102170 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "fft/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (fft) " "Found design unit 1: auk_fft_pkg (fft)" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102223 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "fft/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "fft/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "fft/synthesis/submodules/counter_module.sv" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack (fft) " "Found design unit 1: fft_pack (fft)" {  } { { "fft/synthesis/submodules/fft_pack.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_pack.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102468 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack-body " "Found design unit 2: fft_pack-body" {  } { { "fft/synthesis/submodules/fft_pack.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_pack.vhd" 2136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx-model " "Found design unit 1: apn_fft_cmult_cpx-model" {  } { { "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102525 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx " "Found entity 1: apn_fft_cmult_cpx" {  } { { "fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_cmult_cpx2-model " "Found design unit 1: apn_fft_cmult_cpx2-model" {  } { { "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102580 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_cmult_cpx2 " "Found entity 1: apn_fft_cmult_cpx2" {  } { { "fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102634 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "fft/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102687 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1dp_ram-syn " "Found design unit 1: asj_fft_1dp_ram-syn" {  } { { "fft/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102742 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1dp_ram " "Found entity 1: asj_fft_1dp_ram" {  } { { "fft/synthesis/submodules/asj_fft_1dp_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_1tdp_rom-syn " "Found design unit 1: asj_fft_1tdp_rom-syn" {  } { { "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102800 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_1tdp_rom " "Found entity 1: asj_fft_1tdp_rom" {  } { { "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3dp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom-syn " "Found design unit 1: asj_fft_3dp_rom-syn" {  } { { "fft/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3dp_rom.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102862 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom " "Found entity 1: asj_fft_3dp_rom" {  } { { "fft/synthesis/submodules/asj_fft_3dp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3dp_rom.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3pi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3pi_mram-syn " "Found design unit 1: asj_fft_3pi_mram-syn" {  } { { "fft/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3pi_mram.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102927 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3pi_mram " "Found entity 1: asj_fft_3pi_mram" {  } { { "fft/synthesis/submodules/asj_fft_3pi_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3pi_mram.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3tdp_rom-syn " "Found design unit 1: asj_fft_3tdp_rom-syn" {  } { { "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102995 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3tdp_rom " "Found entity 1: asj_fft_3tdp_rom" {  } { { "fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464102995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464102995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_4dp_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram-syn " "Found design unit 1: asj_fft_4dp_ram-syn" {  } { { "fft/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_4dp_ram.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103053 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram " "Found entity 1: asj_fft_4dp_ram" {  } { { "fft/synthesis/submodules/asj_fft_4dp_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_4dp_ram.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_6tdp_rom-syn " "Found design unit 1: asj_fft_6tdp_rom-syn" {  } { { "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103136 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_6tdp_rom " "Found entity 1: asj_fft_6tdp_rom" {  } { { "fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_alt_shift_tdl-SYN " "Found design unit 1: asj_fft_alt_shift_tdl-SYN" {  } { { "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103195 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_alt_shift_tdl " "Found entity 1: asj_fft_alt_shift_tdl" {  } { { "fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl-syn " "Found design unit 1: asj_fft_bfp_ctrl-syn" {  } { { "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103278 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl " "Found entity 1: asj_fft_bfp_ctrl" {  } { { "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i-input_bfp " "Found design unit 1: asj_fft_bfp_i-input_bfp" {  } { { "fft/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103341 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i " "Found entity 1: asj_fft_bfp_i" {  } { { "fft/synthesis/submodules/asj_fft_bfp_i.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_1pt-input_bfp " "Found design unit 1: asj_fft_bfp_i_1pt-input_bfp" {  } { { "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103399 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_1pt " "Found entity 1: asj_fft_bfp_i_1pt" {  } { { "fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o-output_bfp " "Found design unit 1: asj_fft_bfp_o-output_bfp" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103497 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o " "Found entity 1: asj_fft_bfp_o" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt-output_bfp" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103554 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt " "Found entity 1: asj_fft_bfp_o_1pt" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl-burst_sw " "Found design unit 1: asj_fft_burst_ctrl-burst_sw" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103612 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl " "Found entity 1: asj_fft_burst_ctrl" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103674 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_de " "Found entity 1: asj_fft_burst_ctrl_de" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_burst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103745 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_burst_ctrl_qe " "Found entity 1: asj_fft_burst_ctrl_qe" {  } { { "fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_can-model " "Found design unit 1: asj_fft_cmult_can-model" {  } { { "fft/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_can.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103817 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_can " "Found entity 1: asj_fft_cmult_can" {  } { { "fft/synthesis/submodules/asj_fft_cmult_can.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_can.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cmult_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std-model " "Found design unit 1: asj_fft_cmult_std-model" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103901 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std " "Found entity 1: asj_fft_cmult_std" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103959 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl " "Found entity 1: asj_fft_cnt_ctrl" {  } { { "fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464103959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464103959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104020 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_de " "Found entity 1: asj_fft_cnt_ctrl_de" {  } { { "fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr-syn " "Found design unit 1: asj_fft_cxb_addr-syn" {  } { { "fft/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_addr.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104077 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr " "Found entity 1: asj_fft_cxb_addr" {  } { { "fft/synthesis/submodules/asj_fft_cxb_addr.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_addr.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data-syn " "Found design unit 1: asj_fft_cxb_data-syn" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104138 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data " "Found entity 1: asj_fft_cxb_data" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_mram-syn " "Found design unit 1: asj_fft_cxb_data_mram-syn" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104194 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_mram " "Found entity 1: asj_fft_cxb_data_mram" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r-syn " "Found design unit 1: asj_fft_cxb_data_r-syn" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104259 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r " "Found entity 1: asj_fft_cxb_data_r" {  } { { "fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dataadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen-gen_all " "Found design unit 1: asj_fft_dataadgen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dataadgen.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104497 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen " "Found entity 1: asj_fft_dataadgen" {  } { { "fft/synthesis/submodules/asj_fft_dataadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dataadgen.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram-SYN " "Found design unit 1: asj_fft_data_ram-SYN" {  } { { "fft/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104560 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram " "Found entity 1: asj_fft_data_ram" {  } { { "fft/synthesis/submodules/asj_fft_data_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_dp-SYN " "Found design unit 1: asj_fft_data_ram_dp-SYN" {  } { { "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104630 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_dp " "Found entity 1: asj_fft_data_ram_dp" {  } { { "fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp-dft_r4 " "Found design unit 1: asj_fft_dft_bfp-dft_r4" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104729 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp " "Found entity 1: asj_fft_dft_bfp" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_sgl-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104828 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_sgl " "Found entity 1: asj_fft_dft_bfp_sgl" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dpi_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dpi_mram-syn " "Found design unit 1: asj_fft_dpi_mram-syn" {  } { { "fft/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dpi_mram.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104894 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dpi_mram " "Found entity 1: asj_fft_dpi_mram" {  } { { "fft/synthesis/submodules/asj_fft_dpi_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dpi_mram.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dp_mram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dp_mram-syn " "Found design unit 1: asj_fft_dp_mram-syn" {  } { { "fft/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dp_mram.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104957 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dp_mram " "Found entity 1: asj_fft_dp_mram" {  } { { "fft/synthesis/submodules/asj_fft_dp_mram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dp_mram.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464104957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464104957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_dualstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dualstream-transform " "Found design unit 1: asj_fft_dualstream-transform" {  } { { "fft/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dualstream.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105130 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dualstream " "Found entity 1: asj_fft_dualstream" {  } { { "fft/synthesis/submodules/asj_fft_dualstream.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dualstream.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl-writer " "Found design unit 1: asj_fft_in_write_sgl-writer" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105235 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl " "Found entity 1: asj_fft_in_write_sgl" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult-mult " "Found design unit 1: asj_fft_lcm_mult-mult" {  } { { "fft/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105300 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult " "Found entity 1: asj_fft_lcm_mult" {  } { { "fft/synthesis/submodules/asj_fft_lcm_mult.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lcm_mult_2m-mult " "Found design unit 1: asj_fft_lcm_mult_2m-mult" {  } { { "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105361 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lcm_mult_2m " "Found entity 1: asj_fft_lcm_mult_2m" {  } { { "fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp-dft " "Found design unit 1: asj_fft_lpp-dft" {  } { { "fft/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105422 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp " "Found entity 1: asj_fft_lpp" {  } { { "fft/synthesis/submodules/asj_fft_lpp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen-gen_all " "Found design unit 1: asj_fft_lpprdadgen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105505 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen " "Found entity 1: asj_fft_lpprdadgen" {  } { { "fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadr2gen-gen_all " "Found design unit 1: asj_fft_lpprdadr2gen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105587 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadr2gen " "Found entity 1: asj_fft_lpprdadr2gen" {  } { { "fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial-lp " "Found design unit 1: asj_fft_lpp_serial-lp" {  } { { "fft/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105658 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial " "Found entity 1: asj_fft_lpp_serial" {  } { { "fft/synthesis/submodules/asj_fft_lpp_serial.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_r2-lp " "Found design unit 1: asj_fft_lpp_serial_r2-lp" {  } { { "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105724 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_r2 " "Found entity 1: asj_fft_lpp_serial_r2" {  } { { "fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_mult_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add-syn " "Found design unit 1: asj_fft_mult_add-syn" {  } { { "fft/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105789 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add " "Found entity 1: asj_fft_mult_add" {  } { { "fft/synthesis/submodules/asj_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_m_k_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter-gen_all " "Found design unit 1: asj_fft_m_k_counter-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_m_k_counter.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105864 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter " "Found entity 1: asj_fft_m_k_counter" {  } { { "fft/synthesis/submodules/asj_fft_m_k_counter.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_m_k_counter.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_pround.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105925 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround " "Found entity 1: asj_fft_pround" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464105925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464105925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_sglstream.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream-transform " "Found design unit 1: asj_fft_sglstream-transform" {  } { { "fft/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_sglstream.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106083 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream " "Found entity 1: asj_fft_sglstream" {  } { { "fft/synthesis/submodules/asj_fft_sglstream.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_sglstream.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_b-transform " "Found design unit 1: asj_fft_si_de_so_b-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106218 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_b " "Found entity 1: asj_fft_si_de_so_b" {  } { { "fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_de_so_bb-transform " "Found design unit 1: asj_fft_si_de_so_bb-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106365 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_de_so_bb " "Found entity 1: asj_fft_si_de_so_bb" {  } { { "fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_b-transform " "Found design unit 1: asj_fft_si_qe_so_b-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106525 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_b " "Found entity 1: asj_fft_si_qe_so_b" {  } { { "fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_qe_so_bb-transform " "Found design unit 1: asj_fft_si_qe_so_bb-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106696 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_qe_so_bb " "Found entity 1: asj_fft_si_qe_so_bb" {  } { { "fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_b-transform " "Found design unit 1: asj_fft_si_se_so_b-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106825 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_b " "Found entity 1: asj_fft_si_se_so_b" {  } { { "fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_se_so_bb-transform " "Found design unit 1: asj_fft_si_se_so_bb-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106964 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_se_so_bb " "Found entity 1: asj_fft_si_se_so_bb" {  } { { "fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464106964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464106964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_si_sose_so_b-transform " "Found design unit 1: asj_fft_si_sose_so_b-transform" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107105 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_si_sose_so_b " "Found entity 1: asj_fft_si_sose_so_b" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl-syn " "Found design unit 1: asj_fft_tdl-syn" {  } { { "fft/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107160 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl " "Found entity 1: asj_fft_tdl" {  } { { "fft/synthesis/submodules/asj_fft_tdl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit-syn " "Found design unit 1: asj_fft_tdl_bit-syn" {  } { { "fft/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107215 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit " "Found entity 1: asj_fft_tdl_bit" {  } { { "fft/synthesis/submodules/asj_fft_tdl_bit.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst-syn " "Found design unit 1: asj_fft_tdl_bit_rst-syn" {  } { { "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107269 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst " "Found entity 1: asj_fft_tdl_bit_rst" {  } { { "fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_tdl_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst-syn " "Found design unit 1: asj_fft_tdl_rst-syn" {  } { { "fft/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_rst.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107323 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst " "Found entity 1: asj_fft_tdl_rst" {  } { { "fft/synthesis/submodules/asj_fft_tdl_rst.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_rst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen-gen_all " "Found design unit 1: asj_fft_twadgen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107399 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen " "Found entity 1: asj_fft_twadgen" {  } { { "fft/synthesis/submodules/asj_fft_twadgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_dual-gen_all " "Found design unit 1: asj_fft_twadgen_dual-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107500 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_dual " "Found entity 1: asj_fft_twadgen_dual" {  } { { "fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen-gen_all " "Found design unit 1: asj_fft_twadsogen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107583 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen " "Found entity 1: asj_fft_twadsogen" {  } { { "fft/synthesis/submodules/asj_fft_twadsogen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadsogen_q-gen_all " "Found design unit 1: asj_fft_twadsogen_q-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107671 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadsogen_q " "Found entity 1: asj_fft_twadsogen_q" {  } { { "fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twiddle_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107787 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twiddle_ctrl_qe " "Found entity 1: asj_fft_twiddle_ctrl_qe" {  } { { "fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twid_rom_tdp-SYN " "Found design unit 1: asj_fft_twid_rom_tdp-SYN" {  } { { "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107849 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twid_rom_tdp " "Found entity 1: asj_fft_twid_rom_tdp" {  } { { "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_ctrl-burst_sw" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107906 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl " "Found entity 1: asj_fft_unbburst_ctrl" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_de-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107968 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_de " "Found entity 1: asj_fft_unbburst_ctrl_de" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464107968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464107968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_ctrl_qe-cnt_sw " "Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108031 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_ctrl_qe " "Found entity 1: asj_fft_unbburst_ctrl_qe" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_unbburst_sose_ctrl-burst_sw " "Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108093 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_unbburst_sose_ctrl " "Found entity 1: asj_fft_unbburst_sose_ctrl" {  } { { "fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrengen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen-gen_all " "Found design unit 1: asj_fft_wrengen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrengen.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108156 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen " "Found entity 1: asj_fft_wrengen" {  } { { "fft/synthesis/submodules/asj_fft_wrengen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrengen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/asj_fft_wrswgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen-gen_all " "Found design unit 1: asj_fft_wrswgen-gen_all" {  } { { "fft/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrswgen.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108273 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen " "Found entity 1: asj_fft_wrswgen" {  } { { "fft/synthesis/submodules/asj_fft_wrswgen.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrswgen.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/twid_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom-SYN " "Found design unit 1: twid_rom-SYN" {  } { { "fft/synthesis/submodules/twid_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/twid_rom.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108333 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom " "Found entity 1: twid_rom" {  } { { "fft/synthesis/submodules/twid_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/twid_rom.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft/synthesis/submodules/fft_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_fft_ii_0 " "Found entity 1: fft_fft_ii_0" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_demo " "Found entity 1: FFT_demo" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_phase.v 1 1 " "Found 1 design units, including 1 entities, in source file get_phase.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_phase " "Found entity 1: get_phase" {  } { { "get_phase.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINROM " "Found entity 1: SINROM" {  } { { "SINROM.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200m.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200M " "Found entity 1: PLL_200M" {  } { { "PLL_200M.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT_demo " "Elaborating entity \"FFT_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737464108720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft fft:u0 " "Elaborating entity \"fft\" for hierarchy \"fft:u0\"" {  } { { "FFT_demo.v" "u0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_fft_ii_0 fft:u0\|fft_fft_ii_0:fft_ii_0 " "Elaborating entity \"fft_fft_ii_0\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\"" {  } { { "fft/synthesis/fft.v" "fft_ii_0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_si_sose_so_b fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst " "Elaborating entity \"asj_fft_si_sose_so_b\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\"" {  } { { "fft/synthesis/submodules/fft_fft_ii_0.sv" "asj_fft_si_sose_so_b_inst" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "auk_dsp_atlantic_sink_1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464108938 ""}  } { { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464108938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s2j1 " "Found entity 1: scfifo_s2j1" {  } { { "db/scfifo_s2j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s2j1 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated " "Elaborating entity \"scfifo_s2j1\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gc81 " "Found entity 1: a_dpfifo_gc81" {  } { { "db/a_dpfifo_gc81.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464108995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464108995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gc81 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo " "Elaborating entity \"a_dpfifo_gc81\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\"" {  } { { "db/scfifo_s2j1.tdf" "dpfifo" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464108997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8j1 " "Found entity 1: altsyncram_o8j1" {  } { { "db/altsyncram_o8j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8j1 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram " "Elaborating entity \"altsyncram_o8j1\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram\"" {  } { { "db/a_dpfifo_gc81.tdf" "FIFOram" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gc81.tdf" "almost_full_comparer" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_gc81.tdf" "two_comparison" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gc81.tdf" "rd_ptr_msb" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_gc81.tdf" "usedw_counter" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_gc81.tdf" "wr_ptr" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "auk_dsp_atlantic_source_1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "auk_dsp_interface_controller_1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_m_k_counter:ctrl " "Elaborating entity \"asj_fft_m_k_counter\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_m_k_counter:ctrl\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "ctrl" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_tdl_bit_rst:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_tdl_bit_rst:delay_swd\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "delay_swd" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer " "Elaborating entity \"asj_fft_in_write_sgl\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "writer" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_soe:delay_swd " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|asj_fft_tdl_bit_rst:\\gen_soe:delay_swd\"" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "\\gen_soe:delay_swd" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_unbburst_sose_ctrl fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_unbburst_sose_ctrl:ccc " "Elaborating entity \"asj_fft_unbburst_sose_ctrl\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_unbburst_sose_ctrl:ccc\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "ccc" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_1dp_ram fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A " "Elaborating entity \"asj_fft_1dp_ram\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "\\gen_1_ram:gen_M4K:dat_A" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A " "Elaborating entity \"asj_fft_data_ram\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\"" {  } { { "fft/synthesis/submodules/asj_fft_1dp_ram.vhd" "dat_A" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\"" {  } { { "fft/synthesis/submodules/asj_fft_data_ram.vhd" "\\gen_M4K:ram_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109682 ""}  } { { "fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464109682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5q3 " "Found entity 1: altsyncram_r5q3" {  } { { "db/altsyncram_r5q3.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_r5q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464109727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464109727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5q3 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_r5q3:auto_generated " "Elaborating entity \"altsyncram_r5q3\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1dp_ram:\\gen_1_ram:gen_M4K:dat_A\|asj_fft_data_ram:dat_A\|altera_fft_dual_port_ram:\\gen_M4K:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_r5q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dataadgen:rd_adgen " "Elaborating entity \"asj_fft_dataadgen\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dataadgen:rd_adgen\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "rd_adgen" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_sgl fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_sgl\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "\\gen_se:bfpdft" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109850 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1737464109853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\"" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "\\gen_full_rnd:u0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464109976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464109976 ""}  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464109976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_knj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_knj " "Found entity 1: add_sub_knj" {  } { { "db/add_sub_knj.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_knj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_knj fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated " "Elaborating entity \"add_sub_knj\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_pround:\\gen_full_rnd:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_knj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect " "Elaborating entity \"asj_fft_bfp_o\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect\"" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "bfp_detect" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass\"" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3 " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_o:bfp_detect\|asj_fft_tdl_bit:\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3\"" {  } { { "fft/synthesis/submodules/asj_fft_bfp_o.vhd" "\\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_i:bfp_scale " "Elaborating entity \"asj_fft_bfp_i\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_bfp_i:bfp_scale\"" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "bfp_scale" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\"" {  } { { "fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" "\\gen_da0:gen_std:cm1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\"" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "\\gen_ma:gen_ma_full:ms" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\"" {  } { { "fft/synthesis/submodules/asj_fft_mult_add.vhd" "MULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr ACLR0 " "Parameter \"accum_sload_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register CLOCK0 " "Parameter \"accum_sload_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110485 ""}  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464110485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_tl6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_tl6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_tl6g " "Found entity 1: mult_add_tl6g" {  } { { "db/mult_add_tl6g.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_tl6g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_tl6g fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated " "Elaborating entity \"mult_add_tl6g\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_da91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_da91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_da91 " "Found entity 1: ded_mult_da91" {  } { { "db/ded_mult_da91.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/ded_mult_da91.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_da91 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated\|ded_mult_da91:ded_mult1 " "Elaborating entity \"ded_mult_da91\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated\|ded_mult_da91:ded_mult1\"" {  } { { "db/mult_add_tl6g.tdf" "ded_mult1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_tl6g.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_a3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_a3c " "Found entity 1: dffpipe_a3c" {  } { { "db/dffpipe_a3c.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/dffpipe_a3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_a3c fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated\|ded_mult_da91:ded_mult1\|dffpipe_a3c:pre_result " "Elaborating entity \"dffpipe_a3c\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ms\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_tl6g:auto_generated\|ded_mult_da91:ded_mult1\|dffpipe_a3c:pre_result\"" {  } { { "db/ded_mult_da91.tdf" "pre_result" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/ded_mult_da91.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\"" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "\\gen_ma:gen_ma_full:ma" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\"" {  } { { "fft/synthesis/submodules/asj_fft_mult_add.vhd" "MULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_old fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component " "Elaborating entity \"altera_fft_mult_add_old\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_old_mult_add_gen:ALTMULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "ALTMULT_ADD_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\"" {  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr ACLR0 " "Parameter \"accum_sload_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr ACLR0 " "Parameter \"accum_sload_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register CLOCK0 " "Parameter \"accum_sload_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register CLOCK0 " "Parameter \"accum_sload_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr ACLR0 " "Parameter \"addnsub1_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr ACLR0 " "Parameter \"addnsub1_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register CLOCK0 " "Parameter \"addnsub1_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register CLOCK0 " "Parameter \"addnsub1_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr ACLR0 " "Parameter \"addnsub3_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr ACLR0 " "Parameter \"addnsub3_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register CLOCK0 " "Parameter \"addnsub3_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register CLOCK0 " "Parameter \"addnsub3_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR0 " "Parameter \"chainout_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr ACLR0 " "Parameter \"chainout_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr ACLR0 " "Parameter \"chainout_round_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register CLOCK0 " "Parameter \"chainout_round_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr ACLR0 " "Parameter \"chainout_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register CLOCK0 " "Parameter \"chainout_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register CLOCK0 " "Parameter \"chainout_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr ACLR0 " "Parameter \"chainout_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr ACLR0 " "Parameter \"chainout_saturate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register CLOCK0 " "Parameter \"chainout_saturate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr ACLR0 " "Parameter \"chainout_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register CLOCK0 " "Parameter \"chainout_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register CLOCK0 " "Parameter \"chainout_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr ACLR0 " "Parameter \"coefsel0_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register CLOCK0 " "Parameter \"coefsel0_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr ACLR0 " "Parameter \"coefsel1_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register CLOCK0 " "Parameter \"coefsel1_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr ACLR0 " "Parameter \"coefsel2_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register CLOCK0 " "Parameter \"coefsel2_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr ACLR0 " "Parameter \"coefsel3_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register CLOCK0 " "Parameter \"coefsel3_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR0 " "Parameter \"input_aclr_a1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR0 " "Parameter \"input_aclr_a2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR0 " "Parameter \"input_aclr_a3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR0 " "Parameter \"input_aclr_b1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR0 " "Parameter \"input_aclr_b2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR0 " "Parameter \"input_aclr_b3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 ACLR0 " "Parameter \"input_aclr_c0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 ACLR0 " "Parameter \"input_aclr_c1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 ACLR0 " "Parameter \"input_aclr_c2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 ACLR0 " "Parameter \"input_aclr_c3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 CLOCK0 " "Parameter \"input_register_c0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 CLOCK0 " "Parameter \"input_register_c1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 CLOCK0 " "Parameter \"input_register_c2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 CLOCK0 " "Parameter \"input_register_c3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr ACLR0 " "Parameter \"loadconst_control_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register CLOCK0 " "Parameter \"loadconst_control_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr ACLR0 " "Parameter \"mult01_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register CLOCK0 " "Parameter \"mult01_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR1 " "Parameter \"mult01_saturation_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register CLOCK0 " "Parameter \"mult01_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr ACLR0 " "Parameter \"mult23_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register CLOCK0 " "Parameter \"mult23_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr ACLR0 " "Parameter \"mult23_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register CLOCK0 " "Parameter \"mult23_saturation_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR0 " "Parameter \"multiplier_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR0 " "Parameter \"multiplier_aclr2\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR0 " "Parameter \"multiplier_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR0 " "Parameter \"output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr ACLR0 " "Parameter \"output_round_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr ACLR0 " "Parameter \"output_round_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register CLOCK0 " "Parameter \"output_round_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register CLOCK0 " "Parameter \"output_round_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr ACLR0 " "Parameter \"output_saturate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr ACLR0 " "Parameter \"output_saturate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register CLOCK0 " "Parameter \"output_saturate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register CLOCK0 " "Parameter \"output_saturate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult0_is_saturated UNUSED " "Parameter \"port_mult0_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult1_is_saturated UNUSED " "Parameter \"port_mult1_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult2_is_saturated UNUSED " "Parameter \"port_mult2_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_mult3_is_saturated UNUSED " "Parameter \"port_mult3_is_saturated\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr ACLR0 " "Parameter \"rotate_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR0 " "Parameter \"rotate_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK0 " "Parameter \"rotate_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr ACLR0 " "Parameter \"rotate_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register CLOCK0 " "Parameter \"rotate_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register CLOCK0 " "Parameter \"rotate_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr ACLR0 " "Parameter \"scanouta_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr ACLR0 " "Parameter \"shift_right_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR0 " "Parameter \"shift_right_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK0 " "Parameter \"shift_right_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr ACLR0 " "Parameter \"shift_right_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register CLOCK0 " "Parameter \"shift_right_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register CLOCK0 " "Parameter \"shift_right_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 ACLR0 " "Parameter \"systolic_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 ACLR0 " "Parameter \"systolic_aclr3\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 25 " "Parameter \"width_result\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR0 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR0 " "Parameter \"zero_loopback_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR0 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR0 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110684 ""}  } { { "fft/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd" 417 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464110684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_sk6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_sk6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_sk6g " "Found entity 1: mult_add_sk6g" {  } { { "db/mult_add_sk6g.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_sk6g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_sk6g fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_sk6g:auto_generated " "Elaborating entity \"mult_add_sk6g\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_mult_add:\\gen_ma:gen_ma_full:ma\|altera_fft_mult_add:MULT_ADD_component\|altera_fft_mult_add_old:\\use_old_mult_add_gen:ALTMULT_ADD_component\|altmult_add:ALTMULT_ADD_component\|mult_add_sk6g:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\"" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "\\gen_ma:gen_ma_full:u0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464110792 ""}  } { { "fft/synthesis/submodules/asj_fft_pround.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464110792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lnj " "Found entity 1: add_sub_lnj" {  } { { "db/add_sub_lnj.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_lnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464110832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464110832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lnj fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated " "Elaborating entity \"add_sub_lnj\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_pround:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_lnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_tdl:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_dft_bfp_sgl:\\gen_se:bfpdft\|asj_fft_cmult_std:\\gen_da0:gen_std:cm1\|asj_fft_tdl:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "fft/synthesis/submodules/asj_fft_cmult_std.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "\\gen_se:bfpc" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464110987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc\|asj_fft_tdl_bit_rst:\\gen_so_crtl:gen_se_so:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc\|asj_fft_tdl_bit_rst:\\gen_so_crtl:gen_se_so:delay_next_pass\"" {  } { { "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_so_crtl:gen_se_so:delay_next_pass" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc\|asj_fft_tdl_bit:\\gen_so_crtl:gen_se_so:delay_next_pass_2 " "Elaborating entity \"asj_fft_tdl_bit\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_bfp_ctrl:\\gen_se:bfpc\|asj_fft_tdl_bit:\\gen_so_crtl:gen_se_so:delay_next_pass_2\"" {  } { { "fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" "\\gen_so_crtl:gen_se_so:delay_next_pass_2" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadsogen_q fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_twadsogen_q:\\gen_se:gen_new:twid_factors " "Elaborating entity \"asj_fft_twadsogen_q\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_twadsogen_q:\\gen_se:gen_new:twid_factors\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "\\gen_se:gen_new:twid_factors" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_1tdp_rom fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom " "Elaborating entity \"asj_fft_1tdp_rom\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\"" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "\\gen_se:gen_new:twrom" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twid_rom_tdp fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n " "Elaborating entity \"asj_fft_twid_rom_tdp\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\"" {  } { { "fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" "\\gen_auto:sin_1n" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_rom fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component " "Elaborating entity \"altera_fft_dual_port_rom\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\"" {  } { { "fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" "rom_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborated megafunction instantiation \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component " "Instantiated megafunction \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fft_fft_ii_0_1n1024sin.hex " "Parameter \"init_file\" = \"fft_fft_ii_0_1n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 12 " "Parameter \"width_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111302 ""}  } { { "fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464111302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1t3 " "Found entity 1: altsyncram_k1t3" {  } { { "db/altsyncram_k1t3.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_k1t3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464111345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464111345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1t3 fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k1t3:auto_generated " "Elaborating entity \"altsyncram_k1t3\" for hierarchy \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k1t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200M PLL_200M:PLL_200M_inst " "Elaborating entity \"PLL_200M\" for hierarchy \"PLL_200M:PLL_200M_inst\"" {  } { { "FFT_demo.v" "PLL_200M_inst" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200M:PLL_200M_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200M:PLL_200M_inst\|altpll:altpll_component\"" {  } { { "PLL_200M.v" "altpll_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200M:PLL_200M_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200M:PLL_200M_inst\|altpll:altpll_component\"" {  } { { "PLL_200M.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200M:PLL_200M_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_200M:PLL_200M_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111442 ""}  } { { "PLL_200M.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464111442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_200m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_200m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200M_altpll " "Found entity 1: PLL_200M_altpll" {  } { { "db/pll_200m_altpll.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464111485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464111485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200M_altpll PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated " "Elaborating entity \"PLL_200M_altpll\" for hierarchy \"PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINROM SINROM:SINROM_inst " "Elaborating entity \"SINROM\" for hierarchy \"SINROM:SINROM_inst\"" {  } { { "FFT_demo.v" "SINROM_inst" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SINROM:SINROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SINROM:SINROM_inst\|altsyncram:altsyncram_component\"" {  } { { "SINROM.v" "altsyncram_component" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SINROM:SINROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SINROM:SINROM_inst\|altsyncram:altsyncram_component\"" {  } { { "SINROM.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SINROM:SINROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SINROM:SINROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sine_table.mif " "Parameter \"init_file\" = \"sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464111511 ""}  } { { "SINROM.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464111511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p91 " "Found entity 1: altsyncram_2p91" {  } { { "db/altsyncram_2p91.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_2p91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464111554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464111554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2p91 SINROM:SINROM_inst\|altsyncram:altsyncram_component\|altsyncram_2p91:auto_generated " "Elaborating entity \"altsyncram_2p91\" for hierarchy \"SINROM:SINROM_inst\|altsyncram:altsyncram_component\|altsyncram_2p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_phase get_phase:get_phase_inst " "Elaborating entity \"get_phase\" for hierarchy \"get_phase:get_phase_inst\"" {  } { { "FFT_demo.v" "get_phase_inst" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464111574 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram\|q_b\[24\] " "Synthesized away node \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_o8j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf" 807 2 0 } } { "db/a_dpfifo_gc81.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 45 2 0 } } { "db/scfifo_s2j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 555 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv" 79 0 0 } } { "fft/synthesis/fft.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v" 46 0 0 } } { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464111758 "|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram\|q_b\[25\] " "Synthesized away node \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_s2j1:auto_generated\|a_dpfifo_gc81:dpfifo\|altsyncram_o8j1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_o8j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf" 839 2 0 } } { "db/a_dpfifo_gc81.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf" 45 2 0 } } { "db/scfifo_s2j1.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 555 0 0 } } { "fft/synthesis/submodules/fft_fft_ii_0.sv" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv" 79 0 0 } } { "fft/synthesis/fft.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v" 46 0 0 } } { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 103 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464111758 "|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1737464111758 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1737464111758 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "48 " "Ignored 48 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1737464111867 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1737464111867 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "FFT_demo.v" "Mult1" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464112381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FFT_demo.v" "Mult0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464112381 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "get_phase:get_phase_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"get_phase:get_phase_inst\|Mult0\"" {  } { { "get_phase.v" "Mult0" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464112381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737464112381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464112428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112428 ""}  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464112428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464112471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464112471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_phase:get_phase_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_phase:get_phase_inst\|lpm_mult:Mult0\"" {  } { { "get_phase.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464112505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_phase:get_phase_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"get_phase:get_phase_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737464112505 ""}  } { { "get_phase.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737464112505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgt " "Found entity 1: mult_rgt" {  } { { "db/mult_rgt.tdf" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_rgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737464112547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464112547 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "178 " "Ignored 178 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "178 " "Ignored 178 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1737464112844 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1737464112844 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 542 -1 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 84 -1 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 85 -1 0 } } { "fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 86 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737464112852 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737464112852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737464113161 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737464113781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737464115677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737464115677 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737464115807 "|FFT_demo|data_in[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737464115807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1918 " "Implemented 1918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737464115807 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737464115807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1754 " "Implemented 1754 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737464115807 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737464115807 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737464115807 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737464115807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737464115807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737464115855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 20:55:15 2025 " "Processing ended: Tue Jan 21 20:55:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737464115855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737464115855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737464115855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737464115855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737464117091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737464117099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 20:55:16 2025 " "Processing started: Tue Jan 21 20:55:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737464117099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737464117099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737464117099 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737464117232 ""}
{ "Info" "0" "" "Project  = FFT_demo" {  } {  } 0 0 "Project  = FFT_demo" 0 0 "Fitter" 0 0 1737464117232 ""}
{ "Info" "0" "" "Revision = FFT_demo" {  } {  } 0 0 "Revision = FFT_demo" 0 0 "Fitter" 0 0 1737464117232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737464117320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737464117320 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT_demo EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"FFT_demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737464117348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737464117391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737464117391 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_200m_altpll.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1737464117420 ""}  } { { "db/pll_200m_altpll.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1737464117420 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k1t3:auto_generated\|ram_block1a0 " "Atom \"fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_1tdp_rom:\\gen_se:gen_new:twrom\|asj_fft_twid_rom_tdp:\\gen_auto:sin_1n\|altera_fft_dual_port_rom:rom_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_k1t3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1737464117421 "|FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1737464117421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737464117479 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737464117974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737464117974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737464117974 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737464117974 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737464117977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737464117977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737464117977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737464117977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737464117977 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737464117977 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737464117978 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737464118004 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1737464118203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT_demo.sdc " "Synopsys Design Constraints File file not found: 'FFT_demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737464118404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737464118405 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737464118411 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1737464118412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737464118425 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1737464118425 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737464118426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737464118530 ""}  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737464118530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_200M:PLL_200M_inst\|altpll:altpll_component\|PLL_200M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737464118530 ""}  } { { "db/pll_200m_altpll.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737464118530 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|disable_wr" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|rdy_for_next_block" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 1439 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|master_sink_ena " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|master_sink_ena" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|sink_in_work " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|sink_in_work" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|burst_count_en" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 108 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|data_rdy_int " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|asj_fft_in_write_sgl:writer\|data_rdy_int" {  } { { "fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd" 1407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|k_count_wr_en " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|k_count_wr_en" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 346 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_imag\[11\] " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_imag\[11\]" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1478 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_real\[0\] " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_real\[0\]" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1478 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_real\[11\] " "Destination node fft:u0\|fft_fft_ii_0:fft_ii_0\|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst\|twiddle_data_real\[11\]" {  } { { "fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd" 1478 -1 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737464118530 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737464118530 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737464118530 ""}  } { { "FFT_demo.v" "" { Text "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 0 { 0 ""} 0 5797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737464118530 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737464118751 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737464118753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737464118753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737464118755 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737464118759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737464118763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737464118819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737464118821 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "26 " "Created 26 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1737464118821 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737464118821 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 44 25 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 44 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1737464118831 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1737464118831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737464118831 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737464118831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1737464118831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737464118831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737464118889 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737464118901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737464119245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737464119442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737464119457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737464122517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737464122517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737464122786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737464123379 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737464123379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1737464123736 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1737464123736 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737464123736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737464123738 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.85 " "Total time spent on timing analysis during the Fitter is 0.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737464123843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737464123856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737464124007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737464124008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737464124194 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737464124564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/output_files/FFT_demo.fit.smsg " "Generated suppressed messages file D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/output_files/FFT_demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737464124902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6171 " "Peak virtual memory: 6171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737464125447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 20:55:25 2025 " "Processing ended: Tue Jan 21 20:55:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737464125447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737464125447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737464125447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737464125447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737464126453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737464126466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 20:55:26 2025 " "Processing started: Tue Jan 21 20:55:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737464126466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737464126466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737464126466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737464126780 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737464127615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737464127631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737464127770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 20:55:27 2025 " "Processing ended: Tue Jan 21 20:55:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737464127770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737464127770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737464127770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737464127770 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737464128388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737464128940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737464128948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 20:55:28 2025 " "Processing started: Tue Jan 21 20:55:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737464128948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737464128948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT_demo -c FFT_demo " "Command: quartus_sta FFT_demo -c FFT_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737464128948 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737464129050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737464129362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737464129362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT_demo.sdc " "Synopsys Design Constraints File file not found: 'FFT_demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1737464129571 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129571 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737464129580 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737464129580 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464129580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1737464129581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1737464129590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464129590 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737464129591 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737464129599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.908 " "Worst-case setup slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 clk  " "    0.908               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.345               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.345               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk  " "    0.349               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.369               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464129636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464129638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.799 " "Worst-case minimum pulse width slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.799               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 clk  " "    9.471               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464129641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464129641 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.682 ns " "Worst Case Available Settling Time: 34.682 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464129690 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464129690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737464129695 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737464129711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737464129934 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464130018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.893 " "Worst-case setup slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 clk  " "    0.893               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.725               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.725               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 clk  " "    0.334               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.348               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464130044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464130047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.799 " "Worst-case minimum pulse width slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.799               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.500               0.000 clk  " "    9.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130051 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.100 ns " "Worst Case Available Settling Time: 35.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464130101 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737464130106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464130205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.063 " "Worst-case setup slack is 3.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.063               0.000 clk  " "    3.063               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.366               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.366               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk  " "    0.109               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.115               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464130223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1737464130227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.233 " "Worst-case minimum pulse width slack is 2.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.233               0.000 PLL_200M_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk  " "    9.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737464130231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737464130231 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 72 synchronizer chains. " "Report Metastability: Found 72 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 72 " "Number of Synchronizer Chains Found: 72" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.679 ns " "Worst Case Available Settling Time: 37.679 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737464130284 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737464130284 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737464130538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737464130541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737464130613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 20:55:30 2025 " "Processing ended: Tue Jan 21 20:55:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737464130613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737464130613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737464130613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737464130613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1737464131600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737464131608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 20:55:31 2025 " "Processing started: Tue Jan 21 20:55:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737464131608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737464131608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFT_demo -c FFT_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1737464131608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1737464132014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_8_1200mv_85c_slow.vo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_8_1200mv_85c_slow.vo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464132873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_8_1200mv_0c_slow.vo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_8_1200mv_0c_slow.vo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464132963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_min_1200mv_0c_fast.vo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_min_1200mv_0c_fast.vo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo.vo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo.vo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_8_1200mv_85c_v_slow.sdo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_8_1200mv_85c_v_slow.sdo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_8_1200mv_0c_v_slow.sdo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_8_1200mv_0c_v_slow.sdo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_min_1200mv_0c_v_fast.sdo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_min_1200mv_0c_v_fast.sdo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133485 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_demo_v.sdo D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/ simulation " "Generated file FFT_demo_v.sdo in folder \"D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1737464133601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737464134920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 20:55:34 2025 " "Processing ended: Tue Jan 21 20:55:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737464134920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737464134920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737464134920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737464134920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1737464135545 ""}
