Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Aug  1 01:34:24 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.473        0.000                      0                 3486        0.047        0.000                      0                 3486        4.500        0.000                       0                  1709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.473        0.000                      0                 3485        0.047        0.000                      0                 3485        9.500        0.000                       0                  1707  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.567ns  (logic 3.832ns (21.813%)  route 13.735ns (78.187%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    25.714    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.567ns  (logic 3.832ns (21.813%)  route 13.735ns (78.187%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    25.714    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.567ns  (logic 3.832ns (21.813%)  route 13.735ns (78.187%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    25.714    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.567ns  (logic 3.832ns (21.813%)  route 13.735ns (78.187%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    25.714    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 3.832ns (21.874%)  route 13.686ns (78.126%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    25.665    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 3.832ns (21.874%)  route 13.686ns (78.126%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    25.665    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 3.832ns (21.874%)  route 13.686ns (78.126%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    25.665    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 3.832ns (21.874%)  route 13.686ns (78.126%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns = ( 27.372 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.686    25.665    uart_instance/tx_register
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442    27.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y99         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.482    27.854    
                         clock uncertainty           -0.035    27.819    
    SLICE_X11Y99         FDRE (Setup_fdre_C_R)       -0.631    27.188    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.416ns  (logic 3.832ns (22.003%)  route 13.584ns (77.997%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.584    25.563    uart_instance/tx_register
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X11Y100        FDRE (Setup_fdre_C_R)       -0.631    27.442    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                         -25.563    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.416ns  (logic 3.832ns (22.003%)  route 13.584ns (77.997%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.546ns = ( 27.546 - 20.000 ) 
    Source Clock Delay      (SCD):    8.147ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.741     8.147    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y102        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_fdre_C_Q)         0.518     8.665 f  riscv_steel_core_instance/instruction_csr_address_stage3_reg[2]/Q
                         net (fo=27, routed)          1.474    10.139    riscv_steel_core_instance/instruction_csr_address_stage3[2]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.263 f  riscv_steel_core_instance/integer_file[30][26]_i_20/O
                         net (fo=1, routed)           0.452    10.715    riscv_steel_core_instance/integer_file[30][26]_i_20_n_0
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.124    10.839 f  riscv_steel_core_instance/integer_file[30][26]_i_11/O
                         net (fo=1, routed)           0.656    11.495    riscv_steel_core_instance/integer_file[30][26]_i_11_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  riscv_steel_core_instance/integer_file[30][26]_i_4/O
                         net (fo=70, routed)          1.313    12.932    riscv_steel_core_instance/integer_file[30][26]_i_4_n_0
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124    13.056 r  riscv_steel_core_instance/integer_file[30][26]_i_15/O
                         net (fo=15, routed)          1.009    14.065    riscv_steel_core_instance/integer_file[30][26]_i_15_n_0
    SLICE_X8Y111         LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  riscv_steel_core_instance/integer_file[30][2]_i_10/O
                         net (fo=1, routed)           0.493    14.682    riscv_steel_core_instance/integer_file[30][2]_i_10_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I2_O)        0.124    14.806 r  riscv_steel_core_instance/integer_file[30][2]_i_6/O
                         net (fo=1, routed)           0.687    15.494    riscv_steel_core_instance/integer_file[30][2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.124    15.618 r  riscv_steel_core_instance/integer_file[30][2]_i_2/O
                         net (fo=3, routed)           0.918    16.535    riscv_steel_core_instance/integer_file[30][2]_i_2_n_0
    SLICE_X16Y111        LUT6 (Prop_lut6_I0_O)        0.124    16.659 r  riscv_steel_core_instance/integer_file[30][2]_i_1/O
                         net (fo=34, routed)          0.841    17.501    riscv_steel_core_instance/writeback_multiplexer_output[2]
    SLICE_X26Y104        LUT6 (Prop_lut6_I0_O)        0.124    17.625 r  riscv_steel_core_instance/rs1_data_stage3[2]_i_1/O
                         net (fo=5, routed)           0.973    18.597    dual_port_ram_instance/rs1_data[1]
    SLICE_X12Y111        LUT4 (Prop_lut4_I1_O)        0.124    18.721 r  dual_port_ram_instance/target_address_adder_stage3[3]_i_3/O
                         net (fo=1, routed)           0.000    18.721    dual_port_ram_instance/target_address_adder_stage3[3]_i_3_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.101 r  dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.101    dual_port_ram_instance/target_address_adder_stage3_reg[3]_i_1_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.218 r  dual_port_ram_instance/target_address_adder_stage3_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.218    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_0[0]
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.335 r  riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.335    riscv_steel_core_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.672 f  riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1/O[1]
                         net (fo=4, routed)           1.050    20.722    riscv_steel_core_instance/target_address_adder_stage3_reg[14]_i_1_n_6
    SLICE_X11Y105        LUT4 (Prop_lut4_I2_O)        0.306    21.028 f  riscv_steel_core_instance/prev_rw_address[13]_i_1/O
                         net (fo=2, routed)           0.569    21.596    riscv_steel_core_instance/prev_rw_address[13]_i_1_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I5_O)        0.124    21.720 f  riscv_steel_core_instance/uart_rdata[7]_i_15/O
                         net (fo=1, routed)           0.289    22.010    riscv_steel_core_instance/uart_rdata[7]_i_15_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I5_O)        0.124    22.134 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    22.908    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    23.027 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    23.762    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    24.094 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    24.861    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    24.979 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.584    25.563    uart_instance/tx_register
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.616    27.546    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.109    
                         clock uncertainty           -0.035    28.073    
    SLICE_X11Y100        FDRE (Setup_fdre_C_R)       -0.631    27.442    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.442    
                         arrival time                         -25.563    
  -------------------------------------------------------------------
                         slack                                  1.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.394ns (78.163%)  route 0.110ns (21.837%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.995 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.995    uart_instance/tx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.405ns (78.630%)  route 0.110ns (21.370%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.006 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.006    uart_instance/tx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.950%)  route 0.138ns (25.050%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.592     2.517    uart_instance/internal_clock_BUFG
    SLICE_X6Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     2.681 r  uart_instance/rx_cycle_counter_reg[6]/Q
                         net (fo=3, routed)           0.137     2.819    uart_instance/rx_cycle_counter_reg[6]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.975 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.975    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.015 r  uart_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.015    uart_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     3.068 r  uart_instance/rx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.068    uart_instance/rx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.949     3.458    uart_instance/internal_clock_BUFG
    SLICE_X6Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     3.004    uart_instance/rx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.619%)  route 0.110ns (20.381%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.031 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.031    uart_instance/tx_cycle_counter_reg[8]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.430ns (79.619%)  route 0.110ns (20.381%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.031 r  uart_instance/tx_cycle_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.031    uart_instance/tx_cycle_counter_reg[8]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y100        FDRE                                         r  uart_instance/tx_cycle_counter_reg[9]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uart_instance/tx_cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.433ns (79.731%)  route 0.110ns (20.269%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.490ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.565     2.490    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     2.631 r  uart_instance/tx_cycle_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     2.741    uart_instance/tx_cycle_counter_reg_n_0_[2]
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.901 r  uart_instance/tx_cycle_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.901    uart_instance/tx_cycle_counter_reg[0]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.940 r  uart_instance/tx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.941    uart_instance/tx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.980 r  uart_instance/tx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.980    uart_instance/tx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.034 r  uart_instance/tx_cycle_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.034    uart_instance/tx_cycle_counter_reg[12]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.922     3.431    uart_instance/internal_clock_BUFG
    SLICE_X11Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism             -0.589     2.843    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     2.948    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.948    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 uart_instance/rx_cycle_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_cycle_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.449ns (76.486%)  route 0.138ns (23.514%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.592     2.517    uart_instance/internal_clock_BUFG
    SLICE_X6Y98          FDRE                                         r  uart_instance/rx_cycle_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     2.681 r  uart_instance/rx_cycle_counter_reg[6]/Q
                         net (fo=3, routed)           0.137     2.819    uart_instance/rx_cycle_counter_reg[6]
    SLICE_X6Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.975 r  uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.975    uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.015 r  uart_instance/rx_cycle_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.015    uart_instance/rx_cycle_counter_reg[8]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     3.104 r  uart_instance/rx_cycle_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.104    uart_instance/rx_cycle_counter_reg[12]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.949     3.458    uart_instance/internal_clock_BUFG
    SLICE_X6Y100         FDRE                                         r  uart_instance/rx_cycle_counter_reg[13]/C
                         clock pessimism             -0.589     2.870    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     3.004    uart_instance/rx_cycle_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/mepc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.845ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.672     2.598    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y112         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     2.739 r  riscv_steel_core_instance/program_counter_stage3_reg[9]/Q
                         net (fo=1, routed)           0.054     2.793    riscv_steel_core_instance/program_counter_stage3[9]
    SLICE_X2Y112         LUT6 (Prop_lut6_I0_O)        0.045     2.838 r  riscv_steel_core_instance/mepc[9]_i_1/O
                         net (fo=1, routed)           0.000     2.838    riscv_steel_core_instance/mepc[9]
    SLICE_X2Y112         FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.946     3.455    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X2Y112         FDRE                                         r  riscv_steel_core_instance/mepc_reg[9]/C
                         clock pessimism             -0.845     2.611    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     2.732    riscv_steel_core_instance/mepc_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.672     2.598    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y112         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     2.739 r  riscv_steel_core_instance/program_counter_reg[12]/Q
                         net (fo=3, routed)           0.068     2.807    riscv_steel_core_instance/program_counter[12]
    SLICE_X1Y112         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.946     3.455    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y112         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[12]/C
                         clock pessimism             -0.858     2.598    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.075     2.673    riscv_steel_core_instance/program_counter_stage3_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.664     2.590    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     2.731 r  riscv_steel_core_instance/program_counter_reg[26]/Q
                         net (fo=3, routed)           0.068     2.799    riscv_steel_core_instance/program_counter_reg[31]_0[17]
    SLICE_X7Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/C
                         clock pessimism             -0.855     2.590    
    SLICE_X7Y122         FDRE (Hold_fdre_C_D)         0.075     2.665    riscv_steel_core_instance/program_counter_stage3_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y19   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y106  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port1_rw_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port1_rw_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y113  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y113  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116   memory_mapper_instance/prev_bus_data_rw_address_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116   memory_mapper_instance/prev_bus_data_rw_address_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y114  memory_mapper_instance/prev_bus_data_rw_address_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y114  memory_mapper_instance/prev_bus_data_rw_address_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port1_rw_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y106  dual_port_ram_instance/port1_rw_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y113  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y113  memory_mapper_instance/prev_bus_data_rw_address_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116   memory_mapper_instance/prev_bus_data_rw_address_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y116   memory_mapper_instance/prev_bus_data_rw_address_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y114  memory_mapper_instance/prev_bus_data_rw_address_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y114  memory_mapper_instance/prev_bus_data_rw_address_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 4.039ns (63.690%)  route 2.303ns (36.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.742     8.148    uart_instance/internal_clock_BUFG
    SLICE_X10Y101        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.518     8.666 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.303    10.968    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.490 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.490    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.386ns (68.386%)  route 0.641ns (31.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.647     2.573    uart_instance/internal_clock_BUFG
    SLICE_X10Y101        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.164     2.737 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.641     3.378    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.600 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.600    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1907 Endpoints
Min Delay          1907 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[29][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.947ns  (logic 1.467ns (11.329%)  route 11.481ns (88.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.481    12.947    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.609     7.539    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[29][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[31][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.943ns  (logic 1.467ns (11.333%)  route 11.476ns (88.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.476    12.943    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[31][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.609     7.539    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[31][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.827ns  (logic 2.514ns (19.599%)  route 10.313ns (80.401%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        6.088     7.555    riscv_steel_core_instance/reset_IBUF
    SLICE_X18Y110        LUT4 (Prop_lut4_I3_O)        0.152     7.707 f  riscv_steel_core_instance/prev_rw_address[6]_i_1/O
                         net (fo=2, routed)           1.213     8.920    riscv_steel_core_instance/prev_rw_address[6]_i_1_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    10.021    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    10.140 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    10.875    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    11.207 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    11.973    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    12.091 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    12.827    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442     7.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.827ns  (logic 2.514ns (19.599%)  route 10.313ns (80.401%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        6.088     7.555    riscv_steel_core_instance/reset_IBUF
    SLICE_X18Y110        LUT4 (Prop_lut4_I3_O)        0.152     7.707 f  riscv_steel_core_instance/prev_rw_address[6]_i_1/O
                         net (fo=2, routed)           1.213     8.920    riscv_steel_core_instance/prev_rw_address[6]_i_1_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    10.021    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    10.140 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    10.875    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    11.207 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    11.973    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    12.091 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    12.827    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442     7.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.827ns  (logic 2.514ns (19.599%)  route 10.313ns (80.401%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        6.088     7.555    riscv_steel_core_instance/reset_IBUF
    SLICE_X18Y110        LUT4 (Prop_lut4_I3_O)        0.152     7.707 f  riscv_steel_core_instance/prev_rw_address[6]_i_1/O
                         net (fo=2, routed)           1.213     8.920    riscv_steel_core_instance/prev_rw_address[6]_i_1_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    10.021    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    10.140 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    10.875    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    11.207 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    11.973    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    12.091 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    12.827    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442     7.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.827ns  (logic 2.514ns (19.599%)  route 10.313ns (80.401%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        7.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.372ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        6.088     7.555    riscv_steel_core_instance/reset_IBUF
    SLICE_X18Y110        LUT4 (Prop_lut4_I3_O)        0.152     7.707 f  riscv_steel_core_instance/prev_rw_address[6]_i_1/O
                         net (fo=2, routed)           1.213     8.920    riscv_steel_core_instance/prev_rw_address[6]_i_1_n_0
    SLICE_X11Y109        LUT6 (Prop_lut6_I2_O)        0.326     9.246 f  riscv_steel_core_instance/uart_rdata[7]_i_7/O
                         net (fo=2, routed)           0.774    10.021    riscv_steel_core_instance/uart_rdata[7]_i_7_n_0
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.119    10.140 f  riscv_steel_core_instance/tx_bit_counter[3]_i_6/O
                         net (fo=2, routed)           0.735    10.875    riscv_steel_core_instance/tx_bit_counter[3]_i_6_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.332    11.207 r  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.766    11.973    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X11Y102        LUT3 (Prop_lut3_I1_O)        0.118    12.091 r  uart_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.735    12.827    uart_instance/tx_register
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.442     7.372    uart_instance/internal_clock_BUFG
    SLICE_X11Y98         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[30][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.792ns  (logic 1.467ns (11.467%)  route 11.325ns (88.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.325    12.792    riscv_steel_core_instance/reset_IBUF
    SLICE_X40Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.610     7.540    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X40Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[30][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[26][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.789ns  (logic 1.467ns (11.470%)  route 11.322ns (88.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.322    12.789    riscv_steel_core_instance/reset_IBUF
    SLICE_X38Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[26][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.609     7.539    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X38Y101        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[26][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[16][1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.787ns  (logic 1.467ns (11.472%)  route 11.320ns (88.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.320    12.787    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[16][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.609     7.539    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[16][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[16][2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.787ns  (logic 1.467ns (11.472%)  route 11.320ns (88.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1698, routed)       11.320    12.787    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[16][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        1.609     7.539    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y102        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[16][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.235ns (28.465%)  route 0.590ns (71.535%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.590     0.825    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.934     3.443    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.235ns (26.059%)  route 0.666ns (73.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.666     0.901    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.932     3.441    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.235ns (25.970%)  route 0.669ns (74.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.669     0.904    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.932     3.441    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.235ns (25.537%)  route 0.685ns (74.463%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.685     0.919    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.235ns (24.399%)  route 0.728ns (75.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.728     0.962    riscv_steel_core_instance/reset_IBUF
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y123         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.235ns (24.399%)  route 0.728ns (75.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.728     0.962    riscv_steel_core_instance/reset_IBUF
    SLICE_X6Y123         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X6Y123         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.235ns (24.237%)  route 0.734ns (75.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.734     0.969    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.235ns (24.237%)  route 0.734ns (75.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.734     0.969    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y120         FDRE                                         r  riscv_steel_core_instance/mepc_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.235ns (24.128%)  route 0.738ns (75.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.738     0.973    riscv_steel_core_instance/reset_IBUF
    SLICE_X0Y120         FDRE                                         r  riscv_steel_core_instance/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X0Y120         FDRE                                         r  riscv_steel_core_instance/current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/current_state_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.235ns (24.128%)  route 0.738ns (75.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1698, routed)        0.738     0.973    riscv_steel_core_instance/reset_IBUF
    SLICE_X0Y120         FDRE                                         r  riscv_steel_core_instance/current_state_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1706, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X0Y120         FDRE                                         r  riscv_steel_core_instance/current_state_reg[2]_rep/C





