INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/show_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/num2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/disp_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_num
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/format_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module format_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/countdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countdown
WARNING: [VRFC 10-1315] redeclaration of ansi port w1 is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/countdown.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-1315] redeclaration of ansi port mode_state is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:62]
WARNING: [VRFC 10-1315] redeclaration of ansi port work_state is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:67]
WARNING: [VRFC 10-1315] redeclaration of ansi port recount is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port hold is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:72]
WARNING: [VRFC 10-1315] redeclaration of ansi port num1 is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:73]
WARNING: [VRFC 10-1315] redeclaration of ansi port time_up is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:74]
WARNING: [VRFC 10-1315] redeclaration of ansi port weight is not allowed [D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/main.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sources_1/new/sel_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sim_1/new/countdown_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countdown_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.srcs/sim_1/new/main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/washing_machine/washing_machine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
