<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>2.790</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>2.790</CP_FINAL>
  <CP_ROUTE>2.790</CP_ROUTE>
  <CP_SYNTH>1.860</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>7.210</SLACK_FINAL>
  <SLACK_ROUTE>7.210</SLACK_ROUTE>
  <SLACK_SYNTH>8.140</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>7.210</WNS_FINAL>
  <WNS_ROUTE>7.210</WNS_ROUTE>
  <WNS_SYNTH>8.140</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>41</CLB>
    <DSP>3</DSP>
    <FF>145</FF>
    <LATCH>0</LATCH>
    <LUT>206</LUT>
    <SRL>2</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>14640</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fir" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="4">fir_io_s_axi_U grp_fir_Pipeline_loop_fu_80 mac_muladd_16s_10s_31s_31_4_1_U8 shift_reg_U</SubModules>
    <Resources DSP="3" FF="145" LUT="206" LUTRAM="48" LogicLUT="156" SRL="2"/>
    <LocalResources DSP="1" FF="23"/>
  </RtlModule>
  <RtlModule CELL="inst/fir_io_s_axi_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_io_s_axi">
    <Resources FF="70" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_Pipeline_loop">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_37s_37_4_1_U1</SubModules>
    <Resources DSP="1" FF="20" LUT="65" LogicLUT="63" SRL="2"/>
    <LocalResources FF="18" LUT="9" LogicLUT="7" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="56" LogicLUT="56"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_mac_muladd_16s_16s_37s_37_4_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_16s_10s_31s_31_4_1_U8" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mac_muladd_16s_10s_31s_31_4_1">
    <Resources DSP="1" FF="16"/>
  </RtlModule>
  <RtlModule CELL="inst/shift_reg_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_shift_reg_RAM_AUTO_1R1W">
    <Resources FF="16" LUT="89" LUTRAM="48" LogicLUT="41"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.460" DATAPATH_LOGIC_DELAY="0.648" DATAPATH_NET_DELAY="1.812" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[4]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.210" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__7/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/q1[4]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.445" DATAPATH_LOGIC_DELAY="0.555" DATAPATH_NET_DELAY="1.890" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[12]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.230" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__24/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/q1[12]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.435" DATAPATH_LOGIC_DELAY="0.589" DATAPATH_NET_DELAY="1.846" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[10]" LOGIC_LEVELS="3" MAX_FANOUT="53" SLACK="7.240" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/q1[10]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.421" DATAPATH_LOGIC_DELAY="0.669" DATAPATH_NET_DELAY="1.752" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[5]" LOGIC_LEVELS="3" MAX_FANOUT="84" SLACK="7.253" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80_ap_start_reg_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir.v" LINE_NUMBER="239"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_8" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_0_15_0_0__9/DP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1D" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/q1[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.392" DATAPATH_LOGIC_DELAY="0.572" DATAPATH_NET_DELAY="1.820" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/B[6]" LOGIC_LEVELS="3" MAX_FANOUT="53" SLACK="7.282" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" FILE_NAME="fir_flow_control_loop_pipe_sequential_init.v" LINE_NUMBER="70"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_55" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U/i2_fu_38[5]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/q1[6]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1/fir_mac_muladd_16s_16s_37s_37_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/fir_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/fir_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
