\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields}{}\section{\+\_\+hw\+\_\+i2c\+\_\+smb\+:\+:\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields Struct Reference}
\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields}\index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_ae608ae9015771af032c78fb73af5180a}{S\+H\+T\+F2\+IE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a01486147e051c2ce48bd12a1db4e4066}{S\+H\+T\+F2}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a7eb30cddb7302ce66ca962b1bfb89623}{S\+H\+T\+F1}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a42607d426272eea995b551d134f3898b}{S\+L\+TF}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a8d6f6dab58b178196790e44adcc9064e}{T\+C\+K\+S\+EL}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a89449ab591ad157908dcc9690887be31}{S\+I\+I\+C\+A\+EN}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a727ac812afacb472f328a0ab9ec16d49}{A\+L\+E\+R\+T\+EN}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a605d497582411989378ff7db887bd222}{F\+A\+CK}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!A\+L\+E\+R\+T\+EN@{A\+L\+E\+R\+T\+EN}}
\index{A\+L\+E\+R\+T\+EN@{A\+L\+E\+R\+T\+EN}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{A\+L\+E\+R\+T\+EN}{ALERTEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+A\+L\+E\+R\+T\+EN}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a727ac812afacb472f328a0ab9ec16d49}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a727ac812afacb472f328a0ab9ec16d49}
\mbox{[}6\mbox{]} S\+M\+Bus Alert Response Address Enable \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!F\+A\+CK@{F\+A\+CK}}
\index{F\+A\+CK@{F\+A\+CK}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{F\+A\+CK}{FACK}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+F\+A\+CK}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a605d497582411989378ff7db887bd222}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a605d497582411989378ff7db887bd222}
\mbox{[}7\mbox{]} Fast N\+A\+C\+K/\+A\+CK Enable \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!S\+H\+T\+F1@{S\+H\+T\+F1}}
\index{S\+H\+T\+F1@{S\+H\+T\+F1}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+H\+T\+F1}{SHTF1}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+S\+H\+T\+F1}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a7eb30cddb7302ce66ca962b1bfb89623}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a7eb30cddb7302ce66ca962b1bfb89623}
\mbox{[}2\mbox{]} S\+CL High Timeout Flag 1 \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!S\+H\+T\+F2@{S\+H\+T\+F2}}
\index{S\+H\+T\+F2@{S\+H\+T\+F2}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+H\+T\+F2}{SHTF2}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+S\+H\+T\+F2}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a01486147e051c2ce48bd12a1db4e4066}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a01486147e051c2ce48bd12a1db4e4066}
\mbox{[}1\mbox{]} S\+CL High Timeout Flag 2 \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!S\+H\+T\+F2\+IE@{S\+H\+T\+F2\+IE}}
\index{S\+H\+T\+F2\+IE@{S\+H\+T\+F2\+IE}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+H\+T\+F2\+IE}{SHTF2IE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+S\+H\+T\+F2\+IE}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_ae608ae9015771af032c78fb73af5180a}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_ae608ae9015771af032c78fb73af5180a}
\mbox{[}0\mbox{]} S\+H\+T\+F2 Interrupt Enable \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!S\+I\+I\+C\+A\+EN@{S\+I\+I\+C\+A\+EN}}
\index{S\+I\+I\+C\+A\+EN@{S\+I\+I\+C\+A\+EN}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+I\+I\+C\+A\+EN}{SIICAEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+S\+I\+I\+C\+A\+EN}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a89449ab591ad157908dcc9690887be31}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a89449ab591ad157908dcc9690887be31}
\mbox{[}5\mbox{]} Second I2C Address Enable \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!S\+L\+TF@{S\+L\+TF}}
\index{S\+L\+TF@{S\+L\+TF}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+L\+TF}{SLTF}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+S\+L\+TF}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a42607d426272eea995b551d134f3898b}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a42607d426272eea995b551d134f3898b}
\mbox{[}3\mbox{]} S\+CL Low Timeout Flag \index{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}!T\+C\+K\+S\+EL@{T\+C\+K\+S\+EL}}
\index{T\+C\+K\+S\+EL@{T\+C\+K\+S\+EL}!\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields@{\+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+C\+K\+S\+EL}{TCKSEL}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+i2c\+\_\+smb\+::\+\_\+hw\+\_\+i2c\+\_\+smb\+\_\+bitfields\+::\+T\+C\+K\+S\+EL}\hypertarget{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a8d6f6dab58b178196790e44adcc9064e}{}\label{struct__hw__i2c__smb_1_1__hw__i2c__smb__bitfields_a8d6f6dab58b178196790e44adcc9064e}
\mbox{[}4\mbox{]} Timeout Counter Clock Select 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
