{"vcs1":{"timestamp_begin":1739359849.479222940, "rt":0.24, "ut":0.12, "st":0.09}}
{"vcselab":{"timestamp_begin":1739359849.798383844, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739359850.115451423, "rt":0.16, "ut":0.08, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739359849.253799706}
{"VCS_COMP_START_TIME": 1739359849.253799706}
{"VCS_COMP_END_TIME": 1739359850.340477261}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265556}}
{"vcselab": {"peak_mem": 150352}}
