vhdl work "E:\studia\UCISW2\typing_test_v2\state_machine.vhd"
vhdl work "E:\studia\UCISW2\typing_test_v2\Test_KbdVGA.vhf"
