{
  "design": {
    "design_info": {
      "boundary_crc": "0xE0D77747D0B14977",
      "device": "xc7a100tcsg324-1",
      "name": "fft_mag",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.2",
      "validated": "true"
    },
    "design_tree": {
      "axis_register_slice_2": "",
      "c_addsub_0": "",
      "cordic_0": "",
      "mult_gen_0": "",
      "mult_gen_1": "",
      "xfft_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "interface_ports": {
      "frame": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_mag_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "104000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "magnitude": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "fft_mag_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "104000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 17} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 12} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 12} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 12}",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "3",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "12",
            "value_src": "auto_prop"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "frame:magnitude",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "fft_mag_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "104000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "event_tlast_missing": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "scaling": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortType": {
            "value": "data",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "axis_register_slice_2": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "fft_mag_axis_register_slice_2_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "12"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "fft_mag_c_addsub_0_0",
        "parameters": {
          "Latency": {
            "value": "0"
          }
        }
      },
      "cordic_0": {
        "vlnv": "xilinx.com:ip:cordic:6.0",
        "xci_name": "fft_mag_cordic_0_0",
        "parameters": {
          "Coarse_Rotation": {
            "value": "false"
          },
          "Data_Format": {
            "value": "UnsignedInteger"
          },
          "Functional_Selection": {
            "value": "Square_Root"
          },
          "Input_Width": {
            "value": "32"
          },
          "Output_Width": {
            "value": "17"
          },
          "Round_Mode": {
            "value": "Nearest_Even"
          },
          "cartesian_has_tlast": {
            "value": "true"
          },
          "cartesian_has_tuser": {
            "value": "true"
          },
          "cartesian_tuser_width": {
            "value": "12"
          },
          "out_tlast_behv": {
            "value": "Pass_Cartesian_TLAST"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "fft_mag_mult_gen_0_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OptGoal": {
            "value": "Speed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "fft_mag_mult_gen_1_0",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "false"
          }
        }
      },
      "xfft_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "xci_name": "fft_mag_xfft_0_0",
        "parameters": {
          "butterfly_type": {
            "value": "use_luts"
          },
          "complex_mult_type": {
            "value": "use_mults_resources"
          },
          "implementation_options": {
            "value": "pipelined_streaming_io"
          },
          "number_of_stages_using_block_ram_for_data_and_phase_factors": {
            "value": "5"
          },
          "phase_factor_width": {
            "value": "16"
          },
          "rounding_modes": {
            "value": "convergent_rounding"
          },
          "scaling_options": {
            "value": "scaled"
          },
          "target_clock_frequency": {
            "value": "104"
          },
          "transform_length": {
            "value": "4096"
          },
          "xk_index": {
            "value": "true"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "fft_mag_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "fft_mag_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "fft_mag_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "fft_mag_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "fft_mag_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "fft_mag_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "16"
          },
          "DIN_WIDTH": {
            "value": "32"
          },
          "DOUT_WIDTH": {
            "value": "16"
          }
        }
      }
    },
    "interface_nets": {
      "cordic_0_M_AXIS_DOUT": {
        "interface_ports": [
          "magnitude",
          "cordic_0/M_AXIS_DOUT"
        ]
      },
      "xfft_0_M_AXIS_DATA": {
        "interface_ports": [
          "axis_register_slice_2/S_AXIS",
          "xfft_0/M_AXIS_DATA"
        ]
      },
      "S_AXIS_DATA_1": {
        "interface_ports": [
          "frame",
          "xfft_0/S_AXIS_DATA"
        ]
      }
    },
    "nets": {
      "axis_register_slice_2_m_axis_tlast": {
        "ports": [
          "axis_register_slice_2/m_axis_tlast",
          "cordic_0/s_axis_cartesian_tlast"
        ]
      },
      "axis_register_slice_2_m_axis_tuser": {
        "ports": [
          "axis_register_slice_2/m_axis_tuser",
          "cordic_0/s_axis_cartesian_tuser"
        ]
      },
      "axis_register_slice_2_m_axis_tvalid": {
        "ports": [
          "axis_register_slice_2/m_axis_tvalid",
          "cordic_0/s_axis_cartesian_tvalid"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "cordic_0/s_axis_cartesian_tdata"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "axis_register_slice_2/aclk",
          "cordic_0/aclk",
          "mult_gen_0/CLK",
          "mult_gen_1/CLK",
          "xfft_0/aclk"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "c_addsub_0/A"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "c_addsub_0/B"
        ]
      },
      "scaling_1": {
        "ports": [
          "scaling",
          "xlconcat_0/In1"
        ]
      },
      "xfft_0_event_tlast_missing": {
        "ports": [
          "xfft_0/event_tlast_missing",
          "event_tlast_missing"
        ]
      },
      "xfft_0_m_axis_data_tdata": {
        "ports": [
          "xfft_0/m_axis_data_tdata",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "xfft_0/s_axis_config_tdata"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axis_register_slice_2/aresetn"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xfft_0/m_axis_data_tready",
          "xfft_0/s_axis_config_tvalid",
          "xlconcat_0/In2"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In0"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "mult_gen_0/A",
          "mult_gen_0/B"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "mult_gen_1/A",
          "mult_gen_1/B"
        ]
      }
    }
  }
}