<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\HourTimer\impl\gwsynthesis\HourTimer.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>Q:\Digital_IC_Design\VDHL_Experiment_Design_Course\HourTimer\src\HourTimer.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun 12 18:20:34 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>196</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>83</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>400.000</td>
<td>2.500
<td>0.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000.000</td>
<td>0.500
<td>0.000</td>
<td>1000.000</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT</td>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50000.000</td>
<td>0.020
<td>0.000</td>
<td>25000.000</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250000.000</td>
<td>0.004
<td>0.000</td>
<td>125000.000</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2000000.000</td>
<td>0.001
<td>0.000</td>
<td>1000000.000</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT</td>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>0.001(MHz)</td>
<td>80.000(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/osc_source/osc_inst/OSCOUT.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_3/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv5_4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>12.042</td>
</tr>
<tr>
<td>2</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>12.213</td>
</tr>
<tr>
<td>3</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.877</td>
</tr>
<tr>
<td>4</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.877</td>
</tr>
<tr>
<td>5</td>
<td>1999987.750</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.877</td>
</tr>
<tr>
<td>6</td>
<td>1999988.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.962</td>
</tr>
<tr>
<td>7</td>
<td>1999988.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.625</td>
</tr>
<tr>
<td>8</td>
<td>1999988.125</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.625</td>
</tr>
<tr>
<td>9</td>
<td>1999988.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.608</td>
</tr>
<tr>
<td>10</td>
<td>1999988.000</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.608</td>
</tr>
<tr>
<td>11</td>
<td>1999988.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.486</td>
</tr>
<tr>
<td>12</td>
<td>1999988.250</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.482</td>
</tr>
<tr>
<td>13</td>
<td>1999988.500</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.231</td>
</tr>
<tr>
<td>14</td>
<td>1999988.500</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_0_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.568</td>
</tr>
<tr>
<td>15</td>
<td>1999988.500</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.568</td>
</tr>
<tr>
<td>16</td>
<td>1999988.625</td>
<td>pulsenarrower_inst_down/state_narrow_s0/Q</td>
<td>hourtimer_inst/second_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>11.050</td>
</tr>
<tr>
<td>17</td>
<td>1999991.250</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.648</td>
</tr>
<tr>
<td>18</td>
<td>1999991.375</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.604</td>
</tr>
<tr>
<td>19</td>
<td>1999991.375</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/minute_reg_4_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.604</td>
</tr>
<tr>
<td>20</td>
<td>1999991.375</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/minute_reg_5_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>8.604</td>
</tr>
<tr>
<td>21</td>
<td>1999993.500</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/second_reg_2_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>6.417</td>
</tr>
<tr>
<td>22</td>
<td>1999993.875</td>
<td>enable_1hz_inst/curr_state_1_s0/Q</td>
<td>enable_1hz_inst/curr_state_8_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>5.787</td>
</tr>
<tr>
<td>23</td>
<td>1999993.875</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/second_reg_5_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>6.089</td>
</tr>
<tr>
<td>24</td>
<td>1999993.875</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/second_reg_3_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>6.089</td>
</tr>
<tr>
<td>25</td>
<td>1999993.875</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>hourtimer_inst/second_reg_4_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2000000.000</td>
<td>0.000</td>
<td>6.089</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>enable_1hz_inst/curr_state_8_s0/Q</td>
<td>enable_1hz_inst/curr_state_8_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>enable_1hz_inst/curr_state_4_s0/Q</td>
<td>enable_1hz_inst/curr_state_4_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>enable_1hz_inst/curr_state_3_s0/Q</td>
<td>enable_1hz_inst/curr_state_3_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>enable_1hz_inst/curr_state_7_s0/Q</td>
<td>enable_1hz_inst/curr_state_7_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.711</td>
<td>hourtimer_inst/minute_reg_2_s1/Q</td>
<td>hourtimer_inst/minute_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>hourtimer_inst/minute_reg_0_s1/Q</td>
<td>hourtimer_inst/minute_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>8</td>
<td>0.712</td>
<td>hourtimer_inst/minute_reg_1_s1/Q</td>
<td>hourtimer_inst/minute_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>9</td>
<td>0.712</td>
<td>enable_1hz_inst/curr_state_0_s0/Q</td>
<td>enable_1hz_inst/curr_state_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>10</td>
<td>0.712</td>
<td>dot_counter_reg_1_s1/Q</td>
<td>dot_counter_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>11</td>
<td>0.714</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>12</td>
<td>0.714</td>
<td>hourtimer_inst/second_reg_1_s1/Q</td>
<td>hourtimer_inst/second_reg_1_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>13</td>
<td>0.714</td>
<td>hourtimer_inst/second_reg_2_s1/Q</td>
<td>hourtimer_inst/second_reg_2_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>14</td>
<td>0.895</td>
<td>enable_1hz_inst/curr_state_1_s0/Q</td>
<td>enable_1hz_inst/curr_state_1_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>15</td>
<td>0.896</td>
<td>hourtimer_inst/second_reg_5_s1/Q</td>
<td>hourtimer_inst/second_reg_5_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.896</td>
</tr>
<tr>
<td>16</td>
<td>0.899</td>
<td>hourtimer_inst/second_reg_0_s1/Q</td>
<td>hourtimer_inst/second_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.899</td>
</tr>
<tr>
<td>17</td>
<td>0.943</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>enable_1hz_inst/curr_state_6_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>18</td>
<td>0.946</td>
<td>enable_1hz_inst/curr_state_1_s0/Q</td>
<td>enable_1hz_inst/curr_state_2_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.946</td>
</tr>
<tr>
<td>19</td>
<td>1.061</td>
<td>enable_1hz_inst/curr_state_5_s0/Q</td>
<td>enable_1hz_inst/curr_state_5_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>20</td>
<td>1.063</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>21</td>
<td>1.063</td>
<td>hourtimer_inst/second_reg_4_s1/Q</td>
<td>hourtimer_inst/second_reg_4_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.063</td>
</tr>
<tr>
<td>22</td>
<td>1.066</td>
<td>dot_counter_reg_0_s1/Q</td>
<td>dot_counter_reg_0_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>23</td>
<td>1.354</td>
<td>hourtimer_inst/second_reg_2_s1/Q</td>
<td>hourtimer_inst/second_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.354</td>
</tr>
<tr>
<td>24</td>
<td>1.675</td>
<td>hourtimer_inst/minute_reg_3_s1/Q</td>
<td>hourtimer_inst/minute_reg_3_s1/D</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.675</td>
</tr>
<tr>
<td>25</td>
<td>1.803</td>
<td>dot_counter_reg_1_s1/Q</td>
<td>hourtimer_inst/second_reg_1_s1/CE</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.818</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>dot_counter_reg_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td>6</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>999998.688</td>
<td>999999.938</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>12.031</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_next_0_s1/I1</td>
</tr>
<tr>
<td>12.833</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_0_s1/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.640, 46.835%; route: 5.944, 49.359%; tC2Q: 0.458, 3.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td>hourtimer_inst/minute_reg_0_s5/I2</td>
</tr>
<tr>
<td>12.667</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_0_s5/F</td>
</tr>
<tr>
<td>13.004</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.463, 44.730%; route: 6.292, 51.518%; tC2Q: 0.458, 3.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_next_3_s0/I0</td>
</tr>
<tr>
<td>12.667</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s0/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.463, 45.996%; route: 5.956, 50.145%; tC2Q: 0.458, 3.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>hourtimer_inst/minute_next_4_s0/I0</td>
</tr>
<tr>
<td>12.667</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s0/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.463, 45.996%; route: 5.956, 50.145%; tC2Q: 0.458, 3.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999987.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>hourtimer_inst/minute_next_5_s0/I0</td>
</tr>
<tr>
<td>12.667</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s0/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>hourtimer_inst/minute_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.463, 45.996%; route: 5.956, 50.145%; tC2Q: 0.458, 3.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.614</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td>hourtimer_inst/minute_reg_1_s7/I0</td>
</tr>
<tr>
<td>12.416</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s7/F</td>
</tr>
<tr>
<td>12.752</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.640, 47.151%; route: 5.863, 49.017%; tC2Q: 0.458, 3.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.614</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_next_1_s1/I3</td>
</tr>
<tr>
<td>12.416</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_1_s1/F</td>
</tr>
<tr>
<td>12.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.640, 48.515%; route: 5.527, 47.543%; tC2Q: 0.458, 3.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.340</td>
<td>3.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[2][B]</td>
<td>hourtimer_inst/second_reg_0_s6/I1</td>
</tr>
<tr>
<td>5.401</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C18[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s6/F</td>
</tr>
<tr>
<td>6.200</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][B]</td>
<td>hourtimer_inst/minute_reg_1_s6/I0</td>
</tr>
<tr>
<td>6.826</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C18[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_1_s6/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>hourtimer_inst/minute_next_4_s1/I2</td>
</tr>
<tr>
<td>8.734</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_4_s1/F</td>
</tr>
<tr>
<td>9.550</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>hourtimer_inst/minute_next_5_s4/I2</td>
</tr>
<tr>
<td>10.576</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s4/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][A]</td>
<td>hourtimer_inst/minute_next_5_s1/I0</td>
</tr>
<tr>
<td>11.604</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R15C18[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_5_s1/F</td>
</tr>
<tr>
<td>11.614</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_next_2_s0/I3</td>
</tr>
<tr>
<td>12.416</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_2_s0/F</td>
</tr>
<tr>
<td>12.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.640, 48.515%; route: 5.527, 47.543%; tC2Q: 0.458, 3.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.788</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/n243_s1/I0</td>
</tr>
<tr>
<td>12.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n243_s1/F</td>
</tr>
<tr>
<td>12.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.652, 40.077%; route: 6.497, 55.975%; tC2Q: 0.458, 3.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.788</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/n242_s3/I3</td>
</tr>
<tr>
<td>12.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s3/F</td>
</tr>
<tr>
<td>12.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.652, 40.077%; route: 6.497, 55.975%; tC2Q: 0.458, 3.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/n238_s0/I3</td>
</tr>
<tr>
<td>12.277</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s0/F</td>
</tr>
<tr>
<td>12.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.613, 40.161%; route: 6.415, 55.849%; tC2Q: 0.458, 3.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.212</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/n241_s0/I2</td>
</tr>
<tr>
<td>12.273</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s0/F</td>
</tr>
<tr>
<td>12.273</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.613, 40.174%; route: 6.411, 55.834%; tC2Q: 0.458, 3.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/n240_s0/I1</td>
</tr>
<tr>
<td>12.022</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s0/F</td>
</tr>
<tr>
<td>12.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.354, 38.766%; route: 6.419, 57.153%; tC2Q: 0.458, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td>hourtimer_inst/second_reg_0_s5/I2</td>
</tr>
<tr>
<td>12.022</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_0_s5/F</td>
</tr>
<tr>
<td>12.358</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.354, 37.639%; route: 6.755, 58.398%; tC2Q: 0.458, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.220</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>hourtimer_inst/second_reg_1_s7/I2</td>
</tr>
<tr>
<td>12.022</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>12.358</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.354, 37.639%; route: 6.755, 58.398%; tC2Q: 0.458, 3.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999988.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>pulsenarrower_inst_down/state_narrow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT2[A]</td>
<td>pulsenarrower_inst_down/state_narrow_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>IOT2[A]</td>
<td style=" font-weight:bold;">pulsenarrower_inst_down/state_narrow_s0/Q</td>
</tr>
<tr>
<td>4.335</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>hourtimer_inst/n238_s11/I1</td>
</tr>
<tr>
<td>5.434</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s11/F</td>
</tr>
<tr>
<td>6.759</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>hourtimer_inst/n240_s5/I3</td>
</tr>
<tr>
<td>7.561</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s5/F</td>
</tr>
<tr>
<td>8.348</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][A]</td>
<td>hourtimer_inst/n240_s1/I1</td>
</tr>
<tr>
<td>9.374</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s1/F</td>
</tr>
<tr>
<td>10.162</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[1][B]</td>
<td>hourtimer_inst/n238_s3/I1</td>
</tr>
<tr>
<td>10.787</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R14C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s3/F</td>
</tr>
<tr>
<td>11.216</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/n239_s0/I3</td>
</tr>
<tr>
<td>11.841</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n239_s0/F</td>
</tr>
<tr>
<td>11.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.177, 37.800%; route: 6.415, 58.053%; tC2Q: 0.458, 4.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>hourtimer_inst/n238_s9/I3</td>
</tr>
<tr>
<td>6.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s9/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>hourtimer_inst/n240_s3/I3</td>
</tr>
<tr>
<td>7.834</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s3/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s3/I0</td>
</tr>
<tr>
<td>8.646</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.439</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 54.623%; route: 3.466, 40.077%; tC2Q: 0.458, 5.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>hourtimer_inst/n238_s9/I3</td>
</tr>
<tr>
<td>6.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s9/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>hourtimer_inst/n240_s3/I3</td>
</tr>
<tr>
<td>7.834</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s3/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s3/I0</td>
</tr>
<tr>
<td>8.646</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 54.908%; route: 3.421, 39.765%; tC2Q: 0.458, 5.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>hourtimer_inst/n238_s9/I3</td>
</tr>
<tr>
<td>6.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s9/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>hourtimer_inst/n240_s3/I3</td>
</tr>
<tr>
<td>7.834</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s3/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s3/I0</td>
</tr>
<tr>
<td>8.646</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>hourtimer_inst/minute_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][B]</td>
<td>hourtimer_inst/minute_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 54.908%; route: 3.421, 39.765%; tC2Q: 0.458, 5.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999991.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>hourtimer_inst/n238_s9/I3</td>
</tr>
<tr>
<td>6.377</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s9/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>hourtimer_inst/n240_s3/I3</td>
</tr>
<tr>
<td>7.834</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s3/F</td>
</tr>
<tr>
<td>7.844</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>hourtimer_inst/minute_reg_5_s3/I0</td>
</tr>
<tr>
<td>8.646</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_reg_5_s3/F</td>
</tr>
<tr>
<td>9.394</td>
<td>0.748</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>hourtimer_inst/minute_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>hourtimer_inst/minute_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.724, 54.908%; route: 3.421, 39.765%; tC2Q: 0.458, 5.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999993.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>7.207</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 46.752%; route: 2.959, 46.106%; tC2Q: 0.458, 7.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999993.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>2.109</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][B]</td>
<td>enable_1hz_inst/next_state_3_s2/I1</td>
</tr>
<tr>
<td>3.208</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[2][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_3_s2/F</td>
</tr>
<tr>
<td>3.224</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>enable_1hz_inst/next_state_5_s2/I2</td>
</tr>
<tr>
<td>4.250</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_5_s2/F</td>
</tr>
<tr>
<td>4.256</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>enable_1hz_inst/next_state_7_s2/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_7_s2/F</td>
</tr>
<tr>
<td>5.479</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/next_state_8_s1/I1</td>
</tr>
<tr>
<td>6.578</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_8_s1/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>2000000.375</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 69.564%; route: 1.303, 22.516%; tC2Q: 0.458, 7.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999993.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>6.879</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 49.272%; route: 2.630, 43.200%; tC2Q: 0.458, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999993.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>6.879</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 49.272%; route: 2.630, 43.200%; tC2Q: 0.458, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1999993.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2000000.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td>hourtimer_inst/second_reg_4_s5/I2</td>
</tr>
<tr>
<td>2.687</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s5/F</td>
</tr>
<tr>
<td>2.692</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>hourtimer_inst/second_reg_4_s4/I0</td>
</tr>
<tr>
<td>3.791</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s4/F</td>
</tr>
<tr>
<td>5.278</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>hourtimer_inst/second_reg_4_s3/I2</td>
</tr>
<tr>
<td>6.080</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_4_s3/F</td>
</tr>
<tr>
<td>6.879</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>2000000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>2000000.750</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2000000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.000, 49.272%; route: 2.630, 43.200%; tC2Q: 0.458, 7.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/next_state_8_s1/I2</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_8_s1/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_8_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][A]</td>
<td>enable_1hz_inst/curr_state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/Q</td>
</tr>
<tr>
<td>1.067</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/next_state_4_s1/I3</td>
</tr>
<tr>
<td>1.439</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_4_s1/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_4_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>enable_1hz_inst/curr_state_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_3_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/next_state_3_s3/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_3_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][A]</td>
<td>enable_1hz_inst/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/next_state_7_s3/I2</td>
</tr>
<tr>
<td>1.440</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_7_s3/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[1][A]</td>
<td>enable_1hz_inst/curr_state_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>controlsevensegmentled_inst/n25_s0/I2</td>
</tr>
<tr>
<td>1.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n25_s0/F</td>
</tr>
<tr>
<td>1.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_next_2_s0/I1</td>
</tr>
<tr>
<td>1.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_2_s0/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>hourtimer_inst/minute_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_next_0_s1/I2</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_0_s1/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>hourtimer_inst/minute_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_next_1_s1/I1</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_1_s1/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[1][A]</td>
<td>hourtimer_inst/minute_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_0_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>enable_1hz_inst/next_state_0_s4/I0</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_0_s4/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>enable_1hz_inst/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot_counter_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot_counter_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>dot_counter_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>n11_s5/I3</td>
</tr>
<tr>
<td>1.444</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">n11_s5/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>dot_counter_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>dot_counter_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>controlsevensegmentled_inst/n26_s0/I1</td>
</tr>
<tr>
<td>1.445</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n26_s0/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/n242_s3/I1</td>
</tr>
<tr>
<td>1.445</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n242_s3/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.445</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/n241_s0/I3</td>
</tr>
<tr>
<td>1.445</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n241_s0/F</td>
</tr>
<tr>
<td>1.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/next_state_1_s1/I2</td>
</tr>
<tr>
<td>1.627</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_1_s1/F</td>
</tr>
<tr>
<td>1.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/n238_s0/I1</td>
</tr>
<tr>
<td>1.628</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n238_s0/F</td>
</tr>
<tr>
<td>1.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>hourtimer_inst/second_reg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.025%; route: 0.007, 0.790%; tC2Q: 0.333, 37.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.074</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/n243_s1/I2</td>
</tr>
<tr>
<td>1.630</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n243_s1/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[2][A]</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.862%; route: 0.009, 1.051%; tC2Q: 0.333, 37.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.302</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/next_state_6_s1/I0</td>
</tr>
<tr>
<td>1.674</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_6_s1/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_6_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>enable_1hz_inst/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C14[2][A]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_1_s0/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/next_state_2_s1/I1</td>
</tr>
<tr>
<td>1.678</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_2_s1/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[1][B]</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.305%; route: 0.241, 25.476%; tC2Q: 0.333, 35.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/next_state_5_s3/I2</td>
</tr>
<tr>
<td>1.792</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" background: #97FFFF;">enable_1hz_inst/next_state_5_s3/F</td>
</tr>
<tr>
<td>1.792</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td style=" font-weight:bold;">enable_1hz_inst/curr_state_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_5_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C14[0][B]</td>
<td>enable_1hz_inst/curr_state_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>controlsevensegmentled_inst/n27_s2/I0</td>
</tr>
<tr>
<td>1.795</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" background: #97FFFF;">controlsevensegmentled_inst/n27_s2/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td style=" font-weight:bold;">controlsevensegmentled_inst/sseg_counter_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][B]</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.094%; route: 0.006, 0.555%; tC2Q: 0.333, 31.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/Q</td>
</tr>
<tr>
<td>1.071</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/n239_s0/I1</td>
</tr>
<tr>
<td>1.795</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n239_s0/F</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>hourtimer_inst/second_reg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.094%; route: 0.006, 0.555%; tC2Q: 0.333, 31.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dot_counter_reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">dot_counter_reg_0_s1/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>n12_s3/I0</td>
</tr>
<tr>
<td>1.797</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">n12_s3/F</td>
</tr>
<tr>
<td>1.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" font-weight:bold;">dot_counter_reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[0][B]</td>
<td>dot_counter_reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 67.943%; route: 0.008, 0.776%; tC2Q: 0.333, 31.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/second_reg_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>hourtimer_inst/second_reg_2_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_2_s1/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>hourtimer_inst/n240_s9/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s9/F</td>
</tr>
<tr>
<td>1.713</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/n240_s0/I2</td>
</tr>
<tr>
<td>2.085</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/n240_s0/F</td>
</tr>
<tr>
<td>2.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][B]</td>
<td>hourtimer_inst/second_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.744, 54.959%; route: 0.276, 20.417%; tC2Q: 0.333, 24.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td>hourtimer_inst/minute_next_3_s2/I3</td>
</tr>
<tr>
<td>1.678</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s2/F</td>
</tr>
<tr>
<td>1.682</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_next_3_s0/I2</td>
</tr>
<tr>
<td>2.406</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" background: #97FFFF;">hourtimer_inst/minute_next_3_s0/F</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/minute_reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>hourtimer_inst/minute_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.096, 65.439%; route: 0.245, 14.658%; tC2Q: 0.333, 19.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>dot_counter_reg_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td>dot_counter_reg_1_s1/CLK</td>
</tr>
<tr>
<td>1.065</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R15C26[0][A]</td>
<td style=" font-weight:bold;">dot_counter_reg_1_s1/Q</td>
</tr>
<tr>
<td>1.928</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>hourtimer_inst/second_reg_1_s7/I0</td>
</tr>
<tr>
<td>2.313</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">hourtimer_inst/second_reg_1_s7/F</td>
</tr>
<tr>
<td>2.549</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td style=" font-weight:bold;">hourtimer_inst/second_reg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>BOTTOMSIDE[0]</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1/CLK</td>
</tr>
<tr>
<td>0.746</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[1][A]</td>
<td>hourtimer_inst/second_reg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.177%; route: 1.100, 60.488%; tC2Q: 0.333, 18.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dot_counter_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>dot_counter_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dot_counter_reg_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>dot_counter_reg_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>dot_counter_reg_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>enable_1hz_inst/curr_state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>enable_1hz_inst/curr_state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hourtimer_inst/second_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>hourtimer_inst/second_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.790</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.750</td>
<td>0.191</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>999998.688</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>999999.938</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000000.563</td>
<td>0.548</td>
<td>tCL</td>
<td>FF</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1000000.813</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000000.500</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>osc_100hz_inst/oscdiv8/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2000000.750</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>controlsevensegmentled_inst/sseg_counter_reg_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>29</td>
<td>clk</td>
<td>1999987.375</td>
<td>0.257</td>
</tr>
<tr>
<td>18</td>
<td>sseg_counter_reg[2]</td>
<td>1999998.500</td>
<td>2.674</td>
</tr>
<tr>
<td>16</td>
<td>sseg_counter_reg[0]</td>
<td>1999997.625</td>
<td>1.851</td>
</tr>
<tr>
<td>16</td>
<td>dot_counter_reg[1]</td>
<td>1999989.125</td>
<td>1.495</td>
</tr>
<tr>
<td>14</td>
<td>sseg_counter_reg[1]</td>
<td>1999997.875</td>
<td>1.490</td>
</tr>
<tr>
<td>14</td>
<td>second[1]</td>
<td>1999992.250</td>
<td>2.012</td>
</tr>
<tr>
<td>13</td>
<td>minute[2]</td>
<td>1999990.750</td>
<td>2.476</td>
</tr>
<tr>
<td>13</td>
<td>minute[1]</td>
<td>1999990.875</td>
<td>2.148</td>
</tr>
<tr>
<td>12</td>
<td>second[2]</td>
<td>1999991.875</td>
<td>1.318</td>
</tr>
<tr>
<td>12</td>
<td>minute[3]</td>
<td>1999992.125</td>
<td>2.294</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C14</td>
<td>68.06%</td>
</tr>
<tr>
<td>R15C17</td>
<td>68.06%</td>
</tr>
<tr>
<td>R14C14</td>
<td>56.94%</td>
</tr>
<tr>
<td>R14C21</td>
<td>55.56%</td>
</tr>
<tr>
<td>R14C27</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C18</td>
<td>50.00%</td>
</tr>
<tr>
<td>R15C26</td>
<td>41.67%</td>
</tr>
<tr>
<td>R15C22</td>
<td>37.50%</td>
</tr>
<tr>
<td>R14C23</td>
<td>34.72%</td>
</tr>
<tr>
<td>R14C18</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
