
F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b24  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08004cc4  08004cc4  00014cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005108  08005108  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005108  08005108  00015108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005110  08005110  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005110  08005110  00015110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005114  08005114  00015114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005118  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006250  20000078  08005190  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200062c8  08005190  000262c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b219  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a7  00000000  00000000  0002b304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b8  00000000  00000000  0002d8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000777  00000000  00000000  0002e268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001661c  00000000  00000000  0002e9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d733  00000000  00000000  00044ffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086557  00000000  00000000  0005272e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002bfc  00000000  00000000  000d8c88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000db884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004cac 	.word	0x08004cac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08004cac 	.word	0x08004cac

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ESP_Init>:
//#define pc_uart &huart2
char buffer[20];

/*****************************************************************************************************************************************/

void ESP_Init(char *SSID, char *PASSWD) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b098      	sub	sp, #96	; 0x60
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	char data[80];
//hàm wait for trả về giá trị 0 nếu có timeout xảy ra nhưng mà while(!0) thì luôn chạy có nghĩa là
//while (!wait_for()); thì nếu gặp timeout thì sẽ làm lại cho đến khi nhận được chuỗi trong waitfor);
//	Ringbuf_init();
//vì lí do nào đó thêm pc uart vô thì inialized lâu
	Uart_sendstring("AT+RST\r\n", wifi_uart);
 80005b6:	4929      	ldr	r1, [pc, #164]	; (800065c <ESP_Init+0xb0>)
 80005b8:	4829      	ldr	r0, [pc, #164]	; (8000660 <ESP_Init+0xb4>)
 80005ba:	f000 fc0b 	bl	8000dd4 <Uart_sendstring>

	for (int i = 0; i < 5; i++) {
 80005be:	2300      	movs	r3, #0
 80005c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80005c2:	e00c      	b.n	80005de <ESP_Init+0x32>
		for (int j = 0; j < 1160 * 1000; j++)
 80005c4:	2300      	movs	r3, #0
 80005c6:	65bb      	str	r3, [r7, #88]	; 0x58
 80005c8:	e002      	b.n	80005d0 <ESP_Init+0x24>
 80005ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80005cc:	3301      	adds	r3, #1
 80005ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80005d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80005d2:	4a24      	ldr	r2, [pc, #144]	; (8000664 <ESP_Init+0xb8>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	dbf8      	blt.n	80005ca <ESP_Init+0x1e>
	for (int i = 0; i < 5; i++) {
 80005d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80005da:	3301      	adds	r3, #1
 80005dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80005de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80005e0:	2b04      	cmp	r3, #4
 80005e2:	ddef      	ble.n	80005c4 <ESP_Init+0x18>
			;
	}

	/********* AT **********/
	Uart_flush(wifi_uart);
 80005e4:	481d      	ldr	r0, [pc, #116]	; (800065c <ESP_Init+0xb0>)
 80005e6:	f000 fa3f 	bl	8000a68 <Uart_flush>
	Uart_sendstring("AT\r\n", wifi_uart);
 80005ea:	491c      	ldr	r1, [pc, #112]	; (800065c <ESP_Init+0xb0>)
 80005ec:	481e      	ldr	r0, [pc, #120]	; (8000668 <ESP_Init+0xbc>)
 80005ee:	f000 fbf1 	bl	8000dd4 <Uart_sendstring>

	while (!(Wait_for("OK\r\n", wifi_uart)))
 80005f2:	bf00      	nop
 80005f4:	4919      	ldr	r1, [pc, #100]	; (800065c <ESP_Init+0xb0>)
 80005f6:	481d      	ldr	r0, [pc, #116]	; (800066c <ESP_Init+0xc0>)
 80005f8:	f000 fd8c 	bl	8001114 <Wait_for>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d0f8      	beq.n	80005f4 <ESP_Init+0x48>
		;
	//time wait is 500ms;
//	Uart_sendstring("AT---->OK\n\n", pc_uart);

	/********* AT+CWMODE=1 **********/
	Uart_flush(wifi_uart);
 8000602:	4816      	ldr	r0, [pc, #88]	; (800065c <ESP_Init+0xb0>)
 8000604:	f000 fa30 	bl	8000a68 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n", wifi_uart);
 8000608:	4914      	ldr	r1, [pc, #80]	; (800065c <ESP_Init+0xb0>)
 800060a:	4819      	ldr	r0, [pc, #100]	; (8000670 <ESP_Init+0xc4>)
 800060c:	f000 fbe2 	bl	8000dd4 <Uart_sendstring>
	while (!(Wait_for("OK\r\n", wifi_uart)))
 8000610:	bf00      	nop
 8000612:	4912      	ldr	r1, [pc, #72]	; (800065c <ESP_Init+0xb0>)
 8000614:	4815      	ldr	r0, [pc, #84]	; (800066c <ESP_Init+0xc0>)
 8000616:	f000 fd7d 	bl	8001114 <Wait_for>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d0f8      	beq.n	8000612 <ESP_Init+0x66>
		;
//	Uart_sendstring("CW MODE---->1\n\n", pc_uart);

	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush(wifi_uart);
 8000620:	480e      	ldr	r0, [pc, #56]	; (800065c <ESP_Init+0xb0>)
 8000622:	f000 fa21 	bl	8000a68 <Uart_flush>
//	Uart_sendstring("connecting... to the provided AP\n", pc_uart);
	sprintf(data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000626:	f107 0008 	add.w	r0, r7, #8
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	4911      	ldr	r1, [pc, #68]	; (8000674 <ESP_Init+0xc8>)
 8000630:	f003 fe98 	bl	8004364 <siprintf>
	Uart_sendstring(data, wifi_uart);
 8000634:	f107 0308 	add.w	r3, r7, #8
 8000638:	4908      	ldr	r1, [pc, #32]	; (800065c <ESP_Init+0xb0>)
 800063a:	4618      	mov	r0, r3
 800063c:	f000 fbca 	bl	8000dd4 <Uart_sendstring>

	while (!(Wait_for("OK\r\n", wifi_uart)))
 8000640:	bf00      	nop
 8000642:	4906      	ldr	r1, [pc, #24]	; (800065c <ESP_Init+0xb0>)
 8000644:	4809      	ldr	r0, [pc, #36]	; (800066c <ESP_Init+0xc0>)
 8000646:	f000 fd65 	bl	8001114 <Wait_for>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d0f8      	beq.n	8000642 <ESP_Init+0x96>
		;
}
 8000650:	bf00      	nop
 8000652:	bf00      	nop
 8000654:	3760      	adds	r7, #96	; 0x60
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	2000116c 	.word	0x2000116c
 8000660:	08004cc4 	.word	0x08004cc4
 8000664:	0011b340 	.word	0x0011b340
 8000668:	08004cd0 	.word	0x08004cd0
 800066c:	08004cd8 	.word	0x08004cd8
 8000670:	08004ce0 	.word	0x08004ce0
 8000674:	08004cf0 	.word	0x08004cf0

08000678 <bufclr>:

void bufclr(char *buf) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b084      	sub	sp, #16
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	int len = strlen(buf);
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f7ff fdb7 	bl	80001f4 <strlen>
 8000686:	4603      	mov	r3, r0
 8000688:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < len; i++)
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	e007      	b.n	80006a0 <bufclr+0x28>
		buf[i] = '\0';
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	4413      	add	r3, r2
 8000696:	2200      	movs	r2, #0
 8000698:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++)
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	3301      	adds	r3, #1
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	68fa      	ldr	r2, [r7, #12]
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	dbf3      	blt.n	8000690 <bufclr+0x18>
}
 80006a8:	bf00      	nop
 80006aa:	bf00      	nop
 80006ac:	3710      	adds	r7, #16
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <ESP_Get_Latest_Version>:

// Get the latest uploaded FW file name written on "latest_version.txt" file, on the web
void ESP_Get_Latest_Version(uint8_t *bufToPasteInto) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	f5ad 7d08 	sub.w	sp, sp, #544	; 0x220
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80006c0:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80006c4:	6018      	str	r0, [r3, #0]
	 3.Server gửi HTTP Response

	 4.Đóng kết nối TCP */

	// Some temporary local buffer
	char local_buf[500] = { 0 };
 80006c6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80006ca:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	3304      	adds	r3, #4
 80006d4:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fe62 	bl	80043a4 <memset>
	char local_buf2[30] = { 0 };
 80006e0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80006e4:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	3304      	adds	r3, #4
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]
 80006fa:	615a      	str	r2, [r3, #20]
 80006fc:	831a      	strh	r2, [r3, #24]

	// Create TCPIP connection to the web server
	Uart_flush(wifi_uart);
 80006fe:	4833      	ldr	r0, [pc, #204]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000700:	f000 f9b2 	bl	8000a68 <Uart_flush>
	Uart_sendstring(
 8000704:	4931      	ldr	r1, [pc, #196]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000706:	4832      	ldr	r0, [pc, #200]	; (80007d0 <ESP_Get_Latest_Version+0x11c>)
 8000708:	f000 fb64 	bl	8000dd4 <Uart_sendstring>
			"AT+CIPSTART=\"TCP\",\"nguyenwebstm32.000webhostapp.com\",80\r\n",
			wifi_uart);
	while (!(Wait_for("OK\r\n", wifi_uart)))
 800070c:	bf00      	nop
 800070e:	492f      	ldr	r1, [pc, #188]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000710:	4830      	ldr	r0, [pc, #192]	; (80007d4 <ESP_Get_Latest_Version+0x120>)
 8000712:	f000 fcff 	bl	8001114 <Wait_for>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d0f8      	beq.n	800070e <ESP_Get_Latest_Version+0x5a>
		;
	// Send HTTP GET request to get the content of latest_version.txt
	// Prepair the HTTP GET request data
	bufclr(local_buf); // Make sure it cleared
 800071c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ffa9 	bl	8000678 <bufclr>
	sprintf(local_buf, "GET /uploads/latest_version_test.txt HTTP/1.1\r\n"
 8000726:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800072a:	492b      	ldr	r1, [pc, #172]	; (80007d8 <ESP_Get_Latest_Version+0x124>)
 800072c:	4618      	mov	r0, r3
 800072e:	f003 fe19 	bl	8004364 <siprintf>
			"Host: nguyenwebstm32.000webhostapp.com\r\n"
			"Connection: close\r\n\r\n");
	int len = strlen(local_buf); // Get the data length
 8000732:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fd5c 	bl	80001f4 <strlen>
 800073c:	4603      	mov	r3, r0
 800073e:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
	// Prepair the CIPSEND command
	bufclr(local_buf2); // Make sure it cleared
 8000742:	f107 0308 	add.w	r3, r7, #8
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff96 	bl	8000678 <bufclr>
	sprintf(local_buf2, "AT+CIPSEND=%d\r\n", len);
 800074c:	f107 0308 	add.w	r3, r7, #8
 8000750:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8000754:	4921      	ldr	r1, [pc, #132]	; (80007dc <ESP_Get_Latest_Version+0x128>)
 8000756:	4618      	mov	r0, r3
 8000758:	f003 fe04 	bl	8004364 <siprintf>
	// Send CIPSTART
	Uart_sendstring(local_buf2, wifi_uart);
 800075c:	f107 0308 	add.w	r3, r7, #8
 8000760:	491a      	ldr	r1, [pc, #104]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000762:	4618      	mov	r0, r3
 8000764:	f000 fb36 	bl	8000dd4 <Uart_sendstring>
	while (!(Wait_for(">", wifi_uart)))
 8000768:	bf00      	nop
 800076a:	4918      	ldr	r1, [pc, #96]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 800076c:	481c      	ldr	r0, [pc, #112]	; (80007e0 <ESP_Get_Latest_Version+0x12c>)
 800076e:	f000 fcd1 	bl	8001114 <Wait_for>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d0f8      	beq.n	800076a <ESP_Get_Latest_Version+0xb6>
		;
	// Send HTTP GET
	Uart_sendstring(local_buf, wifi_uart);
 8000778:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800077c:	4913      	ldr	r1, [pc, #76]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 800077e:	4618      	mov	r0, r3
 8000780:	f000 fb28 	bl	8000dd4 <Uart_sendstring>
	while (!(Wait_for("SEND OK\r\n", wifi_uart)))
 8000784:	bf00      	nop
 8000786:	4911      	ldr	r1, [pc, #68]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000788:	4816      	ldr	r0, [pc, #88]	; (80007e4 <ESP_Get_Latest_Version+0x130>)
 800078a:	f000 fcc3 	bl	8001114 <Wait_for>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d0f8      	beq.n	8000786 <ESP_Get_Latest_Version+0xd2>
		;
	while (!(Wait_for("\r\n\r\n", wifi_uart)))
 8000794:	bf00      	nop
 8000796:	490d      	ldr	r1, [pc, #52]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 8000798:	4813      	ldr	r0, [pc, #76]	; (80007e8 <ESP_Get_Latest_Version+0x134>)
 800079a:	f000 fcbb 	bl	8001114 <Wait_for>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d0f8      	beq.n	8000796 <ESP_Get_Latest_Version+0xe2>
		;
	while (!(Copy_upto_rn("\r\n", bufToPasteInto, wifi_uart)))
 80007a4:	bf00      	nop
 80007a6:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80007aa:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80007ae:	4a07      	ldr	r2, [pc, #28]	; (80007cc <ESP_Get_Latest_Version+0x118>)
 80007b0:	6819      	ldr	r1, [r3, #0]
 80007b2:	480e      	ldr	r0, [pc, #56]	; (80007ec <ESP_Get_Latest_Version+0x138>)
 80007b4:	f000 fb26 	bl	8000e04 <Copy_upto_rn>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d0f3      	beq.n	80007a6 <ESP_Get_Latest_Version+0xf2>
		;
}
 80007be:	bf00      	nop
 80007c0:	bf00      	nop
 80007c2:	f507 7708 	add.w	r7, r7, #544	; 0x220
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000116c 	.word	0x2000116c
 80007d0:	08004d08 	.word	0x08004d08
 80007d4:	08004cd8 	.word	0x08004cd8
 80007d8:	08004d44 	.word	0x08004d44
 80007dc:	08004db4 	.word	0x08004db4
 80007e0:	08004dc4 	.word	0x08004dc4
 80007e4:	08004dc8 	.word	0x08004dc8
 80007e8:	08004dd4 	.word	0x08004dd4
 80007ec:	08004ddc 	.word	0x08004ddc

080007f0 <GetSector>:
 *  Sector 0 to Sector 3 each 16KB
 *  Sector 4 as 64KB
 *  Sector 5 to Sector 7 each 128KB
 */

static uint32_t GetSector(uint32_t Address) {
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
	uint32_t sector = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]

	if ((Address < 0x08003FFF) && (Address >= 0x08000000)) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4a2e      	ldr	r2, [pc, #184]	; (80008b8 <GetSector+0xc8>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d806      	bhi.n	8000812 <GetSector+0x22>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800080a:	d302      	bcc.n	8000812 <GetSector+0x22>
		sector = FLASH_SECTOR_0;
 800080c:	2300      	movs	r3, #0
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	e04b      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x08007FFF) && (Address >= 0x08004000)) {
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4a29      	ldr	r2, [pc, #164]	; (80008bc <GetSector+0xcc>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d806      	bhi.n	8000828 <GetSector+0x38>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4a28      	ldr	r2, [pc, #160]	; (80008c0 <GetSector+0xd0>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d302      	bcc.n	8000828 <GetSector+0x38>
		sector = FLASH_SECTOR_1;
 8000822:	2301      	movs	r3, #1
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	e040      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0800BFFF) && (Address >= 0x08008000)) {
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4a26      	ldr	r2, [pc, #152]	; (80008c4 <GetSector+0xd4>)
 800082c:	4293      	cmp	r3, r2
 800082e:	d806      	bhi.n	800083e <GetSector+0x4e>
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4a25      	ldr	r2, [pc, #148]	; (80008c8 <GetSector+0xd8>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d302      	bcc.n	800083e <GetSector+0x4e>
		sector = FLASH_SECTOR_2;
 8000838:	2302      	movs	r3, #2
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	e035      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0800FFFF) && (Address >= 0x0800C000)) {
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4a22      	ldr	r2, [pc, #136]	; (80008cc <GetSector+0xdc>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d206      	bcs.n	8000854 <GetSector+0x64>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a21      	ldr	r2, [pc, #132]	; (80008d0 <GetSector+0xe0>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d302      	bcc.n	8000854 <GetSector+0x64>
		sector = FLASH_SECTOR_3;
 800084e:	2303      	movs	r3, #3
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	e02a      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0801FFFF) && (Address >= 0x08010000)) {
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	4a1f      	ldr	r2, [pc, #124]	; (80008d4 <GetSector+0xe4>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d206      	bcs.n	800086a <GetSector+0x7a>
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a1b      	ldr	r2, [pc, #108]	; (80008cc <GetSector+0xdc>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d902      	bls.n	800086a <GetSector+0x7a>
		sector = FLASH_SECTOR_4;
 8000864:	2304      	movs	r3, #4
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	e01f      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0803FFFF) && (Address >= 0x08020000)) {
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4a1a      	ldr	r2, [pc, #104]	; (80008d8 <GetSector+0xe8>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d206      	bcs.n	8000880 <GetSector+0x90>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4a17      	ldr	r2, [pc, #92]	; (80008d4 <GetSector+0xe4>)
 8000876:	4293      	cmp	r3, r2
 8000878:	d902      	bls.n	8000880 <GetSector+0x90>
		sector = FLASH_SECTOR_5;
 800087a:	2305      	movs	r3, #5
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	e014      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0805FFFF) && (Address >= 0x08040000)) {
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	4a16      	ldr	r2, [pc, #88]	; (80008dc <GetSector+0xec>)
 8000884:	4293      	cmp	r3, r2
 8000886:	d206      	bcs.n	8000896 <GetSector+0xa6>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	4a13      	ldr	r2, [pc, #76]	; (80008d8 <GetSector+0xe8>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d902      	bls.n	8000896 <GetSector+0xa6>
		sector = FLASH_SECTOR_6;
 8000890:	2306      	movs	r3, #6
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	e009      	b.n	80008aa <GetSector+0xba>
	} else if ((Address < 0x0807FFFF) && (Address >= 0x08060000)) {
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a11      	ldr	r2, [pc, #68]	; (80008e0 <GetSector+0xf0>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d205      	bcs.n	80008aa <GetSector+0xba>
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4a0e      	ldr	r2, [pc, #56]	; (80008dc <GetSector+0xec>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d901      	bls.n	80008aa <GetSector+0xba>
		sector = FLASH_SECTOR_7;
 80008a6:	2307      	movs	r3, #7
 80008a8:	60fb      	str	r3, [r7, #12]
	 }
	 else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
	 {
	 sector = FLASH_SECTOR_23;
	 }*/
	return sector;
 80008aa:	68fb      	ldr	r3, [r7, #12]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3714      	adds	r7, #20
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr
 80008b8:	08003ffe 	.word	0x08003ffe
 80008bc:	08007ffe 	.word	0x08007ffe
 80008c0:	08004000 	.word	0x08004000
 80008c4:	0800bffe 	.word	0x0800bffe
 80008c8:	08008000 	.word	0x08008000
 80008cc:	0800ffff 	.word	0x0800ffff
 80008d0:	0800c000 	.word	0x0800c000
 80008d4:	0801ffff 	.word	0x0801ffff
 80008d8:	0803ffff 	.word	0x0803ffff
 80008dc:	0805ffff 	.word	0x0805ffff
 80008e0:	0807ffff 	.word	0x0807ffff

080008e4 <Flash_Write_Data_Int>:
    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK) {
        HAL_FLASH_Lock();
        return HAL_FLASH_GetError();
    }
}*/
uint32_t Flash_Write_Data_Int(uint32_t StartSectorAddress, uint32_t Data) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
    HAL_FLASH_Unlock();
 80008ee:	f002 f821 	bl	8002934 <HAL_FLASH_Unlock>
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	2200      	movs	r2, #0
 80008f6:	461c      	mov	r4, r3
 80008f8:	4615      	mov	r5, r2
 80008fa:	4622      	mov	r2, r4
 80008fc:	462b      	mov	r3, r5
 80008fe:	6879      	ldr	r1, [r7, #4]
 8000900:	2002      	movs	r0, #2
 8000902:	f001 ffc3 	bl	800288c <HAL_FLASH_Program>
    HAL_FLASH_Lock();
 8000906:	f002 f837 	bl	8002978 <HAL_FLASH_Lock>
    return 0; // Success
 800090a:	2300      	movs	r3, #0
}
 800090c:	4618      	mov	r0, r3
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bdb0      	pop	{r4, r5, r7, pc}

08000914 <Flash_Erase>:

uint32_t Flash_Erase(uint32_t StartSectorAddress) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	HAL_FLASH_Unlock();
 800091c:	f002 f80a 	bl	8002934 <HAL_FLASH_Unlock>
	uint32_t StartSector = GetSector(StartSectorAddress);
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f7ff ff65 	bl	80007f0 <GetSector>
 8000926:	6178      	str	r0, [r7, #20]
	uint32_t EndSectorAddress = StartSectorAddress ;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	613b      	str	r3, [r7, #16]
	uint32_t EndSector = GetSector(EndSectorAddress);
 800092c:	6938      	ldr	r0, [r7, #16]
 800092e:	f7ff ff5f 	bl	80007f0 <GetSector>
 8000932:	60f8      	str	r0, [r7, #12]
	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <Flash_Erase+0x68>)
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <Flash_Erase+0x68>)
 800093c:	2202      	movs	r2, #2
 800093e:	611a      	str	r2, [r3, #16]
	EraseInitStruct.Sector = StartSector;
 8000940:	4a0e      	ldr	r2, [pc, #56]	; (800097c <Flash_Erase+0x68>)
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbSectors = (EndSector - StartSector) + 1;
 8000946:	68fa      	ldr	r2, [r7, #12]
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	3301      	adds	r3, #1
 800094e:	4a0b      	ldr	r2, [pc, #44]	; (800097c <Flash_Erase+0x68>)
 8000950:	60d3      	str	r3, [r2, #12]
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK) {
 8000952:	f107 0308 	add.w	r3, r7, #8
 8000956:	4619      	mov	r1, r3
 8000958:	4808      	ldr	r0, [pc, #32]	; (800097c <Flash_Erase+0x68>)
 800095a:	f002 f969 	bl	8002c30 <HAL_FLASHEx_Erase>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d003      	beq.n	800096c <Flash_Erase+0x58>
		return HAL_FLASH_GetError();
 8000964:	f002 f818 	bl	8002998 <HAL_FLASH_GetError>
 8000968:	4603      	mov	r3, r0
 800096a:	e002      	b.n	8000972 <Flash_Erase+0x5e>
	}
	HAL_FLASH_Lock();
 800096c:	f002 f804 	bl	8002978 <HAL_FLASH_Lock>
	return 0;
 8000970:	2300      	movs	r3, #0
}
 8000972:	4618      	mov	r0, r3
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000094 	.word	0x20000094

08000980 <Ringbuf_init>:
	return 1;
}

void store_char(unsigned char c, ring_buffer *buffer);

void Ringbuf_init(void) {
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
	_rx_buffer1 = &rx_buffer1;
 8000984:	4b18      	ldr	r3, [pc, #96]	; (80009e8 <Ringbuf_init+0x68>)
 8000986:	4a19      	ldr	r2, [pc, #100]	; (80009ec <Ringbuf_init+0x6c>)
 8000988:	601a      	str	r2, [r3, #0]
	_tx_buffer1 = &tx_buffer1;
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <Ringbuf_init+0x70>)
 800098c:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <Ringbuf_init+0x74>)
 800098e:	601a      	str	r2, [r3, #0]
	_rx_buffer2 = &rx_buffer2;
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <Ringbuf_init+0x78>)
 8000992:	4a1a      	ldr	r2, [pc, #104]	; (80009fc <Ringbuf_init+0x7c>)
 8000994:	601a      	str	r2, [r3, #0]
	_tx_buffer2 = &tx_buffer2;
 8000996:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <Ringbuf_init+0x80>)
 8000998:	4a1a      	ldr	r2, [pc, #104]	; (8000a04 <Ringbuf_init+0x84>)
 800099a:	601a      	str	r2, [r3, #0]

	/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
	__HAL_UART_ENABLE_IT(device_uart, UART_IT_ERR);
 800099c:	4b1a      	ldr	r3, [pc, #104]	; (8000a08 <Ringbuf_init+0x88>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	695a      	ldr	r2, [r3, #20]
 80009a2:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <Ringbuf_init+0x88>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f042 0201 	orr.w	r2, r2, #1
 80009aa:	615a      	str	r2, [r3, #20]
	__HAL_UART_ENABLE_IT(pc_uart, UART_IT_ERR);
 80009ac:	4b17      	ldr	r3, [pc, #92]	; (8000a0c <Ringbuf_init+0x8c>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	695a      	ldr	r2, [r3, #20]
 80009b2:	4b16      	ldr	r3, [pc, #88]	; (8000a0c <Ringbuf_init+0x8c>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	f042 0201 	orr.w	r2, r2, #1
 80009ba:	615a      	str	r2, [r3, #20]

	/* Enable the UART Data Register not empty Interrupt */
	__HAL_UART_ENABLE_IT(device_uart, UART_IT_RXNE);
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <Ringbuf_init+0x88>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <Ringbuf_init+0x88>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f042 0220 	orr.w	r2, r2, #32
 80009ca:	60da      	str	r2, [r3, #12]
	__HAL_UART_ENABLE_IT(pc_uart, UART_IT_RXNE);
 80009cc:	4b0f      	ldr	r3, [pc, #60]	; (8000a0c <Ringbuf_init+0x8c>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <Ringbuf_init+0x8c>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f042 0220 	orr.w	r2, r2, #32
 80009da:	60da      	str	r2, [r3, #12]
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	20001130 	.word	0x20001130
 80009ec:	200000b0 	.word	0x200000b0
 80009f0:	20001134 	.word	0x20001134
 80009f4:	200004d0 	.word	0x200004d0
 80009f8:	20001138 	.word	0x20001138
 80009fc:	200008f0 	.word	0x200008f0
 8000a00:	2000113c 	.word	0x2000113c
 8000a04:	20000d10 	.word	0x20000d10
 8000a08:	2000116c 	.word	0x2000116c
 8000a0c:	200011b0 	.word	0x200011b0

08000a10 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer) {
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	6039      	str	r1, [r7, #0]
 8000a1a:	71fb      	strb	r3, [r7, #7]
	int i = (unsigned int) (buffer->head + 1) % UART_BUFFER_SIZE;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000a22:	1c5a      	adds	r2, r3, #1
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <store_char+0x54>)
 8000a26:	fba3 1302 	umull	r1, r3, r3, r2
 8000a2a:	0a9b      	lsrs	r3, r3, #10
 8000a2c:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8000a30:	fb01 f303 	mul.w	r3, r1, r3
 8000a34:	1ad3      	subs	r3, r2, r3
 8000a36:	60fb      	str	r3, [r7, #12]

	// if we should be storing the received character into the location
	// just before the tail (meaning that the head would advance to the
	// current location of the tail), we're about to overflow the buffer
	// and so we don't write the character or advance the head.
	if (i != buffer->tail) {
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d009      	beq.n	8000a58 <store_char+0x48>
		buffer->buffer[buffer->head] = c;
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000a4a:	683a      	ldr	r2, [r7, #0]
 8000a4c:	79f9      	ldrb	r1, [r7, #7]
 8000a4e:	54d1      	strb	r1, [r2, r3]
		buffer->head = i;
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	}
}
 8000a58:	bf00      	nop
 8000a5a:	3714      	adds	r7, #20
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr
 8000a64:	fa232cf3 	.word	0xfa232cf3

08000a68 <Uart_flush>:
		buffertocopyinto[indx] = buffertocopyfrom[i];
		indx++;
	}
}

void Uart_flush(UART_HandleTypeDef *uart) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) {
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a12      	ldr	r2, [pc, #72]	; (8000abc <Uart_flush+0x54>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d10c      	bne.n	8000a92 <Uart_flush+0x2a>
		memset(_rx_buffer1->buffer, '\0', UART_BUFFER_SIZE);
 8000a78:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <Uart_flush+0x58>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	f44f 6283 	mov.w	r2, #1048	; 0x418
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f003 fc8e 	bl	80043a4 <memset>
		_rx_buffer1->head = 0;
 8000a88:	4b0d      	ldr	r3, [pc, #52]	; (8000ac0 <Uart_flush+0x58>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	}
	if (uart == pc_uart) {
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <Uart_flush+0x5c>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d10c      	bne.n	8000ab4 <Uart_flush+0x4c>
		memset(_rx_buffer2->buffer, '\0', UART_BUFFER_SIZE);
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <Uart_flush+0x60>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f44f 6283 	mov.w	r2, #1048	; 0x418
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f003 fc7d 	bl	80043a4 <memset>
		_rx_buffer2->head = 0;
 8000aaa:	4b07      	ldr	r3, [pc, #28]	; (8000ac8 <Uart_flush+0x60>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
	}
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	2000116c 	.word	0x2000116c
 8000ac0:	20001130 	.word	0x20001130
 8000ac4:	200011b0 	.word	0x200011b0
 8000ac8:	20001138 	.word	0x20001138

08000acc <Uart_peek>:

int Uart_peek(UART_HandleTypeDef *uart) {
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) {
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a1c      	ldr	r2, [pc, #112]	; (8000b48 <Uart_peek+0x7c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d114      	bne.n	8000b06 <Uart_peek+0x3a>
		if (_rx_buffer1->head == _rx_buffer1->tail) {
 8000adc:	4b1b      	ldr	r3, [pc, #108]	; (8000b4c <Uart_peek+0x80>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8000ae4:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <Uart_peek+0x80>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d102      	bne.n	8000af6 <Uart_peek+0x2a>
			return -1;
 8000af0:	f04f 33ff 	mov.w	r3, #4294967295
 8000af4:	e022      	b.n	8000b3c <Uart_peek+0x70>
		} else {
			return _rx_buffer1->buffer[_rx_buffer1->tail];
 8000af6:	4b15      	ldr	r3, [pc, #84]	; (8000b4c <Uart_peek+0x80>)
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <Uart_peek+0x80>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b02:	5cd3      	ldrb	r3, [r2, r3]
 8000b04:	e01a      	b.n	8000b3c <Uart_peek+0x70>
		}
	}

	else if (uart == pc_uart) {
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4a11      	ldr	r2, [pc, #68]	; (8000b50 <Uart_peek+0x84>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d114      	bne.n	8000b38 <Uart_peek+0x6c>
		if (_rx_buffer2->head == _rx_buffer2->tail) {
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <Uart_peek+0x88>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8000b16:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <Uart_peek+0x88>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d102      	bne.n	8000b28 <Uart_peek+0x5c>
			return -1;
 8000b22:	f04f 33ff 	mov.w	r3, #4294967295
 8000b26:	e009      	b.n	8000b3c <Uart_peek+0x70>
		} else {
			return _rx_buffer2->buffer[_rx_buffer2->tail];
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <Uart_peek+0x88>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <Uart_peek+0x88>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b34:	5cd3      	ldrb	r3, [r2, r3]
 8000b36:	e001      	b.n	8000b3c <Uart_peek+0x70>
		}
	}

	return -1;
 8000b38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	2000116c 	.word	0x2000116c
 8000b4c:	20001130 	.word	0x20001130
 8000b50:	200011b0 	.word	0x200011b0
 8000b54:	20001138 	.word	0x20001138

08000b58 <Uart_read>:

int Uart_read(UART_HandleTypeDef *uart) {
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	if (uart == device_uart) {
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	4a30      	ldr	r2, [pc, #192]	; (8000c24 <Uart_read+0xcc>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d128      	bne.n	8000bba <Uart_read+0x62>
		// if the head isn't ahead of the tail, we don't have any characters
		if (_rx_buffer1->head == _rx_buffer1->tail) {
 8000b68:	4b2f      	ldr	r3, [pc, #188]	; (8000c28 <Uart_read+0xd0>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8000b70:	4b2d      	ldr	r3, [pc, #180]	; (8000c28 <Uart_read+0xd0>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d102      	bne.n	8000b82 <Uart_read+0x2a>
			return -1;
 8000b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b80:	e04a      	b.n	8000c18 <Uart_read+0xc0>
		} else {
			unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 8000b82:	4b29      	ldr	r3, [pc, #164]	; (8000c28 <Uart_read+0xd0>)
 8000b84:	681a      	ldr	r2, [r3, #0]
 8000b86:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <Uart_read+0xd0>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b8e:	5cd3      	ldrb	r3, [r2, r3]
 8000b90:	73bb      	strb	r3, [r7, #14]
			_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8000b92:	4b25      	ldr	r3, [pc, #148]	; (8000c28 <Uart_read+0xd0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000b9a:	1c5a      	adds	r2, r3, #1
 8000b9c:	4b22      	ldr	r3, [pc, #136]	; (8000c28 <Uart_read+0xd0>)
 8000b9e:	6819      	ldr	r1, [r3, #0]
					% UART_BUFFER_SIZE;
 8000ba0:	4b22      	ldr	r3, [pc, #136]	; (8000c2c <Uart_read+0xd4>)
 8000ba2:	fba3 0302 	umull	r0, r3, r3, r2
 8000ba6:	0a9b      	lsrs	r3, r3, #10
 8000ba8:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8000bac:	fb00 f303 	mul.w	r3, r0, r3
 8000bb0:	1ad3      	subs	r3, r2, r3
			_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8000bb2:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
			return c;
 8000bb6:	7bbb      	ldrb	r3, [r7, #14]
 8000bb8:	e02e      	b.n	8000c18 <Uart_read+0xc0>
		}
	}

	else if (uart == pc_uart) {
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a1c      	ldr	r2, [pc, #112]	; (8000c30 <Uart_read+0xd8>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d128      	bne.n	8000c14 <Uart_read+0xbc>
		// if the head isn't ahead of the tail, we don't have any characters
		if (_rx_buffer2->head == _rx_buffer2->tail) {
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <Uart_read+0xdc>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8000bca:	4b1a      	ldr	r3, [pc, #104]	; (8000c34 <Uart_read+0xdc>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000bd2:	429a      	cmp	r2, r3
 8000bd4:	d102      	bne.n	8000bdc <Uart_read+0x84>
			return -1;
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	e01d      	b.n	8000c18 <Uart_read+0xc0>
		} else {
			unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 8000bdc:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <Uart_read+0xdc>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <Uart_read+0xdc>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000be8:	5cd3      	ldrb	r3, [r2, r3]
 8000bea:	73fb      	strb	r3, [r7, #15]
			_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <Uart_read+0xdc>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000bf4:	1c5a      	adds	r2, r3, #1
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <Uart_read+0xdc>)
 8000bf8:	6819      	ldr	r1, [r3, #0]
					% UART_BUFFER_SIZE;
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <Uart_read+0xd4>)
 8000bfc:	fba3 0302 	umull	r0, r3, r3, r2
 8000c00:	0a9b      	lsrs	r3, r3, #10
 8000c02:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8000c06:	fb00 f303 	mul.w	r3, r0, r3
 8000c0a:	1ad3      	subs	r3, r2, r3
			_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8000c0c:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
			return c;
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	e001      	b.n	8000c18 <Uart_read+0xc0>
		}
	}

	else
		return -1;
 8000c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	2000116c 	.word	0x2000116c
 8000c28:	20001130 	.word	0x20001130
 8000c2c:	fa232cf3 	.word	0xfa232cf3
 8000c30:	200011b0 	.word	0x200011b0
 8000c34:	20001138 	.word	0x20001138

08000c38 <Uart_write>:

void Uart_write(int c, UART_HandleTypeDef *uart) {
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
	if (c >= 0) {
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	db62      	blt.n	8000d0e <Uart_write+0xd6>
		if (uart == device_uart) {
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	4a34      	ldr	r2, [pc, #208]	; (8000d1c <Uart_write+0xe4>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d12d      	bne.n	8000cac <Uart_write+0x74>
			int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 8000c50:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <Uart_write+0xe8>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000c58:	1c5a      	adds	r2, r3, #1
 8000c5a:	4b32      	ldr	r3, [pc, #200]	; (8000d24 <Uart_write+0xec>)
 8000c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8000c60:	0a9b      	lsrs	r3, r3, #10
 8000c62:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8000c66:	fb01 f303 	mul.w	r3, r1, r3
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	60bb      	str	r3, [r7, #8]

			// If the output buffer is full, there's nothing for it other than to
			// wait for the interrupt handler to empty it a bit
			// ???: return 0 here instead?
			while (i == _tx_buffer1->tail)
 8000c6e:	bf00      	nop
 8000c70:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <Uart_write+0xe8>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	429a      	cmp	r2, r3
 8000c7c:	d0f8      	beq.n	8000c70 <Uart_write+0x38>
				;

			_tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t) c;
 8000c7e:	4b28      	ldr	r3, [pc, #160]	; (8000d20 <Uart_write+0xe8>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	4b27      	ldr	r3, [pc, #156]	; (8000d20 <Uart_write+0xe8>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	b2c9      	uxtb	r1, r1
 8000c8e:	54d1      	strb	r1, [r2, r3]
			_tx_buffer1->head = i;
 8000c90:	4b23      	ldr	r3, [pc, #140]	; (8000d20 <Uart_write+0xe8>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	68ba      	ldr	r2, [r7, #8]
 8000c96:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

			__HAL_UART_ENABLE_IT(device_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8000c9a:	4b20      	ldr	r3, [pc, #128]	; (8000d1c <Uart_write+0xe4>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	68da      	ldr	r2, [r3, #12]
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	; (8000d1c <Uart_write+0xe4>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ca8:	60da      	str	r2, [r3, #12]
			_tx_buffer2->head = i;

			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
		}
	}
}
 8000caa:	e030      	b.n	8000d0e <Uart_write+0xd6>
		else if (uart == pc_uart) {
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	4a1e      	ldr	r2, [pc, #120]	; (8000d28 <Uart_write+0xf0>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d12c      	bne.n	8000d0e <Uart_write+0xd6>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 8000cb4:	4b1d      	ldr	r3, [pc, #116]	; (8000d2c <Uart_write+0xf4>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000cbc:	1c5a      	adds	r2, r3, #1
 8000cbe:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <Uart_write+0xec>)
 8000cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8000cc4:	0a9b      	lsrs	r3, r3, #10
 8000cc6:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8000cca:	fb01 f303 	mul.w	r3, r1, r3
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail)
 8000cd2:	bf00      	nop
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <Uart_write+0xf4>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d0f8      	beq.n	8000cd4 <Uart_write+0x9c>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t) c;
 8000ce2:	4b12      	ldr	r3, [pc, #72]	; (8000d2c <Uart_write+0xf4>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <Uart_write+0xf4>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	b2c9      	uxtb	r1, r1
 8000cf2:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8000cf4:	4b0d      	ldr	r3, [pc, #52]	; (8000d2c <Uart_write+0xf4>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
			__HAL_UART_ENABLE_IT(pc_uart, UART_IT_TXE); // Enable UART transmission interrupt
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <Uart_write+0xf0>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <Uart_write+0xf0>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d0c:	60da      	str	r2, [r3, #12]
}
 8000d0e:	bf00      	nop
 8000d10:	3714      	adds	r7, #20
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	2000116c 	.word	0x2000116c
 8000d20:	20001134 	.word	0x20001134
 8000d24:	fa232cf3 	.word	0xfa232cf3
 8000d28:	200011b0 	.word	0x200011b0
 8000d2c:	2000113c 	.word	0x2000113c

08000d30 <IsDataAvailable>:

int IsDataAvailable(UART_HandleTypeDef *uart) {
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	if (uart == device_uart)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a21      	ldr	r2, [pc, #132]	; (8000dc0 <IsDataAvailable+0x90>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d119      	bne.n	8000d74 <IsDataAvailable+0x44>
		return (uint16_t) (UART_BUFFER_SIZE + _rx_buffer1->head
 8000d40:	4b20      	ldr	r3, [pc, #128]	; (8000dc4 <IsDataAvailable+0x94>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
				- _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8000d48:	b29a      	uxth	r2, r3
 8000d4a:	4b1e      	ldr	r3, [pc, #120]	; (8000dc4 <IsDataAvailable+0x94>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	b29b      	uxth	r3, r3
		return (uint16_t) (UART_BUFFER_SIZE + _rx_buffer1->head
 8000d58:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8000d5c:	b29b      	uxth	r3, r3
				- _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8000d5e:	4a1a      	ldr	r2, [pc, #104]	; (8000dc8 <IsDataAvailable+0x98>)
 8000d60:	fba2 1203 	umull	r1, r2, r2, r3
 8000d64:	0a92      	lsrs	r2, r2, #10
 8000d66:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8000d6a:	fb01 f202 	mul.w	r2, r1, r2
 8000d6e:	1a9b      	subs	r3, r3, r2
 8000d70:	b29b      	uxth	r3, r3
 8000d72:	e01f      	b.n	8000db4 <IsDataAvailable+0x84>
	else if (uart == pc_uart)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a15      	ldr	r2, [pc, #84]	; (8000dcc <IsDataAvailable+0x9c>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d119      	bne.n	8000db0 <IsDataAvailable+0x80>
		return (uint16_t) (UART_BUFFER_SIZE + _rx_buffer2->head
 8000d7c:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <IsDataAvailable+0xa0>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
				- _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8000d84:	b29a      	uxth	r2, r3
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <IsDataAvailable+0xa0>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000d8e:	b29b      	uxth	r3, r3
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	b29b      	uxth	r3, r3
		return (uint16_t) (UART_BUFFER_SIZE + _rx_buffer2->head
 8000d94:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8000d98:	b29b      	uxth	r3, r3
				- _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8000d9a:	4a0b      	ldr	r2, [pc, #44]	; (8000dc8 <IsDataAvailable+0x98>)
 8000d9c:	fba2 1203 	umull	r1, r2, r2, r3
 8000da0:	0a92      	lsrs	r2, r2, #10
 8000da2:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8000da6:	fb01 f202 	mul.w	r2, r1, r2
 8000daa:	1a9b      	subs	r3, r3, r2
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	e001      	b.n	8000db4 <IsDataAvailable+0x84>
	else
		return -1;
 8000db0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	2000116c 	.word	0x2000116c
 8000dc4:	20001130 	.word	0x20001130
 8000dc8:	fa232cf3 	.word	0xfa232cf3
 8000dcc:	200011b0 	.word	0x200011b0
 8000dd0:	20001138 	.word	0x20001138

08000dd4 <Uart_sendstring>:
		buffertosave[indx] = Uart_read(uart);
	}
	return 1;
}

void Uart_sendstring(const char *s, UART_HandleTypeDef *uart) {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	while (*s != '\0')
 8000dde:	e007      	b.n	8000df0 <Uart_sendstring+0x1c>
		Uart_write(*s++, uart);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	1c5a      	adds	r2, r3, #1
 8000de4:	607a      	str	r2, [r7, #4]
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	6839      	ldr	r1, [r7, #0]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff ff24 	bl	8000c38 <Uart_write>
	while (*s != '\0')
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d1f3      	bne.n	8000de0 <Uart_sendstring+0xc>
}
 8000df8:	bf00      	nop
 8000dfa:	bf00      	nop
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <Copy_upto_rn>:
	while (*s)
		Uart_write(*s++, uart);
}

int Copy_upto_rn(uint8_t *string, uint8_t *buffertocopyinto,
		UART_HandleTypeDef *uart) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b088      	sub	sp, #32
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
	if (strcmp(string, "\r\n") == 0) {
 8000e10:	4955      	ldr	r1, [pc, #340]	; (8000f68 <Copy_upto_rn+0x164>)
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f7ff f9e4 	bl	80001e0 <strcmp>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f040 809f 	bne.w	8000f5e <Copy_upto_rn+0x15a>
		int so_far = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
		int len = strlen(string);
 8000e24:	68f8      	ldr	r0, [r7, #12]
 8000e26:	f7ff f9e5 	bl	80001f4 <strlen>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	617b      	str	r3, [r7, #20]
		int indx = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]

		again: while (!IsDataAvailable(uart))
 8000e32:	bf00      	nop
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff7b 	bl	8000d30 <IsDataAvailable>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d0f9      	beq.n	8000e34 <Copy_upto_rn+0x30>
			;
		while (Uart_peek(uart) != string[so_far]) {
 8000e40:	e04c      	b.n	8000edc <Copy_upto_rn+0xd8>
			if (uart == device_uart) {
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a49      	ldr	r2, [pc, #292]	; (8000f6c <Copy_upto_rn+0x168>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d11d      	bne.n	8000e86 <Copy_upto_rn+0x82>
				buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8000e4a:	4b49      	ldr	r3, [pc, #292]	; (8000f70 <Copy_upto_rn+0x16c>)
 8000e4c:	6819      	ldr	r1, [r3, #0]
 8000e4e:	4b48      	ldr	r3, [pc, #288]	; (8000f70 <Copy_upto_rn+0x16c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	68b8      	ldr	r0, [r7, #8]
 8000e5a:	4403      	add	r3, r0
 8000e5c:	5c8a      	ldrb	r2, [r1, r2]
 8000e5e:	701a      	strb	r2, [r3, #0]
				_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8000e60:	4b43      	ldr	r3, [pc, #268]	; (8000f70 <Copy_upto_rn+0x16c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000e68:	1c5a      	adds	r2, r3, #1
 8000e6a:	4b41      	ldr	r3, [pc, #260]	; (8000f70 <Copy_upto_rn+0x16c>)
 8000e6c:	6819      	ldr	r1, [r3, #0]
						% UART_BUFFER_SIZE;
 8000e6e:	4b41      	ldr	r3, [pc, #260]	; (8000f74 <Copy_upto_rn+0x170>)
 8000e70:	fba3 0302 	umull	r0, r3, r3, r2
 8000e74:	0a9b      	lsrs	r3, r3, #10
 8000e76:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8000e7a:	fb00 f303 	mul.w	r3, r0, r3
 8000e7e:	1ad3      	subs	r3, r2, r3
				_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8000e80:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
 8000e84:	e020      	b.n	8000ec8 <Copy_upto_rn+0xc4>
			}

			else if (uart == pc_uart) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a3b      	ldr	r2, [pc, #236]	; (8000f78 <Copy_upto_rn+0x174>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d11c      	bne.n	8000ec8 <Copy_upto_rn+0xc4>
				buffertocopyinto[indx] = _rx_buffer2->buffer[_rx_buffer2->tail];
 8000e8e:	4b3b      	ldr	r3, [pc, #236]	; (8000f7c <Copy_upto_rn+0x178>)
 8000e90:	6819      	ldr	r1, [r3, #0]
 8000e92:	4b3a      	ldr	r3, [pc, #232]	; (8000f7c <Copy_upto_rn+0x178>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	68b8      	ldr	r0, [r7, #8]
 8000e9e:	4403      	add	r3, r0
 8000ea0:	5c8a      	ldrb	r2, [r1, r2]
 8000ea2:	701a      	strb	r2, [r3, #0]
				_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8000ea4:	4b35      	ldr	r3, [pc, #212]	; (8000f7c <Copy_upto_rn+0x178>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000eac:	1c5a      	adds	r2, r3, #1
 8000eae:	4b33      	ldr	r3, [pc, #204]	; (8000f7c <Copy_upto_rn+0x178>)
 8000eb0:	6819      	ldr	r1, [r3, #0]
						% UART_BUFFER_SIZE;
 8000eb2:	4b30      	ldr	r3, [pc, #192]	; (8000f74 <Copy_upto_rn+0x170>)
 8000eb4:	fba3 0302 	umull	r0, r3, r3, r2
 8000eb8:	0a9b      	lsrs	r3, r3, #10
 8000eba:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8000ebe:	fb00 f303 	mul.w	r3, r0, r3
 8000ec2:	1ad3      	subs	r3, r2, r3
				_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8000ec4:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
			}
			indx++;
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	61bb      	str	r3, [r7, #24]
			while (!IsDataAvailable(uart))
 8000ece:	bf00      	nop
 8000ed0:	6878      	ldr	r0, [r7, #4]
 8000ed2:	f7ff ff2d 	bl	8000d30 <IsDataAvailable>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d0f9      	beq.n	8000ed0 <Copy_upto_rn+0xcc>
		while (Uart_peek(uart) != string[so_far]) {
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff fdf5 	bl	8000acc <Uart_peek>
 8000ee2:	4601      	mov	r1, r0
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	68fa      	ldr	r2, [r7, #12]
 8000ee8:	4413      	add	r3, r2
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d1a8      	bne.n	8000e42 <Copy_upto_rn+0x3e>
				;
		}
		while (Uart_peek(uart) == string[so_far]) {
 8000ef0:	e01b      	b.n	8000f2a <Copy_upto_rn+0x126>
			so_far++;
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	61fb      	str	r3, [r7, #28]
			buffertocopyinto[indx++] = Uart_read(uart); //
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff fe2d 	bl	8000b58 <Uart_read>
 8000efe:	4601      	mov	r1, r0
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	1c5a      	adds	r2, r3, #1
 8000f04:	61ba      	str	r2, [r7, #24]
 8000f06:	461a      	mov	r2, r3
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	4413      	add	r3, r2
 8000f0c:	b2ca      	uxtb	r2, r1
 8000f0e:	701a      	strb	r2, [r3, #0]
			//chac chan la cho nay
			if (so_far == len)
 8000f10:	69fa      	ldr	r2, [r7, #28]
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d101      	bne.n	8000f1c <Copy_upto_rn+0x118>
				return 1;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e020      	b.n	8000f5e <Copy_upto_rn+0x15a>
			while (!IsDataAvailable(uart))
 8000f1c:	bf00      	nop
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ff06 	bl	8000d30 <IsDataAvailable>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d0f9      	beq.n	8000f1e <Copy_upto_rn+0x11a>
		while (Uart_peek(uart) == string[so_far]) {
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff fdce 	bl	8000acc <Uart_peek>
 8000f30:	4601      	mov	r1, r0
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	68fa      	ldr	r2, [r7, #12]
 8000f36:	4413      	add	r3, r2
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	4299      	cmp	r1, r3
 8000f3c:	d0d9      	beq.n	8000ef2 <Copy_upto_rn+0xee>
				;
		}

		if (so_far != len) {
 8000f3e:	69fa      	ldr	r2, [r7, #28]
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d002      	beq.n	8000f4c <Copy_upto_rn+0x148>
			so_far = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
			goto again;
 8000f4a:	e772      	b.n	8000e32 <Copy_upto_rn+0x2e>
		}

		if (so_far == len)
 8000f4c:	69fa      	ldr	r2, [r7, #28]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	d101      	bne.n	8000f58 <Copy_upto_rn+0x154>
			return 1;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e002      	b.n	8000f5e <Copy_upto_rn+0x15a>
		else
			return -1;
 8000f58:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5c:	e7ff      	b.n	8000f5e <Copy_upto_rn+0x15a>
	}
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3720      	adds	r7, #32
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08004de8 	.word	0x08004de8
 8000f6c:	2000116c 	.word	0x2000116c
 8000f70:	20001130 	.word	0x20001130
 8000f74:	fa232cf3 	.word	0xfa232cf3
 8000f78:	200011b0 	.word	0x200011b0
 8000f7c:	20001138 	.word	0x20001138

08000f80 <Copy_upto_closed>:
uint32_t address = 0x0800F000;
int Copy_upto_closed(uint8_t *string, uint8_t *buffertocopyinto,
		UART_HandleTypeDef *uart) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b088      	sub	sp, #32
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
	if (strcmp(string, "CLOSED\r\n") == 0) {
 8000f8c:	495a      	ldr	r1, [pc, #360]	; (80010f8 <Copy_upto_closed+0x178>)
 8000f8e:	68f8      	ldr	r0, [r7, #12]
 8000f90:	f7ff f926 	bl	80001e0 <strcmp>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f040 80a9 	bne.w	80010ee <Copy_upto_closed+0x16e>
			int so_far = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
			int len = strlen(string);
 8000fa0:	68f8      	ldr	r0, [r7, #12]
 8000fa2:	f7ff f927 	bl	80001f4 <strlen>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	617b      	str	r3, [r7, #20]
			int indx = 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61bb      	str	r3, [r7, #24]

			again: while (!IsDataAvailable(uart))
 8000fae:	bf00      	nop
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff febd 	bl	8000d30 <IsDataAvailable>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0f9      	beq.n	8000fb0 <Copy_upto_closed+0x30>
				;
			while (Uart_peek(uart) != string[so_far]) {
 8000fbc:	e056      	b.n	800106c <Copy_upto_closed+0xec>
				if (uart == device_uart) {
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a4e      	ldr	r2, [pc, #312]	; (80010fc <Copy_upto_closed+0x17c>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d122      	bne.n	800100c <Copy_upto_closed+0x8c>
					dem2++;
 8000fc6:	4b4e      	ldr	r3, [pc, #312]	; (8001100 <Copy_upto_closed+0x180>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3301      	adds	r3, #1
 8000fcc:	4a4c      	ldr	r2, [pc, #304]	; (8001100 <Copy_upto_closed+0x180>)
 8000fce:	6013      	str	r3, [r2, #0]
					buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 8000fd0:	4b4c      	ldr	r3, [pc, #304]	; (8001104 <Copy_upto_closed+0x184>)
 8000fd2:	6819      	ldr	r1, [r3, #0]
 8000fd4:	4b4b      	ldr	r3, [pc, #300]	; (8001104 <Copy_upto_closed+0x184>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	68b8      	ldr	r0, [r7, #8]
 8000fe0:	4403      	add	r3, r0
 8000fe2:	5c8a      	ldrb	r2, [r1, r2]
 8000fe4:	701a      	strb	r2, [r3, #0]
					_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8000fe6:	4b47      	ldr	r3, [pc, #284]	; (8001104 <Copy_upto_closed+0x184>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8000fee:	1c5a      	adds	r2, r3, #1
 8000ff0:	4b44      	ldr	r3, [pc, #272]	; (8001104 <Copy_upto_closed+0x184>)
 8000ff2:	6819      	ldr	r1, [r3, #0]
							% UART_BUFFER_SIZE;
 8000ff4:	4b44      	ldr	r3, [pc, #272]	; (8001108 <Copy_upto_closed+0x188>)
 8000ff6:	fba3 0302 	umull	r0, r3, r3, r2
 8000ffa:	0a9b      	lsrs	r3, r3, #10
 8000ffc:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8001000:	fb00 f303 	mul.w	r3, r0, r3
 8001004:	1ad3      	subs	r3, r2, r3
					_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8001006:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
 800100a:	e025      	b.n	8001058 <Copy_upto_closed+0xd8>
				}

				else if (uart == pc_uart) {
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	4a3f      	ldr	r2, [pc, #252]	; (800110c <Copy_upto_closed+0x18c>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d121      	bne.n	8001058 <Copy_upto_closed+0xd8>
					dem2++;
 8001014:	4b3a      	ldr	r3, [pc, #232]	; (8001100 <Copy_upto_closed+0x180>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	3301      	adds	r3, #1
 800101a:	4a39      	ldr	r2, [pc, #228]	; (8001100 <Copy_upto_closed+0x180>)
 800101c:	6013      	str	r3, [r2, #0]
					buffertocopyinto[indx] = _rx_buffer2->buffer[_rx_buffer2->tail];
 800101e:	4b3c      	ldr	r3, [pc, #240]	; (8001110 <Copy_upto_closed+0x190>)
 8001020:	6819      	ldr	r1, [r3, #0]
 8001022:	4b3b      	ldr	r3, [pc, #236]	; (8001110 <Copy_upto_closed+0x190>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	68b8      	ldr	r0, [r7, #8]
 800102e:	4403      	add	r3, r0
 8001030:	5c8a      	ldrb	r2, [r1, r2]
 8001032:	701a      	strb	r2, [r3, #0]
					_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8001034:	4b36      	ldr	r3, [pc, #216]	; (8001110 <Copy_upto_closed+0x190>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800103c:	1c5a      	adds	r2, r3, #1
 800103e:	4b34      	ldr	r3, [pc, #208]	; (8001110 <Copy_upto_closed+0x190>)
 8001040:	6819      	ldr	r1, [r3, #0]
							% UART_BUFFER_SIZE;
 8001042:	4b31      	ldr	r3, [pc, #196]	; (8001108 <Copy_upto_closed+0x188>)
 8001044:	fba3 0302 	umull	r0, r3, r3, r2
 8001048:	0a9b      	lsrs	r3, r3, #10
 800104a:	f44f 6083 	mov.w	r0, #1048	; 0x418
 800104e:	fb00 f303 	mul.w	r3, r0, r3
 8001052:	1ad3      	subs	r3, r2, r3
					_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8001054:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
				}
				indx++;
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	3301      	adds	r3, #1
 800105c:	61bb      	str	r3, [r7, #24]
				while (!IsDataAvailable(uart))
 800105e:	bf00      	nop
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff fe65 	bl	8000d30 <IsDataAvailable>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0f9      	beq.n	8001060 <Copy_upto_closed+0xe0>
			while (Uart_peek(uart) != string[so_far]) {
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff fd2d 	bl	8000acc <Uart_peek>
 8001072:	4601      	mov	r1, r0
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	4413      	add	r3, r2
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	4299      	cmp	r1, r3
 800107e:	d19e      	bne.n	8000fbe <Copy_upto_closed+0x3e>
					;
			}
			while (Uart_peek(uart) == string[so_far]) {
 8001080:	e01b      	b.n	80010ba <Copy_upto_closed+0x13a>
				so_far++;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3301      	adds	r3, #1
 8001086:	61fb      	str	r3, [r7, #28]
				buffertocopyinto[indx++] = Uart_read(uart); //
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff fd65 	bl	8000b58 <Uart_read>
 800108e:	4601      	mov	r1, r0
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	1c5a      	adds	r2, r3, #1
 8001094:	61ba      	str	r2, [r7, #24]
 8001096:	461a      	mov	r2, r3
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	b2ca      	uxtb	r2, r1
 800109e:	701a      	strb	r2, [r3, #0]
				//chac chan la cho nay
				if (so_far == len)
 80010a0:	69fa      	ldr	r2, [r7, #28]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d101      	bne.n	80010ac <Copy_upto_closed+0x12c>
					return 1;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e020      	b.n	80010ee <Copy_upto_closed+0x16e>
				while (!IsDataAvailable(uart))
 80010ac:	bf00      	nop
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff fe3e 	bl	8000d30 <IsDataAvailable>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d0f9      	beq.n	80010ae <Copy_upto_closed+0x12e>
			while (Uart_peek(uart) == string[so_far]) {
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff fd06 	bl	8000acc <Uart_peek>
 80010c0:	4601      	mov	r1, r0
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	68fa      	ldr	r2, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	4299      	cmp	r1, r3
 80010cc:	d0d9      	beq.n	8001082 <Copy_upto_closed+0x102>
					;
			}

			if (so_far != len) {
 80010ce:	69fa      	ldr	r2, [r7, #28]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d002      	beq.n	80010dc <Copy_upto_closed+0x15c>
				so_far = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
				goto again;
 80010da:	e768      	b.n	8000fae <Copy_upto_closed+0x2e>
			}

			if (so_far == len)
 80010dc:	69fa      	ldr	r2, [r7, #28]
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d101      	bne.n	80010e8 <Copy_upto_closed+0x168>
				return 1;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e002      	b.n	80010ee <Copy_upto_closed+0x16e>
			else
				return -1;
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	e7ff      	b.n	80010ee <Copy_upto_closed+0x16e>
		}
	// Trả về -1 nếu không tìm thấy chuỗi "CLOSED\r\n"
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3720      	adds	r7, #32
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	08004dec 	.word	0x08004dec
 80010fc:	2000116c 	.word	0x2000116c
 8001100:	200000ac 	.word	0x200000ac
 8001104:	20001130 	.word	0x20001130
 8001108:	fa232cf3 	.word	0xfa232cf3
 800110c:	200011b0 	.word	0x200011b0
 8001110:	20001138 	.word	0x20001138

08001114 <Wait_for>:

int Wait_for(char *string, UART_HandleTypeDef *uart) {
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
	int so_far = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
	int len = strlen(string);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff f866 	bl	80001f4 <strlen>
 8001128:	4603      	mov	r3, r0
 800112a:	60bb      	str	r3, [r7, #8]
	again: timeout = TIMEOUT_DEF;
 800112c:	4b65      	ldr	r3, [pc, #404]	; (80012c4 <Wait_for+0x1b0>)
 800112e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001132:	801a      	strh	r2, [r3, #0]
	// let's wait for the data to show up
	while ((!IsDataAvailable(uart)) && timeout)
 8001134:	bf00      	nop
 8001136:	6838      	ldr	r0, [r7, #0]
 8001138:	f7ff fdfa 	bl	8000d30 <IsDataAvailable>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d103      	bne.n	800114a <Wait_for+0x36>
 8001142:	4b60      	ldr	r3, [pc, #384]	; (80012c4 <Wait_for+0x1b0>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f5      	bne.n	8001136 <Wait_for+0x22>
		;
	if (timeout == 0)
 800114a:	4b5e      	ldr	r3, [pc, #376]	; (80012c4 <Wait_for+0x1b0>)
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d147      	bne.n	80011e2 <Wait_for+0xce>
		return 0;
 8001152:	2300      	movs	r3, #0
 8001154:	e0b2      	b.n	80012bc <Wait_for+0x1a8>
	// peek in the rx_buffer to see if we get the string
	while (Uart_peek(uart) != string[so_far]) {
		if (uart == device_uart) {
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	4a5b      	ldr	r2, [pc, #364]	; (80012c8 <Wait_for+0x1b4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d11e      	bne.n	800119c <Wait_for+0x88>
			if (_rx_buffer1->tail != _rx_buffer1->head) {
 800115e:	4b5b      	ldr	r3, [pc, #364]	; (80012cc <Wait_for+0x1b8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8001166:	4b59      	ldr	r3, [pc, #356]	; (80012cc <Wait_for+0x1b8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800116e:	429a      	cmp	r2, r3
 8001170:	d012      	beq.n	8001198 <Wait_for+0x84>
				_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8001172:	4b56      	ldr	r3, [pc, #344]	; (80012cc <Wait_for+0x1b8>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800117a:	1c5a      	adds	r2, r3, #1
 800117c:	4b53      	ldr	r3, [pc, #332]	; (80012cc <Wait_for+0x1b8>)
 800117e:	6819      	ldr	r1, [r3, #0]
						% UART_BUFFER_SIZE;  // increment the tail
 8001180:	4b53      	ldr	r3, [pc, #332]	; (80012d0 <Wait_for+0x1bc>)
 8001182:	fba3 0302 	umull	r0, r3, r3, r2
 8001186:	0a9b      	lsrs	r3, r3, #10
 8001188:	f44f 6083 	mov.w	r0, #1048	; 0x418
 800118c:	fb00 f303 	mul.w	r3, r0, r3
 8001190:	1ad3      	subs	r3, r2, r3
				_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8001192:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
 8001196:	e001      	b.n	800119c <Wait_for+0x88>
			} else
				return 0;
 8001198:	2300      	movs	r3, #0
 800119a:	e08f      	b.n	80012bc <Wait_for+0x1a8>
		}
		if (uart == pc_uart) {
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	4a4d      	ldr	r2, [pc, #308]	; (80012d4 <Wait_for+0x1c0>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d11e      	bne.n	80011e2 <Wait_for+0xce>
			if (_rx_buffer2->tail != _rx_buffer2->head) {
 80011a4:	4b4c      	ldr	r3, [pc, #304]	; (80012d8 <Wait_for+0x1c4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 80011ac:	4b4a      	ldr	r3, [pc, #296]	; (80012d8 <Wait_for+0x1c4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d012      	beq.n	80011de <Wait_for+0xca>
				_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 80011b8:	4b47      	ldr	r3, [pc, #284]	; (80012d8 <Wait_for+0x1c4>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80011c0:	1c5a      	adds	r2, r3, #1
 80011c2:	4b45      	ldr	r3, [pc, #276]	; (80012d8 <Wait_for+0x1c4>)
 80011c4:	6819      	ldr	r1, [r3, #0]
						% UART_BUFFER_SIZE;  // increment the tail
 80011c6:	4b42      	ldr	r3, [pc, #264]	; (80012d0 <Wait_for+0x1bc>)
 80011c8:	fba3 0302 	umull	r0, r3, r3, r2
 80011cc:	0a9b      	lsrs	r3, r3, #10
 80011ce:	f44f 6083 	mov.w	r0, #1048	; 0x418
 80011d2:	fb00 f303 	mul.w	r3, r0, r3
 80011d6:	1ad3      	subs	r3, r2, r3
				_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 80011d8:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
 80011dc:	e001      	b.n	80011e2 <Wait_for+0xce>
			} else
				return 0;
 80011de:	2300      	movs	r3, #0
 80011e0:	e06c      	b.n	80012bc <Wait_for+0x1a8>
	while (Uart_peek(uart) != string[so_far]) {
 80011e2:	6838      	ldr	r0, [r7, #0]
 80011e4:	f7ff fc72 	bl	8000acc <Uart_peek>
 80011e8:	4601      	mov	r1, r0
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	4413      	add	r3, r2
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	4299      	cmp	r1, r3
 80011f4:	d1af      	bne.n	8001156 <Wait_for+0x42>
		}
	}
	// if we got the first letter of the string
	while (Uart_peek(uart) == string[so_far]) {
 80011f6:	e049      	b.n	800128c <Wait_for+0x178>
		// now we will peek for the other letters too
		so_far++;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3301      	adds	r3, #1
 80011fc:	60fb      	str	r3, [r7, #12]
		if (uart == device_uart) {
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	4a31      	ldr	r2, [pc, #196]	; (80012c8 <Wait_for+0x1b4>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d111      	bne.n	800122a <Wait_for+0x116>
			_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8001206:	4b31      	ldr	r3, [pc, #196]	; (80012cc <Wait_for+0x1b8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	4b2e      	ldr	r3, [pc, #184]	; (80012cc <Wait_for+0x1b8>)
 8001212:	6819      	ldr	r1, [r3, #0]
					% UART_BUFFER_SIZE;  // increment the tail
 8001214:	4b2e      	ldr	r3, [pc, #184]	; (80012d0 <Wait_for+0x1bc>)
 8001216:	fba3 0302 	umull	r0, r3, r3, r2
 800121a:	0a9b      	lsrs	r3, r3, #10
 800121c:	f44f 6083 	mov.w	r0, #1048	; 0x418
 8001220:	fb00 f303 	mul.w	r3, r0, r3
 8001224:	1ad3      	subs	r3, r2, r3
			_rx_buffer1->tail = (unsigned int) (_rx_buffer1->tail + 1)
 8001226:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
		}
		if (uart == pc_uart) {
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	4a29      	ldr	r2, [pc, #164]	; (80012d4 <Wait_for+0x1c0>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d111      	bne.n	8001256 <Wait_for+0x142>
			_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8001232:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <Wait_for+0x1c4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	4b26      	ldr	r3, [pc, #152]	; (80012d8 <Wait_for+0x1c4>)
 800123e:	6819      	ldr	r1, [r3, #0]
					% UART_BUFFER_SIZE;  // increment the tail
 8001240:	4b23      	ldr	r3, [pc, #140]	; (80012d0 <Wait_for+0x1bc>)
 8001242:	fba3 0302 	umull	r0, r3, r3, r2
 8001246:	0a9b      	lsrs	r3, r3, #10
 8001248:	f44f 6083 	mov.w	r0, #1048	; 0x418
 800124c:	fb00 f303 	mul.w	r3, r0, r3
 8001250:	1ad3      	subs	r3, r2, r3
			_rx_buffer2->tail = (unsigned int) (_rx_buffer2->tail + 1)
 8001252:	f8c1 341c 	str.w	r3, [r1, #1052]	; 0x41c
		}
		if (so_far == len)
 8001256:	68fa      	ldr	r2, [r7, #12]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	429a      	cmp	r2, r3
 800125c:	d101      	bne.n	8001262 <Wait_for+0x14e>
			return 1;
 800125e:	2301      	movs	r3, #1
 8001260:	e02c      	b.n	80012bc <Wait_for+0x1a8>
		timeout = TIMEOUT_DEF;
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <Wait_for+0x1b0>)
 8001264:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001268:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable(uart)) && timeout)
 800126a:	bf00      	nop
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f7ff fd5f 	bl	8000d30 <IsDataAvailable>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d103      	bne.n	8001280 <Wait_for+0x16c>
 8001278:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <Wait_for+0x1b0>)
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1f5      	bne.n	800126c <Wait_for+0x158>
			;
		if (timeout == 0)
 8001280:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <Wait_for+0x1b0>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <Wait_for+0x178>
			return 0;
 8001288:	2300      	movs	r3, #0
 800128a:	e017      	b.n	80012bc <Wait_for+0x1a8>
	while (Uart_peek(uart) == string[so_far]) {
 800128c:	6838      	ldr	r0, [r7, #0]
 800128e:	f7ff fc1d 	bl	8000acc <Uart_peek>
 8001292:	4601      	mov	r1, r0
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	4299      	cmp	r1, r3
 800129e:	d0ab      	beq.n	80011f8 <Wait_for+0xe4>
	}
	if (so_far != len) {
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	68bb      	ldr	r3, [r7, #8]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d002      	beq.n	80012ae <Wait_for+0x19a>
		so_far = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
		goto again;
 80012ac:	e73e      	b.n	800112c <Wait_for+0x18>
	}
	if (so_far == len)
 80012ae:	68fa      	ldr	r2, [r7, #12]
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d101      	bne.n	80012ba <Wait_for+0x1a6>
		return 1;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e000      	b.n	80012bc <Wait_for+0x1a8>
	else
		return 0;
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200000a8 	.word	0x200000a8
 80012c8:	2000116c 	.word	0x2000116c
 80012cc:	20001130 	.word	0x20001130
 80012d0:	fa232cf3 	.word	0xfa232cf3
 80012d4:	200011b0 	.word	0x200011b0
 80012d8:	20001138 	.word	0x20001138

080012dc <Uart_isr>:

void Uart_isr(UART_HandleTypeDef *huart) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	uint32_t isrflags = READ_REG(huart->Instance->SR);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	617b      	str	r3, [r7, #20]
	uint32_t cr1its = READ_REG(huart->Instance->CR1);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	613b      	str	r3, [r7, #16]

	/* if DR is not empty and the Rx Int is enabled */
	if (((isrflags & USART_SR_RXNE) != RESET)
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	f003 0320 	and.w	r3, r3, #32
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d023      	beq.n	8001346 <Uart_isr+0x6a>
			&& ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	f003 0320 	and.w	r3, r3, #32
 8001304:	2b00      	cmp	r3, #0
 8001306:	d01e      	beq.n	8001346 <Uart_isr+0x6a>
		 * @note   TC flag can be also cleared by software sequence: a read operation to
		 *          USART_SR register followed by a write operation to USART_DR register.
		 * @note   TXE flag is cleared only by a write to the USART_DR register.

		 *********************/
		huart->Instance->SR; /* Read status register */
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
		unsigned char c = huart->Instance->DR; /* Read data register */
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	73fb      	strb	r3, [r7, #15]
		if (huart == device_uart) {
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a46      	ldr	r2, [pc, #280]	; (8001434 <Uart_isr+0x158>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d107      	bne.n	800132e <Uart_isr+0x52>
			store_char(c, _rx_buffer1);  // store data in buffer
 800131e:	4b46      	ldr	r3, [pc, #280]	; (8001438 <Uart_isr+0x15c>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fb72 	bl	8000a10 <store_char>

		else if (huart == pc_uart) {
			store_char(c, _rx_buffer2);  // store data in buffer
		}

		return;
 800132c:	e07b      	b.n	8001426 <Uart_isr+0x14a>
		else if (huart == pc_uart) {
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a42      	ldr	r2, [pc, #264]	; (800143c <Uart_isr+0x160>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d177      	bne.n	8001426 <Uart_isr+0x14a>
			store_char(c, _rx_buffer2);  // store data in buffer
 8001336:	4b42      	ldr	r3, [pc, #264]	; (8001440 <Uart_isr+0x164>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	7bfb      	ldrb	r3, [r7, #15]
 800133c:	4611      	mov	r1, r2
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fb66 	bl	8000a10 <store_char>
		return;
 8001344:	e06f      	b.n	8001426 <Uart_isr+0x14a>
	}

	/*If interrupt is caused due to Transmit Data Register Empty */
	if (((isrflags & USART_SR_TXE) != RESET)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800134c:	2b00      	cmp	r3, #0
 800134e:	d06d      	beq.n	800142c <Uart_isr+0x150>
			&& ((cr1its & USART_CR1_TXEIE) != RESET)) {
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001356:	2b00      	cmp	r3, #0
 8001358:	d068      	beq.n	800142c <Uart_isr+0x150>
		if (huart == device_uart) {
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a35      	ldr	r2, [pc, #212]	; (8001434 <Uart_isr+0x158>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d12e      	bne.n	80013c0 <Uart_isr+0xe4>
			if (tx_buffer1.head == tx_buffer1.tail) {
 8001362:	4b38      	ldr	r3, [pc, #224]	; (8001444 <Uart_isr+0x168>)
 8001364:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8001368:	4b36      	ldr	r3, [pc, #216]	; (8001444 <Uart_isr+0x168>)
 800136a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800136e:	429a      	cmp	r2, r3
 8001370:	d108      	bne.n	8001384 <Uart_isr+0xa8>
				// Buffer empty, so disable interrupts
				__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001380:	60da      	str	r2, [r3, #12]
				huart->Instance->SR;
				huart->Instance->DR = c;

			}
		}
		return;
 8001382:	e052      	b.n	800142a <Uart_isr+0x14e>
				unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8001384:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <Uart_isr+0x168>)
 8001386:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800138a:	4a2e      	ldr	r2, [pc, #184]	; (8001444 <Uart_isr+0x168>)
 800138c:	5cd3      	ldrb	r3, [r2, r3]
 800138e:	737b      	strb	r3, [r7, #13]
				tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8001390:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <Uart_isr+0x168>)
 8001392:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	4b2b      	ldr	r3, [pc, #172]	; (8001448 <Uart_isr+0x16c>)
 800139a:	fba3 1302 	umull	r1, r3, r3, r2
 800139e:	0a9b      	lsrs	r3, r3, #10
 80013a0:	f44f 6183 	mov.w	r1, #1048	; 0x418
 80013a4:	fb01 f303 	mul.w	r3, r1, r3
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	4a26      	ldr	r2, [pc, #152]	; (8001444 <Uart_isr+0x168>)
 80013ac:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
				huart->Instance->SR;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
				huart->Instance->DR = c;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	7b7a      	ldrb	r2, [r7, #13]
 80013bc:	605a      	str	r2, [r3, #4]
		return;
 80013be:	e034      	b.n	800142a <Uart_isr+0x14e>
		else if (huart == pc_uart) {
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a1e      	ldr	r2, [pc, #120]	; (800143c <Uart_isr+0x160>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d130      	bne.n	800142a <Uart_isr+0x14e>
			if (tx_buffer2.head == tx_buffer2.tail) {
 80013c8:	4b20      	ldr	r3, [pc, #128]	; (800144c <Uart_isr+0x170>)
 80013ca:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 80013ce:	4b1f      	ldr	r3, [pc, #124]	; (800144c <Uart_isr+0x170>)
 80013d0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d108      	bne.n	80013ea <Uart_isr+0x10e>
				__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	68da      	ldr	r2, [r3, #12]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013e6:	60da      	str	r2, [r3, #12]
		return;
 80013e8:	e01f      	b.n	800142a <Uart_isr+0x14e>
				unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 80013ea:	4b18      	ldr	r3, [pc, #96]	; (800144c <Uart_isr+0x170>)
 80013ec:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80013f0:	4a16      	ldr	r2, [pc, #88]	; (800144c <Uart_isr+0x170>)
 80013f2:	5cd3      	ldrb	r3, [r2, r3]
 80013f4:	73bb      	strb	r3, [r7, #14]
				tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <Uart_isr+0x170>)
 80013f8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	4b12      	ldr	r3, [pc, #72]	; (8001448 <Uart_isr+0x16c>)
 8001400:	fba3 1302 	umull	r1, r3, r3, r2
 8001404:	0a9b      	lsrs	r3, r3, #10
 8001406:	f44f 6183 	mov.w	r1, #1048	; 0x418
 800140a:	fb01 f303 	mul.w	r3, r1, r3
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	4a0e      	ldr	r2, [pc, #56]	; (800144c <Uart_isr+0x170>)
 8001412:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
				huart->Instance->SR;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
				huart->Instance->DR = c;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	7bba      	ldrb	r2, [r7, #14]
 8001422:	605a      	str	r2, [r3, #4]
		return;
 8001424:	e001      	b.n	800142a <Uart_isr+0x14e>
		return;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <Uart_isr+0x150>
		return;
 800142a:	bf00      	nop
	}
}
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	2000116c 	.word	0x2000116c
 8001438:	20001130 	.word	0x20001130
 800143c:	200011b0 	.word	0x200011b0
 8001440:	20001138 	.word	0x20001138
 8001444:	200004d0 	.word	0x200004d0
 8001448:	fa232cf3 	.word	0xfa232cf3
 800144c:	20000d10 	.word	0x20000d10

08001450 <jump_to_app>:
#include <boot.h>
#include <stdint.h>

//create by Nguyen

void jump_to_app(uint32_t AppAddress) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	//SCB->VTOR = (uint32_t) AppAddress;
	HAL_RCC_DeInit();
 8001458:	f002 fae8 	bl	8003a2c <HAL_RCC_DeInit>
	HAL_DeInit();
 800145c:	f001 f85c 	bl	8002518 <HAL_DeInit>
	SCB->SHCSR &= ~( SCB_SHCSR_USGFAULTENA_Msk |\
 8001460:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <jump_to_app+0x48>)
 8001462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001464:	4a0c      	ldr	r2, [pc, #48]	; (8001498 <jump_to_app+0x48>)
 8001466:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800146a:	6253      	str	r3, [r2, #36]	; 0x24
 SCB_SHCSR_BUSFAULTENA_Msk |
	SCB_SHCSR_MEMFAULTENA_Msk);
	__set_MSP(*((volatile uint32_t*) AppAddress)); //
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f383 8808 	msr	MSP, r3
}
 8001478:	bf00      	nop
	SCB->VTOR = (uint32_t) AppAddress;
 800147a:	4a07      	ldr	r2, [pc, #28]	; (8001498 <jump_to_app+0x48>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6093      	str	r3, [r2, #8]
	// de SCB->VTOR chỗ này mới chạy được hàm này thành công, nếu để đầu chương trình sẽ lỗi
	uint32_t JumpAddress = *((volatile uint32_t*) (AppAddress + 4));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3304      	adds	r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	617b      	str	r3, [r7, #20]
	void (*reset_handler)(void) = (void*)JumpAddress;
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	613b      	str	r3, [r7, #16]
	reset_handler();
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4798      	blx	r3

}
 8001490:	bf00      	nop
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <convert_uint8_to_int>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
uint32_t convert_uint8_to_int(uint8_t *data) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    char str[9] = {'\0'};
 80014a4:	2300      	movs	r3, #0
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	f107 0310 	add.w	r3, r7, #16
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	711a      	strb	r2, [r3, #4]

    // Kiểm tra và loại bỏ tiền tố "0x" nếu có
    if (data[0] == '0' && (data[1] == 'x' || data[1] == 'X')) {
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b30      	cmp	r3, #48	; 0x30
 80014b8:	d10c      	bne.n	80014d4 <convert_uint8_to_int+0x38>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3301      	adds	r3, #1
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b78      	cmp	r3, #120	; 0x78
 80014c2:	d004      	beq.n	80014ce <convert_uint8_to_int+0x32>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3301      	adds	r3, #1
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b58      	cmp	r3, #88	; 0x58
 80014cc:	d102      	bne.n	80014d4 <convert_uint8_to_int+0x38>
        data += 2; // Bỏ qua "0x"
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	3302      	adds	r3, #2
 80014d2:	607b      	str	r3, [r7, #4]
    }

    // Copy dữ liệu vào chuỗi tạm thời
    for (int i = 0; i < 8; i++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
 80014d8:	e00c      	b.n	80014f4 <convert_uint8_to_int+0x58>
        str[i] = data[i];
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	7819      	ldrb	r1, [r3, #0]
 80014e2:	f107 020c 	add.w	r2, r7, #12
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	4413      	add	r3, r2
 80014ea:	460a      	mov	r2, r1
 80014ec:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++) {
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	3301      	adds	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	2b07      	cmp	r3, #7
 80014f8:	ddef      	ble.n	80014da <convert_uint8_to_int+0x3e>
    }

    uint32_t result = strtoul(str, NULL, 16);
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	2210      	movs	r2, #16
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f002 ff24 	bl	8004350 <strtoul>
 8001508:	61b8      	str	r0, [r7, #24]
    return result;
 800150a:	69bb      	ldr	r3, [r7, #24]
}
 800150c:	4618      	mov	r0, r3
 800150e:	3720      	adds	r7, #32
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <hexPairToInt>:
		result = -1;
	}

	return result;
}
int hexPairToInt(char hex1, char hex2) {
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	460a      	mov	r2, r1
 800151e:	71fb      	strb	r3, [r7, #7]
 8001520:	4613      	mov	r3, r2
 8001522:	71bb      	strb	r3, [r7, #6]
	int result1, result2;
	// Chuyển đổi ký tự hex1 thành giá trị int
	if (hex1 >= '0' && hex1 <= '9') {
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	2b2f      	cmp	r3, #47	; 0x2f
 8001528:	d906      	bls.n	8001538 <hexPairToInt+0x24>
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	2b39      	cmp	r3, #57	; 0x39
 800152e:	d803      	bhi.n	8001538 <hexPairToInt+0x24>
		result1 = hex1 - '0';
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	3b30      	subs	r3, #48	; 0x30
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	e016      	b.n	8001566 <hexPairToInt+0x52>
	} else if (hex1 >= 'A' && hex1 <= 'F') {
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	2b40      	cmp	r3, #64	; 0x40
 800153c:	d906      	bls.n	800154c <hexPairToInt+0x38>
 800153e:	79fb      	ldrb	r3, [r7, #7]
 8001540:	2b46      	cmp	r3, #70	; 0x46
 8001542:	d803      	bhi.n	800154c <hexPairToInt+0x38>
		result1 = hex1 - 'A' + 10;
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	3b37      	subs	r3, #55	; 0x37
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	e00c      	b.n	8001566 <hexPairToInt+0x52>
	} else if (hex1 >= 'a' && hex1 <= 'f') {
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	2b60      	cmp	r3, #96	; 0x60
 8001550:	d906      	bls.n	8001560 <hexPairToInt+0x4c>
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	2b66      	cmp	r3, #102	; 0x66
 8001556:	d803      	bhi.n	8001560 <hexPairToInt+0x4c>
		result1 = hex1 - 'a' + 10;
 8001558:	79fb      	ldrb	r3, [r7, #7]
 800155a:	3b57      	subs	r3, #87	; 0x57
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	e002      	b.n	8001566 <hexPairToInt+0x52>
	} else {
		// Xử lý ký tự không hợp lệ
		return -1;
 8001560:	f04f 33ff 	mov.w	r3, #4294967295
 8001564:	e024      	b.n	80015b0 <hexPairToInt+0x9c>
	}
	// Chuyển đổi ký tự hex2 thành giá trị int
	if (hex2 >= '0' && hex2 <= '9') {
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	2b2f      	cmp	r3, #47	; 0x2f
 800156a:	d906      	bls.n	800157a <hexPairToInt+0x66>
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	2b39      	cmp	r3, #57	; 0x39
 8001570:	d803      	bhi.n	800157a <hexPairToInt+0x66>
		result2 = hex2 - '0';
 8001572:	79bb      	ldrb	r3, [r7, #6]
 8001574:	3b30      	subs	r3, #48	; 0x30
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	e016      	b.n	80015a8 <hexPairToInt+0x94>
	} else if (hex2 >= 'A' && hex2 <= 'F') {
 800157a:	79bb      	ldrb	r3, [r7, #6]
 800157c:	2b40      	cmp	r3, #64	; 0x40
 800157e:	d906      	bls.n	800158e <hexPairToInt+0x7a>
 8001580:	79bb      	ldrb	r3, [r7, #6]
 8001582:	2b46      	cmp	r3, #70	; 0x46
 8001584:	d803      	bhi.n	800158e <hexPairToInt+0x7a>
		result2 = hex2 - 'A' + 10;
 8001586:	79bb      	ldrb	r3, [r7, #6]
 8001588:	3b37      	subs	r3, #55	; 0x37
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	e00c      	b.n	80015a8 <hexPairToInt+0x94>
	} else if (hex2 >= 'a' && hex2 <= 'f') {
 800158e:	79bb      	ldrb	r3, [r7, #6]
 8001590:	2b60      	cmp	r3, #96	; 0x60
 8001592:	d906      	bls.n	80015a2 <hexPairToInt+0x8e>
 8001594:	79bb      	ldrb	r3, [r7, #6]
 8001596:	2b66      	cmp	r3, #102	; 0x66
 8001598:	d803      	bhi.n	80015a2 <hexPairToInt+0x8e>
		result2 = hex2 - 'a' + 10;
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	3b57      	subs	r3, #87	; 0x57
 800159e:	60bb      	str	r3, [r7, #8]
 80015a0:	e002      	b.n	80015a8 <hexPairToInt+0x94>
	} else {
		// Xử lý ký tự không hợp lệ
		return -1;
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	e003      	b.n	80015b0 <hexPairToInt+0x9c>
	}
	// Kết hợp hai giá trị để tạo ra giá trị int cuối cùng
	return result1 * 16 + result2;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	011a      	lsls	r2, r3, #4
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	4413      	add	r3, r2
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3714      	adds	r7, #20
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <print_pc>:
void print_pc(const char *str) {
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
	Uart_sendstring(str, &huart2);
 80015c4:	4903      	ldr	r1, [pc, #12]	; (80015d4 <print_pc+0x18>)
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fc04 	bl	8000dd4 <Uart_sendstring>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200011b0 	.word	0x200011b0

080015d8 <print_pc_version>:
//
void print_pc_version() {
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	sprintf(version_buf, "%d.%d\n", BL_Version[0], BL_Version[1]);
 80015dc:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <print_pc_version+0x20>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <print_pc_version+0x20>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4905      	ldr	r1, [pc, #20]	; (80015fc <print_pc_version+0x24>)
 80015e6:	4806      	ldr	r0, [pc, #24]	; (8001600 <print_pc_version+0x28>)
 80015e8:	f002 febc 	bl	8004364 <siprintf>
	print_pc(version_buf);
 80015ec:	4804      	ldr	r0, [pc, #16]	; (8001600 <print_pc_version+0x28>)
 80015ee:	f7ff ffe5 	bl	80015bc <print_pc>
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20006120 	.word	0x20006120
 80015fc:	08004df8 	.word	0x08004df8
 8001600:	20006100 	.word	0x20006100

08001604 <count_string>:
//
int count_string(char *string, char search) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	70fb      	strb	r3, [r7, #3]
	int count = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]
	while (*string != search) {
 8001614:	e005      	b.n	8001622 <count_string+0x1e>
		count++;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
		string++;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	3301      	adds	r3, #1
 8001620:	607b      	str	r3, [r7, #4]
	while (*string != search) {
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	78fa      	ldrb	r2, [r7, #3]
 8001628:	429a      	cmp	r2, r3
 800162a:	d1f4      	bne.n	8001616 <count_string+0x12>
	}
	return count;
 800162c:	68fb      	ldr	r3, [r7, #12]
}
 800162e:	4618      	mov	r0, r3
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <count_string2>:
int count_string2(char *string, char search) {
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	460b      	mov	r3, r1
 8001646:	70fb      	strb	r3, [r7, #3]
	static int countForChar2 = 0;
	while (*string != search) {
 8001648:	e007      	b.n	800165a <count_string2+0x1e>
		countForChar2++;
 800164a:	4b0d      	ldr	r3, [pc, #52]	; (8001680 <count_string2+0x44>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	3301      	adds	r3, #1
 8001650:	4a0b      	ldr	r2, [pc, #44]	; (8001680 <count_string2+0x44>)
 8001652:	6013      	str	r3, [r2, #0]
		string++;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3301      	adds	r3, #1
 8001658:	607b      	str	r3, [r7, #4]
	while (*string != search) {
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	78fa      	ldrb	r2, [r7, #3]
 8001660:	429a      	cmp	r2, r3
 8001662:	d1f2      	bne.n	800164a <count_string2+0xe>
	}
	countForChar2++;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <count_string2+0x44>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	3301      	adds	r3, #1
 800166a:	4a05      	ldr	r2, [pc, #20]	; (8001680 <count_string2+0x44>)
 800166c:	6013      	str	r3, [r2, #0]
	return countForChar2;
 800166e:	4b04      	ldr	r3, [pc, #16]	; (8001680 <count_string2+0x44>)
 8001670:	681b      	ldr	r3, [r3, #0]
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	20006150 	.word	0x20006150

08001684 <count_string3>:
int count_string3(char *string, char search) {
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	460b      	mov	r3, r1
 800168e:	70fb      	strb	r3, [r7, #3]
	static int countForChar3 = 0;
	while (*string != search) {
 8001690:	e007      	b.n	80016a2 <count_string3+0x1e>
		countForChar3++;
 8001692:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <count_string3+0x44>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	3301      	adds	r3, #1
 8001698:	4a0b      	ldr	r2, [pc, #44]	; (80016c8 <count_string3+0x44>)
 800169a:	6013      	str	r3, [r2, #0]
		string++;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	3301      	adds	r3, #1
 80016a0:	607b      	str	r3, [r7, #4]
	while (*string != search) {
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	78fa      	ldrb	r2, [r7, #3]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d1f2      	bne.n	8001692 <count_string3+0xe>
	}
	countForChar3++;
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <count_string3+0x44>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	3301      	adds	r3, #1
 80016b2:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <count_string3+0x44>)
 80016b4:	6013      	str	r3, [r2, #0]
	return countForChar3;
 80016b6:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <count_string3+0x44>)
 80016b8:	681b      	ldr	r3, [r3, #0]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	20006154 	.word	0x20006154

080016cc <ReadAllLine>:
StatusReadHexFile ReadAllLine(char *pBufferData) {
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	; 0x30
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
	uint8_t u16CaculChecksum;
	FieldHexFile State;
	int u32Count = 0u;
 80016d4:	2300      	movs	r3, #0
 80016d6:	62bb      	str	r3, [r7, #40]	; 0x28
	int u32DataCount = 0u;
 80016d8:	2300      	movs	r3, #0
 80016da:	627b      	str	r3, [r7, #36]	; 0x24
	int addressInt1 = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	623b      	str	r3, [r7, #32]
	int addressInt2 = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61fb      	str	r3, [r7, #28]
	int test1 = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]
	int test2 = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
	uint16_t test3 = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	827b      	strh	r3, [r7, #18]
	for (u32DataCount = 0; u32DataCount < strlen(hexStruct.u8Data);
 80016f0:	2300      	movs	r3, #0
 80016f2:	627b      	str	r3, [r7, #36]	; 0x24
 80016f4:	e008      	b.n	8001708 <ReadAllLine+0x3c>
			u32DataCount++) {
		hexStruct.u8Data[u32DataCount] = '\0';
 80016f6:	4a97      	ldr	r2, [pc, #604]	; (8001954 <ReadAllLine+0x288>)
 80016f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016fa:	4413      	add	r3, r2
 80016fc:	3307      	adds	r3, #7
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
			u32DataCount++) {
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	3301      	adds	r3, #1
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
	for (u32DataCount = 0; u32DataCount < strlen(hexStruct.u8Data);
 8001708:	4893      	ldr	r0, [pc, #588]	; (8001958 <ReadAllLine+0x28c>)
 800170a:	f7fe fd73 	bl	80001f4 <strlen>
 800170e:	4602      	mov	r2, r0
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	429a      	cmp	r2, r3
 8001714:	d8ef      	bhi.n	80016f6 <ReadAllLine+0x2a>
	}
	State = START_CODE;
 8001716:	2300      	movs	r3, #0
 8001718:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for (u32Count = 0; u32Count < strlen(pBufferData); u32Count++) {
 800171c:	2300      	movs	r3, #0
 800171e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001720:	e10b      	b.n	800193a <ReadAllLine+0x26e>
		switch (State) {
 8001722:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001726:	2b06      	cmp	r3, #6
 8001728:	f200 8102 	bhi.w	8001930 <ReadAllLine+0x264>
 800172c:	a201      	add	r2, pc, #4	; (adr r2, 8001734 <ReadAllLine+0x68>)
 800172e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001732:	bf00      	nop
 8001734:	08001751 	.word	0x08001751
 8001738:	08001769 	.word	0x08001769
 800173c:	08001793 	.word	0x08001793
 8001740:	080017eb 	.word	0x080017eb
 8001744:	08001827 	.word	0x08001827
 8001748:	08001867 	.word	0x08001867
 800174c:	080018b3 	.word	0x080018b3
		case START_CODE: {
			if (pBufferData[u32Count] != ':') {
 8001750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	2b3a      	cmp	r3, #58	; 0x3a
 800175a:	d001      	beq.n	8001760 <ReadAllLine+0x94>
				return READ_FAILED;
 800175c:	2301      	movs	r3, #1
 800175e:	e0f5      	b.n	800194c <ReadAllLine+0x280>
			} else {
				State = BYTE_COUNT;
 8001760:	2301      	movs	r3, #1
 8001762:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			}
			break;
 8001766:	e0e5      	b.n	8001934 <ReadAllLine+0x268>
		}
		case BYTE_COUNT: {
			test1 = hexPairToInt(pBufferData[1], pBufferData[2]);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3301      	adds	r3, #1
 800176c:	781a      	ldrb	r2, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3302      	adds	r3, #2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	4619      	mov	r1, r3
 8001776:	4610      	mov	r0, r2
 8001778:	f7ff fecc 	bl	8001514 <hexPairToInt>
 800177c:	61b8      	str	r0, [r7, #24]
			hexStruct.u8ByteCount = test1;
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b74      	ldr	r3, [pc, #464]	; (8001954 <ReadAllLine+0x288>)
 8001784:	701a      	strb	r2, [r3, #0]
			u32Count = 2u;
 8001786:	2302      	movs	r3, #2
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
			State = ADDRESS;
 800178a:	2302      	movs	r3, #2
 800178c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			break;
 8001790:	e0d0      	b.n	8001934 <ReadAllLine+0x268>
		}
		case ADDRESS: {
			hexStruct.u8Addr[0] = pBufferData[3];
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3303      	adds	r3, #3
 8001796:	781a      	ldrb	r2, [r3, #0]
 8001798:	4b6e      	ldr	r3, [pc, #440]	; (8001954 <ReadAllLine+0x288>)
 800179a:	705a      	strb	r2, [r3, #1]
			hexStruct.u8Addr[1] = pBufferData[4];
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3304      	adds	r3, #4
 80017a0:	781a      	ldrb	r2, [r3, #0]
 80017a2:	4b6c      	ldr	r3, [pc, #432]	; (8001954 <ReadAllLine+0x288>)
 80017a4:	709a      	strb	r2, [r3, #2]
			hexStruct.u8Addr[2] = pBufferData[5];
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3305      	adds	r3, #5
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	4b69      	ldr	r3, [pc, #420]	; (8001954 <ReadAllLine+0x288>)
 80017ae:	70da      	strb	r2, [r3, #3]
			hexStruct.u8Addr[3] = pBufferData[6];
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3306      	adds	r3, #6
 80017b4:	781a      	ldrb	r2, [r3, #0]
 80017b6:	4b67      	ldr	r3, [pc, #412]	; (8001954 <ReadAllLine+0x288>)
 80017b8:	711a      	strb	r2, [r3, #4]
			addressInt1 = hexPairToInt(hexStruct.u8Addr[0],
 80017ba:	4b66      	ldr	r3, [pc, #408]	; (8001954 <ReadAllLine+0x288>)
 80017bc:	785b      	ldrb	r3, [r3, #1]
					hexStruct.u8Addr[1]);
 80017be:	4a65      	ldr	r2, [pc, #404]	; (8001954 <ReadAllLine+0x288>)
 80017c0:	7892      	ldrb	r2, [r2, #2]
			addressInt1 = hexPairToInt(hexStruct.u8Addr[0],
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7ff fea5 	bl	8001514 <hexPairToInt>
 80017ca:	6238      	str	r0, [r7, #32]
			addressInt2 = hexPairToInt(hexStruct.u8Addr[2],
 80017cc:	4b61      	ldr	r3, [pc, #388]	; (8001954 <ReadAllLine+0x288>)
 80017ce:	78db      	ldrb	r3, [r3, #3]
					hexStruct.u8Addr[3]);
 80017d0:	4a60      	ldr	r2, [pc, #384]	; (8001954 <ReadAllLine+0x288>)
 80017d2:	7912      	ldrb	r2, [r2, #4]
			addressInt2 = hexPairToInt(hexStruct.u8Addr[2],
 80017d4:	4611      	mov	r1, r2
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fe9c 	bl	8001514 <hexPairToInt>
 80017dc:	61f8      	str	r0, [r7, #28]
			u32Count = 6u;
 80017de:	2306      	movs	r3, #6
 80017e0:	62bb      	str	r3, [r7, #40]	; 0x28
			State = RECORD_TYPE;
 80017e2:	2303      	movs	r3, #3
 80017e4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			break;
 80017e8:	e0a4      	b.n	8001934 <ReadAllLine+0x268>
		}
		case RECORD_TYPE: {
			hexStruct.u8RecordType[0] = pBufferData[7];
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3307      	adds	r3, #7
 80017ee:	781a      	ldrb	r2, [r3, #0]
 80017f0:	4b58      	ldr	r3, [pc, #352]	; (8001954 <ReadAllLine+0x288>)
 80017f2:	715a      	strb	r2, [r3, #5]
			hexStruct.u8RecordType[1] = pBufferData[8];
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3308      	adds	r3, #8
 80017f8:	781a      	ldrb	r2, [r3, #0]
 80017fa:	4b56      	ldr	r3, [pc, #344]	; (8001954 <ReadAllLine+0x288>)
 80017fc:	719a      	strb	r2, [r3, #6]
			test2 = hexPairToInt(hexStruct.u8RecordType[0],
 80017fe:	4b55      	ldr	r3, [pc, #340]	; (8001954 <ReadAllLine+0x288>)
 8001800:	795b      	ldrb	r3, [r3, #5]
					hexStruct.u8RecordType[1]);
 8001802:	4a54      	ldr	r2, [pc, #336]	; (8001954 <ReadAllLine+0x288>)
 8001804:	7992      	ldrb	r2, [r2, #6]
			test2 = hexPairToInt(hexStruct.u8RecordType[0],
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fe83 	bl	8001514 <hexPairToInt>
 800180e:	6178      	str	r0, [r7, #20]
			if (test2 == 1) {
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d101      	bne.n	800181a <ReadAllLine+0x14e>
				return READ_FAILED;
 8001816:	2301      	movs	r3, #1
 8001818:	e098      	b.n	800194c <ReadAllLine+0x280>
			}
			u32Count = 8u;
 800181a:	2308      	movs	r3, #8
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
			State = DATA;
 800181e:	2304      	movs	r3, #4
 8001820:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			break;
 8001824:	e086      	b.n	8001934 <ReadAllLine+0x268>
		}
		case DATA: {
			for (int i = 9; i < (hexStruct.u8ByteCount) * 2 + 9; i++) {
 8001826:	2309      	movs	r3, #9
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	e00c      	b.n	8001846 <ReadAllLine+0x17a>
				hexStruct.u8Data[i - 9] = pBufferData[i];
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	441a      	add	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	3b09      	subs	r3, #9
 8001836:	7811      	ldrb	r1, [r2, #0]
 8001838:	4a46      	ldr	r2, [pc, #280]	; (8001954 <ReadAllLine+0x288>)
 800183a:	4413      	add	r3, r2
 800183c:	460a      	mov	r2, r1
 800183e:	71da      	strb	r2, [r3, #7]
			for (int i = 9; i < (hexStruct.u8ByteCount) * 2 + 9; i++) {
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	3301      	adds	r3, #1
 8001844:	60fb      	str	r3, [r7, #12]
 8001846:	4b43      	ldr	r3, [pc, #268]	; (8001954 <ReadAllLine+0x288>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	3304      	adds	r3, #4
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	429a      	cmp	r2, r3
 8001852:	ddeb      	ble.n	800182c <ReadAllLine+0x160>
				if (test2 == 0) {
				}
			}
			u32Count = 8u + (hexStruct.u8ByteCount) * 2;
 8001854:	4b3f      	ldr	r3, [pc, #252]	; (8001954 <ReadAllLine+0x288>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	3308      	adds	r3, #8
 800185c:	62bb      	str	r3, [r7, #40]	; 0x28
			State = CHECKSUM;
 800185e:	2305      	movs	r3, #5
 8001860:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			break;
 8001864:	e066      	b.n	8001934 <ReadAllLine+0x268>
		}
		case CHECKSUM: {
			hexStruct.u8Checksum[0] =
					pBufferData[9 + hexStruct.u8ByteCount * 2];
 8001866:	4b3b      	ldr	r3, [pc, #236]	; (8001954 <ReadAllLine+0x288>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	3309      	adds	r3, #9
 800186e:	461a      	mov	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	781a      	ldrb	r2, [r3, #0]
			hexStruct.u8Checksum[0] =
 8001876:	4b37      	ldr	r3, [pc, #220]	; (8001954 <ReadAllLine+0x288>)
 8001878:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			hexStruct.u8Checksum[1] =
					pBufferData[10 + hexStruct.u8ByteCount * 2];
 800187c:	4b35      	ldr	r3, [pc, #212]	; (8001954 <ReadAllLine+0x288>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	3305      	adds	r3, #5
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	461a      	mov	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	781a      	ldrb	r2, [r3, #0]
			hexStruct.u8Checksum[1] =
 800188c:	4b31      	ldr	r3, [pc, #196]	; (8001954 <ReadAllLine+0x288>)
 800188e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			test3 = hexPairToInt(hexStruct.u8Checksum[0],
 8001892:	4b30      	ldr	r3, [pc, #192]	; (8001954 <ReadAllLine+0x288>)
 8001894:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
					hexStruct.u8Checksum[1]);
 8001898:	4a2e      	ldr	r2, [pc, #184]	; (8001954 <ReadAllLine+0x288>)
 800189a:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
			test3 = hexPairToInt(hexStruct.u8Checksum[0],
 800189e:	4611      	mov	r1, r2
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fe37 	bl	8001514 <hexPairToInt>
 80018a6:	4603      	mov	r3, r0
 80018a8:	827b      	strh	r3, [r7, #18]
			State = DONE;
 80018aa:	2306      	movs	r3, #6
 80018ac:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			break;
 80018b0:	e040      	b.n	8001934 <ReadAllLine+0x268>
		}
		case DONE: {   //printf ("byte count : %d\n", test1);
					   //printf ("address:%02d-%02d\n ", addressInt1, addressInt2);
					   //printf ("record type : %d", test2);
			u16CaculChecksum = test1 + addressInt1 + addressInt2 + test2;
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	4413      	add	r3, r2
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4413      	add	r3, r2
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	4413      	add	r3, r2
 80018cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (u32DataCount = 0; u32DataCount < hexStruct.u8ByteCount * 2;
 80018d0:	2300      	movs	r3, #0
 80018d2:	627b      	str	r3, [r7, #36]	; 0x24
 80018d4:	e017      	b.n	8001906 <ReadAllLine+0x23a>
					u32DataCount += 2) {
				u16CaculChecksum = u16CaculChecksum
						+ hexPairToInt(hexStruct.u8Data[u32DataCount],
 80018d6:	4a1f      	ldr	r2, [pc, #124]	; (8001954 <ReadAllLine+0x288>)
 80018d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018da:	4413      	add	r3, r2
 80018dc:	3307      	adds	r3, #7
 80018de:	781a      	ldrb	r2, [r3, #0]
								hexStruct.u8Data[u32DataCount + 1]);
 80018e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e2:	3301      	adds	r3, #1
 80018e4:	491b      	ldr	r1, [pc, #108]	; (8001954 <ReadAllLine+0x288>)
 80018e6:	440b      	add	r3, r1
 80018e8:	79db      	ldrb	r3, [r3, #7]
						+ hexPairToInt(hexStruct.u8Data[u32DataCount],
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f7ff fe11 	bl	8001514 <hexPairToInt>
 80018f2:	4603      	mov	r3, r0
 80018f4:	b2da      	uxtb	r2, r3
				u16CaculChecksum = u16CaculChecksum
 80018f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80018fa:	4413      	add	r3, r2
 80018fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					u32DataCount += 2) {
 8001900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001902:	3302      	adds	r3, #2
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
			for (u32DataCount = 0; u32DataCount < hexStruct.u8ByteCount * 2;
 8001906:	4b13      	ldr	r3, [pc, #76]	; (8001954 <ReadAllLine+0x288>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800190e:	429a      	cmp	r2, r3
 8001910:	dbe1      	blt.n	80018d6 <ReadAllLine+0x20a>
			}
			u16CaculChecksum = ~u16CaculChecksum + 1;
 8001912:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001916:	425b      	negs	r3, r3
 8001918:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (u16CaculChecksum == test3) {
 800191c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001920:	b29b      	uxth	r3, r3
 8001922:	8a7a      	ldrh	r2, [r7, #18]
 8001924:	429a      	cmp	r2, r3
 8001926:	d101      	bne.n	800192c <ReadAllLine+0x260>
				return READ_SUCCESFULLY;
 8001928:	2300      	movs	r3, #0
 800192a:	e00f      	b.n	800194c <ReadAllLine+0x280>
			} else {
				return READ_FAILED;
 800192c:	2301      	movs	r3, #1
 800192e:	e00d      	b.n	800194c <ReadAllLine+0x280>
			}
			break;
		}
		default: {
			return READ_FAILED;
 8001930:	2301      	movs	r3, #1
 8001932:	e00b      	b.n	800194c <ReadAllLine+0x280>
	for (u32Count = 0; u32Count < strlen(pBufferData); u32Count++) {
 8001934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001936:	3301      	adds	r3, #1
 8001938:	62bb      	str	r3, [r7, #40]	; 0x28
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7fe fc5a 	bl	80001f4 <strlen>
 8001940:	4602      	mov	r2, r0
 8001942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001944:	429a      	cmp	r2, r3
 8001946:	f63f aeec 	bhi.w	8001722 <ReadAllLine+0x56>
			break;
		}
		}
	}
	return READ_SUCCESFULLY;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3730      	adds	r7, #48	; 0x30
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20001140 	.word	0x20001140
 8001958:	20001147 	.word	0x20001147

0800195c <CopyandFlash>:
void CopyandFlash(char *arrayCopy, char *arrayTransfered , uint32_t address) {
 800195c:	b580      	push	{r7, lr}
 800195e:	b092      	sub	sp, #72	; 0x48
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
	int i = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	647b      	str	r3, [r7, #68]	; 0x44
	int indexTest = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	643b      	str	r3, [r7, #64]	; 0x40
	int indexNumber = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	623b      	str	r3, [r7, #32]
	int toggle = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	63fb      	str	r3, [r7, #60]	; 0x3c
	int indexOld = count_string2(arrayCopy + indexTest, '\n');
 8001978:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	4413      	add	r3, r2
 800197e:	210a      	movs	r1, #10
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fe5b 	bl	800163c <count_string2>
 8001986:	63b8      	str	r0, [r7, #56]	; 0x38
	uint32_t addRess=address;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	637b      	str	r3, [r7, #52]	; 0x34
	Flash_Erase(addRess);
 800198c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800198e:	f7fe ffc1 	bl	8000914 <Flash_Erase>
	while (1) {
		indexNumber = count_string3(arrayCopy + indexTest, '\n');
 8001992:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	4413      	add	r3, r2
 8001998:	210a      	movs	r1, #10
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fe72 	bl	8001684 <count_string3>
 80019a0:	6238      	str	r0, [r7, #32]
		if (toggle == 0) {
 80019a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d103      	bne.n	80019b0 <CopyandFlash+0x54>
			toggle++;
 80019a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019aa:	3301      	adds	r3, #1
 80019ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019ae:	e003      	b.n	80019b8 <CopyandFlash+0x5c>
		} else {
			indexOld = indexNumber - indexTest;
 80019b0:	6a3a      	ldr	r2, [r7, #32]
 80019b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	63bb      	str	r3, [r7, #56]	; 0x38
		}
		for (int j = 0; j < indexOld; j++) {
 80019b8:	2300      	movs	r3, #0
 80019ba:	633b      	str	r3, [r7, #48]	; 0x30
 80019bc:	e00d      	b.n	80019da <CopyandFlash+0x7e>
			arrayTransfered[j] = arrayCopy[i++];
 80019be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	647a      	str	r2, [r7, #68]	; 0x44
 80019c4:	461a      	mov	r2, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	441a      	add	r2, r3
 80019ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	440b      	add	r3, r1
 80019d0:	7812      	ldrb	r2, [r2, #0]
 80019d2:	701a      	strb	r2, [r3, #0]
		for (int j = 0; j < indexOld; j++) {
 80019d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019d6:	3301      	adds	r3, #1
 80019d8:	633b      	str	r3, [r7, #48]	; 0x30
 80019da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019de:	429a      	cmp	r2, r3
 80019e0:	dbed      	blt.n	80019be <CopyandFlash+0x62>
		}
		indexTest = indexNumber;
 80019e2:	6a3b      	ldr	r3, [r7, #32]
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
		if (ReadAllLine(arrayTransfered) != READ_SUCCESFULLY) {
 80019e6:	68b8      	ldr	r0, [r7, #8]
 80019e8:	f7ff fe70 	bl	80016cc <ReadAllLine>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 80f1 	bne.w	8001bd6 <CopyandFlash+0x27a>
			break;
		} else {
			tempfordata[0]=hexStruct.u8Data[6];
 80019f4:	4b7a      	ldr	r3, [pc, #488]	; (8001be0 <CopyandFlash+0x284>)
 80019f6:	7b5a      	ldrb	r2, [r3, #13]
 80019f8:	4b7a      	ldr	r3, [pc, #488]	; (8001be4 <CopyandFlash+0x288>)
 80019fa:	701a      	strb	r2, [r3, #0]
			tempfordata[1]=hexStruct.u8Data[7];
 80019fc:	4b78      	ldr	r3, [pc, #480]	; (8001be0 <CopyandFlash+0x284>)
 80019fe:	7b9a      	ldrb	r2, [r3, #14]
 8001a00:	4b78      	ldr	r3, [pc, #480]	; (8001be4 <CopyandFlash+0x288>)
 8001a02:	705a      	strb	r2, [r3, #1]
			tempfordata[2]=hexStruct.u8Data[4];
 8001a04:	4b76      	ldr	r3, [pc, #472]	; (8001be0 <CopyandFlash+0x284>)
 8001a06:	7ada      	ldrb	r2, [r3, #11]
 8001a08:	4b76      	ldr	r3, [pc, #472]	; (8001be4 <CopyandFlash+0x288>)
 8001a0a:	709a      	strb	r2, [r3, #2]
			tempfordata[3]=hexStruct.u8Data[5];
 8001a0c:	4b74      	ldr	r3, [pc, #464]	; (8001be0 <CopyandFlash+0x284>)
 8001a0e:	7b1a      	ldrb	r2, [r3, #12]
 8001a10:	4b74      	ldr	r3, [pc, #464]	; (8001be4 <CopyandFlash+0x288>)
 8001a12:	70da      	strb	r2, [r3, #3]
			tempfordata[4]=hexStruct.u8Data[2];
 8001a14:	4b72      	ldr	r3, [pc, #456]	; (8001be0 <CopyandFlash+0x284>)
 8001a16:	7a5a      	ldrb	r2, [r3, #9]
 8001a18:	4b72      	ldr	r3, [pc, #456]	; (8001be4 <CopyandFlash+0x288>)
 8001a1a:	711a      	strb	r2, [r3, #4]
			tempfordata[5]=hexStruct.u8Data[3];
 8001a1c:	4b70      	ldr	r3, [pc, #448]	; (8001be0 <CopyandFlash+0x284>)
 8001a1e:	7a9a      	ldrb	r2, [r3, #10]
 8001a20:	4b70      	ldr	r3, [pc, #448]	; (8001be4 <CopyandFlash+0x288>)
 8001a22:	715a      	strb	r2, [r3, #5]
			tempfordata[6]=hexStruct.u8Data[0];
 8001a24:	4b6e      	ldr	r3, [pc, #440]	; (8001be0 <CopyandFlash+0x284>)
 8001a26:	79da      	ldrb	r2, [r3, #7]
 8001a28:	4b6e      	ldr	r3, [pc, #440]	; (8001be4 <CopyandFlash+0x288>)
 8001a2a:	719a      	strb	r2, [r3, #6]
			tempfordata[7]=hexStruct.u8Data[1];
 8001a2c:	4b6c      	ldr	r3, [pc, #432]	; (8001be0 <CopyandFlash+0x284>)
 8001a2e:	7a1a      	ldrb	r2, [r3, #8]
 8001a30:	4b6c      	ldr	r3, [pc, #432]	; (8001be4 <CopyandFlash+0x288>)
 8001a32:	71da      	strb	r2, [r3, #7]
			tempfordata[8]=hexStruct.u8Data[14];
 8001a34:	4b6a      	ldr	r3, [pc, #424]	; (8001be0 <CopyandFlash+0x284>)
 8001a36:	7d5a      	ldrb	r2, [r3, #21]
 8001a38:	4b6a      	ldr	r3, [pc, #424]	; (8001be4 <CopyandFlash+0x288>)
 8001a3a:	721a      	strb	r2, [r3, #8]
			tempfordata[9]=hexStruct.u8Data[15];
 8001a3c:	4b68      	ldr	r3, [pc, #416]	; (8001be0 <CopyandFlash+0x284>)
 8001a3e:	7d9a      	ldrb	r2, [r3, #22]
 8001a40:	4b68      	ldr	r3, [pc, #416]	; (8001be4 <CopyandFlash+0x288>)
 8001a42:	725a      	strb	r2, [r3, #9]
			tempfordata[10]=hexStruct.u8Data[12];
 8001a44:	4b66      	ldr	r3, [pc, #408]	; (8001be0 <CopyandFlash+0x284>)
 8001a46:	7cda      	ldrb	r2, [r3, #19]
 8001a48:	4b66      	ldr	r3, [pc, #408]	; (8001be4 <CopyandFlash+0x288>)
 8001a4a:	729a      	strb	r2, [r3, #10]
			tempfordata[11]=hexStruct.u8Data[13];
 8001a4c:	4b64      	ldr	r3, [pc, #400]	; (8001be0 <CopyandFlash+0x284>)
 8001a4e:	7d1a      	ldrb	r2, [r3, #20]
 8001a50:	4b64      	ldr	r3, [pc, #400]	; (8001be4 <CopyandFlash+0x288>)
 8001a52:	72da      	strb	r2, [r3, #11]
			tempfordata[12]=hexStruct.u8Data[10];
 8001a54:	4b62      	ldr	r3, [pc, #392]	; (8001be0 <CopyandFlash+0x284>)
 8001a56:	7c5a      	ldrb	r2, [r3, #17]
 8001a58:	4b62      	ldr	r3, [pc, #392]	; (8001be4 <CopyandFlash+0x288>)
 8001a5a:	731a      	strb	r2, [r3, #12]
			tempfordata[13]=hexStruct.u8Data[11];
 8001a5c:	4b60      	ldr	r3, [pc, #384]	; (8001be0 <CopyandFlash+0x284>)
 8001a5e:	7c9a      	ldrb	r2, [r3, #18]
 8001a60:	4b60      	ldr	r3, [pc, #384]	; (8001be4 <CopyandFlash+0x288>)
 8001a62:	735a      	strb	r2, [r3, #13]
			tempfordata[14]=hexStruct.u8Data[8];
 8001a64:	4b5e      	ldr	r3, [pc, #376]	; (8001be0 <CopyandFlash+0x284>)
 8001a66:	7bda      	ldrb	r2, [r3, #15]
 8001a68:	4b5e      	ldr	r3, [pc, #376]	; (8001be4 <CopyandFlash+0x288>)
 8001a6a:	739a      	strb	r2, [r3, #14]
			tempfordata[15]=hexStruct.u8Data[9];
 8001a6c:	4b5c      	ldr	r3, [pc, #368]	; (8001be0 <CopyandFlash+0x284>)
 8001a6e:	7c1a      	ldrb	r2, [r3, #16]
 8001a70:	4b5c      	ldr	r3, [pc, #368]	; (8001be4 <CopyandFlash+0x288>)
 8001a72:	73da      	strb	r2, [r3, #15]
			tempfordata[16]=hexStruct.u8Data[22];
 8001a74:	4b5a      	ldr	r3, [pc, #360]	; (8001be0 <CopyandFlash+0x284>)
 8001a76:	7f5a      	ldrb	r2, [r3, #29]
 8001a78:	4b5a      	ldr	r3, [pc, #360]	; (8001be4 <CopyandFlash+0x288>)
 8001a7a:	741a      	strb	r2, [r3, #16]
			tempfordata[17]=hexStruct.u8Data[23];
 8001a7c:	4b58      	ldr	r3, [pc, #352]	; (8001be0 <CopyandFlash+0x284>)
 8001a7e:	7f9a      	ldrb	r2, [r3, #30]
 8001a80:	4b58      	ldr	r3, [pc, #352]	; (8001be4 <CopyandFlash+0x288>)
 8001a82:	745a      	strb	r2, [r3, #17]
			tempfordata[18]=hexStruct.u8Data[20];
 8001a84:	4b56      	ldr	r3, [pc, #344]	; (8001be0 <CopyandFlash+0x284>)
 8001a86:	7eda      	ldrb	r2, [r3, #27]
 8001a88:	4b56      	ldr	r3, [pc, #344]	; (8001be4 <CopyandFlash+0x288>)
 8001a8a:	749a      	strb	r2, [r3, #18]
			tempfordata[19]=hexStruct.u8Data[21];
 8001a8c:	4b54      	ldr	r3, [pc, #336]	; (8001be0 <CopyandFlash+0x284>)
 8001a8e:	7f1a      	ldrb	r2, [r3, #28]
 8001a90:	4b54      	ldr	r3, [pc, #336]	; (8001be4 <CopyandFlash+0x288>)
 8001a92:	74da      	strb	r2, [r3, #19]
			tempfordata[20]=hexStruct.u8Data[18];
 8001a94:	4b52      	ldr	r3, [pc, #328]	; (8001be0 <CopyandFlash+0x284>)
 8001a96:	7e5a      	ldrb	r2, [r3, #25]
 8001a98:	4b52      	ldr	r3, [pc, #328]	; (8001be4 <CopyandFlash+0x288>)
 8001a9a:	751a      	strb	r2, [r3, #20]
			tempfordata[21]=hexStruct.u8Data[19];
 8001a9c:	4b50      	ldr	r3, [pc, #320]	; (8001be0 <CopyandFlash+0x284>)
 8001a9e:	7e9a      	ldrb	r2, [r3, #26]
 8001aa0:	4b50      	ldr	r3, [pc, #320]	; (8001be4 <CopyandFlash+0x288>)
 8001aa2:	755a      	strb	r2, [r3, #21]
			tempfordata[22]=hexStruct.u8Data[16];
 8001aa4:	4b4e      	ldr	r3, [pc, #312]	; (8001be0 <CopyandFlash+0x284>)
 8001aa6:	7dda      	ldrb	r2, [r3, #23]
 8001aa8:	4b4e      	ldr	r3, [pc, #312]	; (8001be4 <CopyandFlash+0x288>)
 8001aaa:	759a      	strb	r2, [r3, #22]
			tempfordata[23]=hexStruct.u8Data[17];
 8001aac:	4b4c      	ldr	r3, [pc, #304]	; (8001be0 <CopyandFlash+0x284>)
 8001aae:	7e1a      	ldrb	r2, [r3, #24]
 8001ab0:	4b4c      	ldr	r3, [pc, #304]	; (8001be4 <CopyandFlash+0x288>)
 8001ab2:	75da      	strb	r2, [r3, #23]
			tempfordata[24]=hexStruct.u8Data[30];
 8001ab4:	4b4a      	ldr	r3, [pc, #296]	; (8001be0 <CopyandFlash+0x284>)
 8001ab6:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001aba:	4b4a      	ldr	r3, [pc, #296]	; (8001be4 <CopyandFlash+0x288>)
 8001abc:	761a      	strb	r2, [r3, #24]
			tempfordata[25]=hexStruct.u8Data[31];
 8001abe:	4b48      	ldr	r3, [pc, #288]	; (8001be0 <CopyandFlash+0x284>)
 8001ac0:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8001ac4:	4b47      	ldr	r3, [pc, #284]	; (8001be4 <CopyandFlash+0x288>)
 8001ac6:	765a      	strb	r2, [r3, #25]
			tempfordata[26]=hexStruct.u8Data[28];
 8001ac8:	4b45      	ldr	r3, [pc, #276]	; (8001be0 <CopyandFlash+0x284>)
 8001aca:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8001ace:	4b45      	ldr	r3, [pc, #276]	; (8001be4 <CopyandFlash+0x288>)
 8001ad0:	769a      	strb	r2, [r3, #26]
			tempfordata[27]=hexStruct.u8Data[29];
 8001ad2:	4b43      	ldr	r3, [pc, #268]	; (8001be0 <CopyandFlash+0x284>)
 8001ad4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001ad8:	4b42      	ldr	r3, [pc, #264]	; (8001be4 <CopyandFlash+0x288>)
 8001ada:	76da      	strb	r2, [r3, #27]
			tempfordata[28]=hexStruct.u8Data[26];
 8001adc:	4b40      	ldr	r3, [pc, #256]	; (8001be0 <CopyandFlash+0x284>)
 8001ade:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001ae2:	4b40      	ldr	r3, [pc, #256]	; (8001be4 <CopyandFlash+0x288>)
 8001ae4:	771a      	strb	r2, [r3, #28]
			tempfordata[29]=hexStruct.u8Data[27];
 8001ae6:	4b3e      	ldr	r3, [pc, #248]	; (8001be0 <CopyandFlash+0x284>)
 8001ae8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001aec:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <CopyandFlash+0x288>)
 8001aee:	775a      	strb	r2, [r3, #29]
			tempfordata[30]=hexStruct.u8Data[24];
 8001af0:	4b3b      	ldr	r3, [pc, #236]	; (8001be0 <CopyandFlash+0x284>)
 8001af2:	7fda      	ldrb	r2, [r3, #31]
 8001af4:	4b3b      	ldr	r3, [pc, #236]	; (8001be4 <CopyandFlash+0x288>)
 8001af6:	779a      	strb	r2, [r3, #30]
			tempfordata[31]=hexStruct.u8Data[25];
 8001af8:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <CopyandFlash+0x284>)
 8001afa:	f893 2020 	ldrb.w	r2, [r3, #32]
 8001afe:	4b39      	ldr	r3, [pc, #228]	; (8001be4 <CopyandFlash+0x288>)
 8001b00:	77da      	strb	r2, [r3, #31]
			uint16_t test2 = hexPairToInt(hexStruct.u8RecordType[0],hexStruct.u8RecordType[1]);
 8001b02:	4b37      	ldr	r3, [pc, #220]	; (8001be0 <CopyandFlash+0x284>)
 8001b04:	795b      	ldrb	r3, [r3, #5]
 8001b06:	4a36      	ldr	r2, [pc, #216]	; (8001be0 <CopyandFlash+0x284>)
 8001b08:	7992      	ldrb	r2, [r2, #6]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fd01 	bl	8001514 <hexPairToInt>
 8001b12:	4603      	mov	r3, r0
 8001b14:	83fb      	strh	r3, [r7, #30]
			if(test2!=0){
 8001b16:	8bfb      	ldrh	r3, [r7, #30]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d152      	bne.n	8001bc2 <CopyandFlash+0x266>
				}
			else {
					if(hexStruct.u8ByteCount==0x10){
 8001b1c:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <CopyandFlash+0x284>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	2b10      	cmp	r3, #16
 8001b22:	d117      	bne.n	8001b54 <CopyandFlash+0x1f8>
						for (int i =0; i < 32; i =i+8){
 8001b24:	2300      	movs	r3, #0
 8001b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b28:	e010      	b.n	8001b4c <CopyandFlash+0x1f0>
							uint32_t result = convert_uint8_to_int(tempfordata+i);
 8001b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2c:	4a2d      	ldr	r2, [pc, #180]	; (8001be4 <CopyandFlash+0x288>)
 8001b2e:	4413      	add	r3, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fcb3 	bl	800149c <convert_uint8_to_int>
 8001b36:	6138      	str	r0, [r7, #16]
							Flash_Write_Data_Int(addRess,result);
 8001b38:	6939      	ldr	r1, [r7, #16]
 8001b3a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001b3c:	f7fe fed2 	bl	80008e4 <Flash_Write_Data_Int>
							addRess +=4;
 8001b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b42:	3304      	adds	r3, #4
 8001b44:	637b      	str	r3, [r7, #52]	; 0x34
						for (int i =0; i < 32; i =i+8){
 8001b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b48:	3308      	adds	r3, #8
 8001b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4e:	2b1f      	cmp	r3, #31
 8001b50:	ddeb      	ble.n	8001b2a <CopyandFlash+0x1ce>
 8001b52:	e036      	b.n	8001bc2 <CopyandFlash+0x266>
						}
					}
					else if(hexStruct.u8ByteCount==0x8){
 8001b54:	4b22      	ldr	r3, [pc, #136]	; (8001be0 <CopyandFlash+0x284>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d117      	bne.n	8001b8c <CopyandFlash+0x230>
						for (int i =0; i < 16; i =i+8){
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b60:	e010      	b.n	8001b84 <CopyandFlash+0x228>
						uint32_t result = convert_uint8_to_int(tempfordata+i);
 8001b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b64:	4a1f      	ldr	r2, [pc, #124]	; (8001be4 <CopyandFlash+0x288>)
 8001b66:	4413      	add	r3, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fc97 	bl	800149c <convert_uint8_to_int>
 8001b6e:	6178      	str	r0, [r7, #20]
						Flash_Write_Data_Int(addRess,result);
 8001b70:	6979      	ldr	r1, [r7, #20]
 8001b72:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001b74:	f7fe feb6 	bl	80008e4 <Flash_Write_Data_Int>
						addRess +=4;
 8001b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	637b      	str	r3, [r7, #52]	; 0x34
						for (int i =0; i < 16; i =i+8){
 8001b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b80:	3308      	adds	r3, #8
 8001b82:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b86:	2b0f      	cmp	r3, #15
 8001b88:	ddeb      	ble.n	8001b62 <CopyandFlash+0x206>
 8001b8a:	e01a      	b.n	8001bc2 <CopyandFlash+0x266>
						}
					}
					else if(hexStruct.u8ByteCount==0x4){
 8001b8c:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <CopyandFlash+0x284>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d116      	bne.n	8001bc2 <CopyandFlash+0x266>
						for (int i =0; i < 8; i =i+8){
 8001b94:	2300      	movs	r3, #0
 8001b96:	627b      	str	r3, [r7, #36]	; 0x24
 8001b98:	e010      	b.n	8001bbc <CopyandFlash+0x260>
						uint32_t result = convert_uint8_to_int(tempfordata+i);
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	4a11      	ldr	r2, [pc, #68]	; (8001be4 <CopyandFlash+0x288>)
 8001b9e:	4413      	add	r3, r2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f7ff fc7b 	bl	800149c <convert_uint8_to_int>
 8001ba6:	61b8      	str	r0, [r7, #24]
						Flash_Write_Data_Int(addRess,result);
 8001ba8:	69b9      	ldr	r1, [r7, #24]
 8001baa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001bac:	f7fe fe9a 	bl	80008e4 <Flash_Write_Data_Int>
						addRess +=4;
 8001bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	637b      	str	r3, [r7, #52]	; 0x34
						for (int i =0; i < 8; i =i+8){
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	3308      	adds	r3, #8
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbe:	2b07      	cmp	r3, #7
 8001bc0:	ddeb      	ble.n	8001b9a <CopyandFlash+0x23e>
					}
				}
			}
		}
		memset(arrayTransfered, '\0', strlen(arrayTransfered));
 8001bc2:	68b8      	ldr	r0, [r7, #8]
 8001bc4:	f7fe fb16 	bl	80001f4 <strlen>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	461a      	mov	r2, r3
 8001bcc:	2100      	movs	r1, #0
 8001bce:	68b8      	ldr	r0, [r7, #8]
 8001bd0:	f002 fbe8 	bl	80043a4 <memset>
		indexNumber = count_string3(arrayCopy + indexTest, '\n');
 8001bd4:	e6dd      	b.n	8001992 <CopyandFlash+0x36>
			break;
 8001bd6:	bf00      	nop
	}
}
 8001bd8:	bf00      	nop
 8001bda:	3748      	adds	r7, #72	; 0x48
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	20001140 	.word	0x20001140
 8001be4:	20006130 	.word	0x20006130

08001be8 <parse_character_strings>:
void parse_character_strings() {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af00      	add	r7, sp, #0
	int number_of_major = count_string(lat_ver, '.');
 8001bee:	212e      	movs	r1, #46	; 0x2e
 8001bf0:	4829      	ldr	r0, [pc, #164]	; (8001c98 <parse_character_strings+0xb0>)
 8001bf2:	f7ff fd07 	bl	8001604 <count_string>
 8001bf6:	61f8      	str	r0, [r7, #28]
	int number_of_minor = count_string(&lat_ver[number_of_major + 1], 'C');
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	4a26      	ldr	r2, [pc, #152]	; (8001c98 <parse_character_strings+0xb0>)
 8001bfe:	4413      	add	r3, r2
 8001c00:	2143      	movs	r1, #67	; 0x43
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7ff fcfe 	bl	8001604 <count_string>
 8001c08:	61b8      	str	r0, [r7, #24]
	char temp1[10];
	for (int i = 0; i < number_of_major; i++) {
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c0e:	e00c      	b.n	8001c2a <parse_character_strings+0x42>
		temp1[i] = lat_ver[i];
 8001c10:	4a21      	ldr	r2, [pc, #132]	; (8001c98 <parse_character_strings+0xb0>)
 8001c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c14:	4413      	add	r3, r2
 8001c16:	7819      	ldrb	r1, [r3, #0]
 8001c18:	f107 020c 	add.w	r2, r7, #12
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1e:	4413      	add	r3, r2
 8001c20:	460a      	mov	r2, r1
 8001c22:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < number_of_major; i++) {
 8001c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c26:	3301      	adds	r3, #1
 8001c28:	627b      	str	r3, [r7, #36]	; 0x24
 8001c2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	dbee      	blt.n	8001c10 <parse_character_strings+0x28>
	}
	temp1[number_of_major] = '\0';
 8001c32:	f107 020c 	add.w	r2, r7, #12
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	4413      	add	r3, r2
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	701a      	strb	r2, [r3, #0]
	char temp2[10];
	for (int i = 0; i < number_of_minor; i++) {
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
 8001c42:	e00d      	b.n	8001c60 <parse_character_strings+0x78>
		temp2[i] = lat_ver[i + number_of_major + 1];
 8001c44:	6a3a      	ldr	r2, [r7, #32]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	4413      	add	r3, r2
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <parse_character_strings+0xb0>)
 8001c4e:	5cd1      	ldrb	r1, [r2, r3]
 8001c50:	463a      	mov	r2, r7
 8001c52:	6a3b      	ldr	r3, [r7, #32]
 8001c54:	4413      	add	r3, r2
 8001c56:	460a      	mov	r2, r1
 8001c58:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < number_of_minor; i++) {
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	623b      	str	r3, [r7, #32]
 8001c60:	6a3a      	ldr	r2, [r7, #32]
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	dbed      	blt.n	8001c44 <parse_character_strings+0x5c>
	}
	temp2[number_of_minor] = '\0';
 8001c68:	463a      	mov	r2, r7
 8001c6a:	69bb      	ldr	r3, [r7, #24]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2200      	movs	r2, #0
 8001c70:	701a      	strb	r2, [r3, #0]
	lat_ver0 = atoi(temp1);
 8001c72:	f107 030c 	add.w	r3, r7, #12
 8001c76:	4618      	mov	r0, r3
 8001c78:	f002 fa68 	bl	800414c <atoi>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	4a07      	ldr	r2, [pc, #28]	; (8001c9c <parse_character_strings+0xb4>)
 8001c80:	6013      	str	r3, [r2, #0]
	lat_ver2 = atoi(temp2);
 8001c82:	463b      	mov	r3, r7
 8001c84:	4618      	mov	r0, r3
 8001c86:	f002 fa61 	bl	800414c <atoi>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	4a04      	ldr	r2, [pc, #16]	; (8001ca0 <parse_character_strings+0xb8>)
 8001c8e:	6013      	str	r3, [r2, #0]
}
 8001c90:	bf00      	nop
 8001c92:	3728      	adds	r7, #40	; 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	20006078 	.word	0x20006078
 8001c9c:	200060f8 	.word	0x200060f8
 8001ca0:	200060fc 	.word	0x200060fc

08001ca4 <compare_version>:
void compare_version() {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
	//lat_ver0=(int)lat_ver[0]-48;
	//lat_ver2=(int)lat_ver[2]-48;
	//tim hieu ham atoi() trong stdlib de chuyen chuoi thành số
	BL_Version[0] = *BLversion0;
 8001ca8:	4b33      	ldr	r3, [pc, #204]	; (8001d78 <compare_version+0xd4>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	4b32      	ldr	r3, [pc, #200]	; (8001d7c <compare_version+0xd8>)
 8001cb2:	601a      	str	r2, [r3, #0]
	BL_Version[1] = *BLversion1;
 8001cb4:	4b32      	ldr	r3, [pc, #200]	; (8001d80 <compare_version+0xdc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4b2f      	ldr	r3, [pc, #188]	; (8001d7c <compare_version+0xd8>)
 8001cbe:	605a      	str	r2, [r3, #4]
	parse_character_strings();
 8001cc0:	f7ff ff92 	bl	8001be8 <parse_character_strings>
	if (lat_ver0 > BL_Version[0]) {
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	; (8001d7c <compare_version+0xd8>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <compare_version+0xe0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	da11      	bge.n	8001cf4 <compare_version+0x50>
		BL_Version[0] = lat_ver0;
 8001cd0:	4b2c      	ldr	r3, [pc, #176]	; (8001d84 <compare_version+0xe0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a29      	ldr	r2, [pc, #164]	; (8001d7c <compare_version+0xd8>)
 8001cd6:	6013      	str	r3, [r2, #0]
		Flash_Erase(0x0800F000);
 8001cd8:	482b      	ldr	r0, [pc, #172]	; (8001d88 <compare_version+0xe4>)
 8001cda:	f7fe fe1b 	bl	8000914 <Flash_Erase>
		Flash_Write_Data_Int(0x0800F000, BL_Version[0]);
 8001cde:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <compare_version+0xd8>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4828      	ldr	r0, [pc, #160]	; (8001d88 <compare_version+0xe4>)
 8001ce6:	f7fe fdfd 	bl	80008e4 <Flash_Write_Data_Int>
		CountForCompare++;
 8001cea:	4b28      	ldr	r3, [pc, #160]	; (8001d8c <compare_version+0xe8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	4a26      	ldr	r2, [pc, #152]	; (8001d8c <compare_version+0xe8>)
 8001cf2:	6013      	str	r3, [r2, #0]
	}
	if (lat_ver2 > BL_Version[1]) {
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <compare_version+0xd8>)
 8001cf6:	685a      	ldr	r2, [r3, #4]
 8001cf8:	4b25      	ldr	r3, [pc, #148]	; (8001d90 <compare_version+0xec>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	da11      	bge.n	8001d24 <compare_version+0x80>
		BL_Version[1] = lat_ver2;
 8001d00:	4b23      	ldr	r3, [pc, #140]	; (8001d90 <compare_version+0xec>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a1d      	ldr	r2, [pc, #116]	; (8001d7c <compare_version+0xd8>)
 8001d06:	6053      	str	r3, [r2, #4]
		Flash_Erase(0x0800F000);
 8001d08:	481f      	ldr	r0, [pc, #124]	; (8001d88 <compare_version+0xe4>)
 8001d0a:	f7fe fe03 	bl	8000914 <Flash_Erase>
		Flash_Write_Data_Int(0x0800F400, BL_Version[1]);
 8001d0e:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <compare_version+0xd8>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	4619      	mov	r1, r3
 8001d14:	481f      	ldr	r0, [pc, #124]	; (8001d94 <compare_version+0xf0>)
 8001d16:	f7fe fde5 	bl	80008e4 <Flash_Write_Data_Int>
		CountForCompare++;
 8001d1a:	4b1c      	ldr	r3, [pc, #112]	; (8001d8c <compare_version+0xe8>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	4a1a      	ldr	r2, [pc, #104]	; (8001d8c <compare_version+0xe8>)
 8001d22:	6013      	str	r3, [r2, #0]
	}
	if (CountForCompare > 0) {
 8001d24:	4b19      	ldr	r3, [pc, #100]	; (8001d8c <compare_version+0xe8>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	dd10      	ble.n	8001d4e <compare_version+0xaa>
		HAL_Delay(1000);
 8001d2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d30:	f000 fc76 	bl	8002620 <HAL_Delay>
		print_pc("Got higher version\n");
 8001d34:	4818      	ldr	r0, [pc, #96]	; (8001d98 <compare_version+0xf4>)
 8001d36:	f7ff fc41 	bl	80015bc <print_pc>
		print_pc("Version:");
 8001d3a:	4818      	ldr	r0, [pc, #96]	; (8001d9c <compare_version+0xf8>)
 8001d3c:	f7ff fc3e 	bl	80015bc <print_pc>
		print_pc_version();
 8001d40:	f7ff fc4a 	bl	80015d8 <print_pc_version>
		CountForFirmwareSlot++;
 8001d44:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <compare_version+0xfc>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	4a15      	ldr	r2, [pc, #84]	; (8001da0 <compare_version+0xfc>)
 8001d4c:	6013      	str	r3, [r2, #0]
	}
	if (CountForCompare == 0) {
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	; (8001d8c <compare_version+0xe8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10e      	bne.n	8001d74 <compare_version+0xd0>
		HAL_Delay(1000);
 8001d56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d5a:	f000 fc61 	bl	8002620 <HAL_Delay>
		print_pc("Version on the server is not higher\n");
 8001d5e:	4811      	ldr	r0, [pc, #68]	; (8001da4 <compare_version+0x100>)
 8001d60:	f7ff fc2c 	bl	80015bc <print_pc>
		print_pc("Returning to application program...");
 8001d64:	4810      	ldr	r0, [pc, #64]	; (8001da8 <compare_version+0x104>)
 8001d66:	f7ff fc29 	bl	80015bc <print_pc>
		TriggerBase++;
 8001d6a:	4b10      	ldr	r3, [pc, #64]	; (8001dac <compare_version+0x108>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <compare_version+0x108>)
 8001d72:	6013      	str	r3, [r2, #0]
	}
}
 8001d74:	bf00      	nop
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000014 	.word	0x20000014
 8001d7c:	20006120 	.word	0x20006120
 8001d80:	20000018 	.word	0x20000018
 8001d84:	200060f8 	.word	0x200060f8
 8001d88:	0800f000 	.word	0x0800f000
 8001d8c:	2000612c 	.word	0x2000612c
 8001d90:	200060fc 	.word	0x200060fc
 8001d94:	0800f400 	.word	0x0800f400
 8001d98:	08004e00 	.word	0x08004e00
 8001d9c:	08004e14 	.word	0x08004e14
 8001da0:	20000000 	.word	0x20000000
 8001da4:	08004e20 	.word	0x08004e20
 8001da8:	08004e48 	.word	0x08004e48
 8001dac:	20000004 	.word	0x20000004

08001db0 <ESP_Get_Firmware>:
//
void ESP_Get_Firmware(uint8_t *buffer) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b0be      	sub	sp, #248	; 0xf8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	// Some temporary local buffer

	if (*FWSelect == 0x00000001) {
 8001db8:	4b42      	ldr	r3, [pc, #264]	; (8001ec4 <ESP_Get_Firmware+0x114>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d102      	bne.n	8001dc8 <ESP_Get_Firmware+0x18>
		current_sector = SECTOR_A;
 8001dc2:	4b41      	ldr	r3, [pc, #260]	; (8001ec8 <ESP_Get_Firmware+0x118>)
 8001dc4:	4a41      	ldr	r2, [pc, #260]	; (8001ecc <ESP_Get_Firmware+0x11c>)
 8001dc6:	601a      	str	r2, [r3, #0]
	}
	if (*FWSelect == 0x00000002) {
 8001dc8:	4b3e      	ldr	r3, [pc, #248]	; (8001ec4 <ESP_Get_Firmware+0x114>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d102      	bne.n	8001dd8 <ESP_Get_Firmware+0x28>
		current_sector = SECTOR_B;
 8001dd2:	4b3d      	ldr	r3, [pc, #244]	; (8001ec8 <ESP_Get_Firmware+0x118>)
 8001dd4:	4a3e      	ldr	r2, [pc, #248]	; (8001ed0 <ESP_Get_Firmware+0x120>)
 8001dd6:	601a      	str	r2, [r3, #0]
	}
	char local_buf[200] = { 0 };
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ddc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001de0:	22c4      	movs	r2, #196	; 0xc4
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f002 fadd 	bl	80043a4 <memset>
	char local_buf2[30] = { 0 };
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
 8001dee:	f107 0310 	add.w	r3, r7, #16
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]
 8001dfc:	611a      	str	r2, [r3, #16]
 8001dfe:	615a      	str	r2, [r3, #20]
 8001e00:	831a      	strh	r2, [r3, #24]
//	char field_buf[200] = { 0 };
	// Create TCPIP connection to the web server
	Uart_flush(wifi_uart);
 8001e02:	4834      	ldr	r0, [pc, #208]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e04:	f7fe fe30 	bl	8000a68 <Uart_flush>
	Uart_sendstring(
 8001e08:	4932      	ldr	r1, [pc, #200]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e0a:	4833      	ldr	r0, [pc, #204]	; (8001ed8 <ESP_Get_Firmware+0x128>)
 8001e0c:	f7fe ffe2 	bl	8000dd4 <Uart_sendstring>
			"AT+CIPSTART=\"TCP\",\"nguyenwebstm32.000webhostapp.com\",80\r\n",
			wifi_uart);
	while (!(Wait_for("OK\r\n", wifi_uart)))
 8001e10:	bf00      	nop
 8001e12:	4930      	ldr	r1, [pc, #192]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e14:	4831      	ldr	r0, [pc, #196]	; (8001edc <ESP_Get_Firmware+0x12c>)
 8001e16:	f7ff f97d 	bl	8001114 <Wait_for>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f8      	beq.n	8001e12 <ESP_Get_Firmware+0x62>
		;
	// Send HTTP GET request to get the content of latest fw file
	// Prepair the HTTP GET request data
	bufclr(local_buf); // Make sure it cleared
 8001e20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7fe fc27 	bl	8000678 <bufclr>
	sprintf(local_buf, "GET /uploads/1.0.hex HTTP/1.1\r\n"
 8001e2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e2e:	492c      	ldr	r1, [pc, #176]	; (8001ee0 <ESP_Get_Firmware+0x130>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f002 fa97 	bl	8004364 <siprintf>
			"Host: nguyenwebstm32.000webhostapp.com\r\n"
			"Connection: close\r\n\r\n");
	int len = strlen(local_buf); // Get the data length
 8001e36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe f9da 	bl	80001f4 <strlen>
 8001e40:	4603      	mov	r3, r0
 8001e42:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	// Prepair the CIPSEND command
	bufclr(local_buf2); // Make sure it cleared
 8001e46:	f107 030c 	add.w	r3, r7, #12
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7fe fc14 	bl	8000678 <bufclr>
	sprintf(local_buf2, "AT+CIPSEND=%d\r\n", len);
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001e58:	4922      	ldr	r1, [pc, #136]	; (8001ee4 <ESP_Get_Firmware+0x134>)
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f002 fa82 	bl	8004364 <siprintf>
	// Send CIPSTART
	Uart_sendstring(local_buf2, wifi_uart);
 8001e60:	f107 030c 	add.w	r3, r7, #12
 8001e64:	491b      	ldr	r1, [pc, #108]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe ffb4 	bl	8000dd4 <Uart_sendstring>
	while (!(Wait_for(">", wifi_uart)))
 8001e6c:	bf00      	nop
 8001e6e:	4919      	ldr	r1, [pc, #100]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e70:	481d      	ldr	r0, [pc, #116]	; (8001ee8 <ESP_Get_Firmware+0x138>)
 8001e72:	f7ff f94f 	bl	8001114 <Wait_for>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d0f8      	beq.n	8001e6e <ESP_Get_Firmware+0xbe>
		;
	// Send HTTP GET
	// xem xét đev lại chỗ này
	Uart_sendstring(local_buf, wifi_uart);
 8001e7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e80:	4914      	ldr	r1, [pc, #80]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe ffa6 	bl	8000dd4 <Uart_sendstring>
	while (!(Wait_for("SEND OK\r\n", wifi_uart))) {
 8001e88:	bf00      	nop
 8001e8a:	4912      	ldr	r1, [pc, #72]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e8c:	4817      	ldr	r0, [pc, #92]	; (8001eec <ESP_Get_Firmware+0x13c>)
 8001e8e:	f7ff f941 	bl	8001114 <Wait_for>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f8      	beq.n	8001e8a <ESP_Get_Firmware+0xda>
		// Handle error if sending HTTP GET is not successful

	}
	while (!(Wait_for("\r\n\r\n", wifi_uart))) {
 8001e98:	bf00      	nop
 8001e9a:	490e      	ldr	r1, [pc, #56]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001e9c:	4814      	ldr	r0, [pc, #80]	; (8001ef0 <ESP_Get_Firmware+0x140>)
 8001e9e:	f7ff f939 	bl	8001114 <Wait_for>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d0f8      	beq.n	8001e9a <ESP_Get_Firmware+0xea>
		// Handle error if the end of the response header is not found
	}
	while (!(Copy_upto_closed("CLOSED\r\n", buffer, wifi_uart))) {
 8001ea8:	bf00      	nop
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <ESP_Get_Firmware+0x124>)
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	4811      	ldr	r0, [pc, #68]	; (8001ef4 <ESP_Get_Firmware+0x144>)
 8001eb0:	f7ff f866 	bl	8000f80 <Copy_upto_closed>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f7      	beq.n	8001eaa <ESP_Get_Firmware+0xfa>
		//buffer truyen vao o day la rev_Buf

	}
//
}
 8001eba:	bf00      	nop
 8001ebc:	bf00      	nop
 8001ebe:	37f8      	adds	r7, #248	; 0xf8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000008 	.word	0x20000008
 8001ec8:	20006128 	.word	0x20006128
 8001ecc:	08040000 	.word	0x08040000
 8001ed0:	08060000 	.word	0x08060000
 8001ed4:	2000116c 	.word	0x2000116c
 8001ed8:	08004e6c 	.word	0x08004e6c
 8001edc:	08004ea8 	.word	0x08004ea8
 8001ee0:	08004eb0 	.word	0x08004eb0
 8001ee4:	08004f10 	.word	0x08004f10
 8001ee8:	08004f20 	.word	0x08004f20
 8001eec:	08004f24 	.word	0x08004f24
 8001ef0:	08004f30 	.word	0x08004f30
 8001ef4:	08004f38 	.word	0x08004f38

08001ef8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001efe:	f000 fae9 	bl	80024d4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001f02:	f000 f8b1 	bl	8002068 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001f06:	f000 f961 	bl	80021cc <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8001f0a:	f000 f90b 	bl	8002124 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001f0e:	f000 f933 	bl	8002178 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	Ringbuf_init();
 8001f12:	f7fe fd35 	bl	8000980 <Ringbuf_init>
	print_pc("\r\nBootloader initiated\r\n");
 8001f16:	4841      	ldr	r0, [pc, #260]	; (800201c <main+0x124>)
 8001f18:	f7ff fb50 	bl	80015bc <print_pc>
	ESP_Init(SSID, PASSWORD);
 8001f1c:	4940      	ldr	r1, [pc, #256]	; (8002020 <main+0x128>)
 8001f1e:	4841      	ldr	r0, [pc, #260]	; (8002024 <main+0x12c>)
 8001f20:	f7fe fb44 	bl	80005ac <ESP_Init>
	print_pc("Connected to wifi\r\n");
 8001f24:	4840      	ldr	r0, [pc, #256]	; (8002028 <main+0x130>)
 8001f26:	f7ff fb49 	bl	80015bc <print_pc>
	//get version
	memset(recv_buf, 0, sizeof(recv_buf)); // make sure recv_buf is clear
 8001f2a:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001f2e:	2100      	movs	r1, #0
 8001f30:	483e      	ldr	r0, [pc, #248]	; (800202c <main+0x134>)
 8001f32:	f002 fa37 	bl	80043a4 <memset>
	ESP_Get_Latest_Version((uint8_t*) recv_buf);
 8001f36:	483d      	ldr	r0, [pc, #244]	; (800202c <main+0x134>)
 8001f38:	f7fe fbbc 	bl	80006b4 <ESP_Get_Latest_Version>
	memset(lat_ver, 0, sizeof(lat_ver));
 8001f3c:	2280      	movs	r2, #128	; 0x80
 8001f3e:	2100      	movs	r1, #0
 8001f40:	483b      	ldr	r0, [pc, #236]	; (8002030 <main+0x138>)
 8001f42:	f002 fa2f 	bl	80043a4 <memset>
	print_pc("Got latest file name\r\n");
 8001f46:	483b      	ldr	r0, [pc, #236]	; (8002034 <main+0x13c>)
 8001f48:	f7ff fb38 	bl	80015bc <print_pc>
	compare_version();
 8001f4c:	f7ff feaa 	bl	8001ca4 <compare_version>
	if (*TempForCountFirmware != 0x00000001) {
 8001f50:	4b39      	ldr	r3, [pc, #228]	; (8002038 <main+0x140>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d007      	beq.n	8001f6a <main+0x72>
		Flash_Write_Data_Int(0x0800E400, 0x00000001);
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	4837      	ldr	r0, [pc, #220]	; (800203c <main+0x144>)
 8001f5e:	f7fe fcc1 	bl	80008e4 <Flash_Write_Data_Int>
		Flash_Write_Data_Int(0x0800E800, 0x00000001);
 8001f62:	2101      	movs	r1, #1
 8001f64:	4836      	ldr	r0, [pc, #216]	; (8002040 <main+0x148>)
 8001f66:	f7fe fcbd 	bl	80008e4 <Flash_Write_Data_Int>
	} // này là cờ flag tại địa chỉ 0x0800E800 nếu giá trị tại 0x0800E400 = 1 thì bật cờ này lên để ko cần flash lại E400 =1 nữa
	if (CountForFirmwareSlot == 2) {
 8001f6a:	4b36      	ldr	r3, [pc, #216]	; (8002044 <main+0x14c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d10b      	bne.n	8001f8a <main+0x92>
		CountForFirmwareSlot = 1;
 8001f72:	4b34      	ldr	r3, [pc, #208]	; (8002044 <main+0x14c>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	601a      	str	r2, [r3, #0]
		uint32_t check = *ReadSlotForFirmware + 1;
 8001f78:	4b33      	ldr	r3, [pc, #204]	; (8002048 <main+0x150>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	607b      	str	r3, [r7, #4]
		Flash_Write_Data_Int(0x0800E400, check);
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	482d      	ldr	r0, [pc, #180]	; (800203c <main+0x144>)
 8001f86:	f7fe fcad 	bl	80008e4 <Flash_Write_Data_Int>
	}
	//
	if (*ReadSlotForFirmware % 2 == 0) {
 8001f8a:	4b2f      	ldr	r3, [pc, #188]	; (8002048 <main+0x150>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d104      	bne.n	8001fa2 <main+0xaa>
		Flash_Write_Data_Int(0x0800E000, 0x00000002);
 8001f98:	2102      	movs	r1, #2
 8001f9a:	482c      	ldr	r0, [pc, #176]	; (800204c <main+0x154>)
 8001f9c:	f7fe fca2 	bl	80008e4 <Flash_Write_Data_Int>
 8001fa0:	e00a      	b.n	8001fb8 <main+0xc0>
	} else if (*ReadSlotForFirmware % 2 != 0) {
 8001fa2:	4b29      	ldr	r3, [pc, #164]	; (8002048 <main+0x150>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <main+0xc0>
		Flash_Write_Data_Int(0x0800E000, 0x00000001);
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	4826      	ldr	r0, [pc, #152]	; (800204c <main+0x154>)
 8001fb4:	f7fe fc96 	bl	80008e4 <Flash_Write_Data_Int>
	}
	if (TriggerBase == 2) {
 8001fb8:	4b25      	ldr	r3, [pc, #148]	; (8002050 <main+0x158>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d103      	bne.n	8001fc8 <main+0xd0>
		Flash_Write_Data_Int(0x0800E000, 0x00000000);
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4822      	ldr	r0, [pc, #136]	; (800204c <main+0x154>)
 8001fc4:	f7fe fc8e 	bl	80008e4 <Flash_Write_Data_Int>
	}
	if (*FWSelect == 0x00000000) {
 8001fc8:	4b22      	ldr	r3, [pc, #136]	; (8002054 <main+0x15c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <main+0xe0>
		current_sector = SECTOR_CURRENT;
 8001fd2:	4b21      	ldr	r3, [pc, #132]	; (8002058 <main+0x160>)
 8001fd4:	4a21      	ldr	r2, [pc, #132]	; (800205c <main+0x164>)
 8001fd6:	601a      	str	r2, [r3, #0]
	//jump_to_app(current_sector);
	/*#define SECTOR_CURRENT 0x08005000
	 #define SECTOR_A 0x08008000
	 #define SECTOR_B 0x0800B000
	 */
	HAL_Delay(1000);
 8001fd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fdc:	f000 fb20 	bl	8002620 <HAL_Delay>
	memset(recv_buf, 0, sizeof(recv_buf));
 8001fe0:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4811      	ldr	r0, [pc, #68]	; (800202c <main+0x134>)
 8001fe8:	f002 f9dc 	bl	80043a4 <memset>
	ESP_Get_Firmware((uint8_t*) recv_buf);
 8001fec:	480f      	ldr	r0, [pc, #60]	; (800202c <main+0x134>)
 8001fee:	f7ff fedf 	bl	8001db0 <ESP_Get_Firmware>
	print_pc("Downloaded firmware file\r\n");
 8001ff2:	481b      	ldr	r0, [pc, #108]	; (8002060 <main+0x168>)
 8001ff4:	f7ff fae2 	bl	80015bc <print_pc>
	HAL_Delay(500);
 8001ff8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ffc:	f000 fb10 	bl	8002620 <HAL_Delay>
	CopyandFlash(recv_buf, firmware_buf,current_sector);
 8002000:	4b15      	ldr	r3, [pc, #84]	; (8002058 <main+0x160>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4917      	ldr	r1, [pc, #92]	; (8002064 <main+0x16c>)
 8002008:	4808      	ldr	r0, [pc, #32]	; (800202c <main+0x134>)
 800200a:	f7ff fca7 	bl	800195c <CopyandFlash>
	jump_to_app(current_sector);
 800200e:	4b12      	ldr	r3, [pc, #72]	; (8002058 <main+0x160>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff fa1c 	bl	8001450 <jump_to_app>
	 */
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002018:	e7fe      	b.n	8002018 <main+0x120>
 800201a:	bf00      	nop
 800201c:	08004f44 	.word	0x08004f44
 8002020:	08004f60 	.word	0x08004f60
 8002024:	08004f6c 	.word	0x08004f6c
 8002028:	08004f74 	.word	0x08004f74
 800202c:	200011f4 	.word	0x200011f4
 8002030:	20006078 	.word	0x20006078
 8002034:	08004f88 	.word	0x08004f88
 8002038:	20000010 	.word	0x20000010
 800203c:	0800e400 	.word	0x0800e400
 8002040:	0800e800 	.word	0x0800e800
 8002044:	20000000 	.word	0x20000000
 8002048:	2000000c 	.word	0x2000000c
 800204c:	0800e000 	.word	0x0800e000
 8002050:	20000004 	.word	0x20000004
 8002054:	20000008 	.word	0x20000008
 8002058:	20006128 	.word	0x20006128
 800205c:	08020000 	.word	0x08020000
 8002060:	08004fa0 	.word	0x08004fa0
 8002064:	20006014 	.word	0x20006014

08002068 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002068:	b580      	push	{r7, lr}
 800206a:	b094      	sub	sp, #80	; 0x50
 800206c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800206e:	f107 0320 	add.w	r3, r7, #32
 8002072:	2230      	movs	r2, #48	; 0x30
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f002 f994 	bl	80043a4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	4b22      	ldr	r3, [pc, #136]	; (800211c <SystemClock_Config+0xb4>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002094:	4a21      	ldr	r2, [pc, #132]	; (800211c <SystemClock_Config+0xb4>)
 8002096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800209a:	6413      	str	r3, [r2, #64]	; 0x40
 800209c:	4b1f      	ldr	r3, [pc, #124]	; (800211c <SystemClock_Config+0xb4>)
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	4b1c      	ldr	r3, [pc, #112]	; (8002120 <SystemClock_Config+0xb8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a1b      	ldr	r2, [pc, #108]	; (8002120 <SystemClock_Config+0xb8>)
 80020b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b19      	ldr	r3, [pc, #100]	; (8002120 <SystemClock_Config+0xb8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020c4:	2302      	movs	r3, #2
 80020c6:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020c8:	2301      	movs	r3, #1
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020cc:	2310      	movs	r3, #16
 80020ce:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020d0:	2300      	movs	r3, #0
 80020d2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80020d4:	f107 0320 	add.w	r3, r7, #32
 80020d8:	4618      	mov	r0, r3
 80020da:	f001 f84f 	bl	800317c <HAL_RCC_OscConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <SystemClock_Config+0x80>
		Error_Handler();
 80020e4:	f000 f88c 	bl	8002200 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80020e8:	230f      	movs	r3, #15
 80020ea:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80020ec:	2300      	movs	r3, #0
 80020ee:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020f8:	2300      	movs	r3, #0
 80020fa:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f001 fab2 	bl	800366c <HAL_RCC_ClockConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <SystemClock_Config+0xaa>
		Error_Handler();
 800210e:	f000 f877 	bl	8002200 <Error_Handler>
	}
}
 8002112:	bf00      	nop
 8002114:	3750      	adds	r7, #80	; 0x50
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	40007000 	.word	0x40007000

08002124 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8002128:	4b11      	ldr	r3, [pc, #68]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 800212a:	4a12      	ldr	r2, [pc, #72]	; (8002174 <MX_USART1_UART_Init+0x50>)
 800212c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800212e:	4b10      	ldr	r3, [pc, #64]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 8002130:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002134:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002136:	4b0e      	ldr	r3, [pc, #56]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 8002138:	2200      	movs	r2, #0
 800213a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800213c:	4b0c      	ldr	r3, [pc, #48]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 800213e:	2200      	movs	r2, #0
 8002140:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8002142:	4b0b      	ldr	r3, [pc, #44]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8002148:	4b09      	ldr	r3, [pc, #36]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 800214a:	220c      	movs	r2, #12
 800214c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800214e:	4b08      	ldr	r3, [pc, #32]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002154:	4b06      	ldr	r3, [pc, #24]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 8002156:	2200      	movs	r2, #0
 8002158:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 800215a:	4805      	ldr	r0, [pc, #20]	; (8002170 <MX_USART1_UART_Init+0x4c>)
 800215c:	f001 fd34 	bl	8003bc8 <HAL_UART_Init>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8002166:	f000 f84b 	bl	8002200 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000116c 	.word	0x2000116c
 8002174:	40011000 	.word	0x40011000

08002178 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800217c:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 800217e:	4a12      	ldr	r2, [pc, #72]	; (80021c8 <MX_USART2_UART_Init+0x50>)
 8002180:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8002182:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 8002184:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002188:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002190:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 8002192:	2200      	movs	r2, #0
 8002194:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002196:	4b0b      	ldr	r3, [pc, #44]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 8002198:	2200      	movs	r2, #0
 800219a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800219c:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 800219e:	220c      	movs	r2, #12
 80021a0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a2:	4b08      	ldr	r3, [pc, #32]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80021ae:	4805      	ldr	r0, [pc, #20]	; (80021c4 <MX_USART2_UART_Init+0x4c>)
 80021b0:	f001 fd0a 	bl	8003bc8 <HAL_UART_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80021ba:	f000 f821 	bl	8002200 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200011b0 	.word	0x200011b0
 80021c8:	40004400 	.word	0x40004400

080021cc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	4b09      	ldr	r3, [pc, #36]	; (80021fc <MX_GPIO_Init+0x30>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a08      	ldr	r2, [pc, #32]	; (80021fc <MX_GPIO_Init+0x30>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b06      	ldr	r3, [pc, #24]	; (80021fc <MX_GPIO_Init+0x30>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800

08002200 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002204:	b672      	cpsid	i
}
 8002206:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002208:	e7fe      	b.n	8002208 <Error_Handler+0x8>
	...

0800220c <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	607b      	str	r3, [r7, #4]
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <HAL_MspInit+0x4c>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	4a0f      	ldr	r2, [pc, #60]	; (8002258 <HAL_MspInit+0x4c>)
 800221c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002220:	6453      	str	r3, [r2, #68]	; 0x44
 8002222:	4b0d      	ldr	r3, [pc, #52]	; (8002258 <HAL_MspInit+0x4c>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222a:	607b      	str	r3, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	603b      	str	r3, [r7, #0]
 8002232:	4b09      	ldr	r3, [pc, #36]	; (8002258 <HAL_MspInit+0x4c>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	4a08      	ldr	r2, [pc, #32]	; (8002258 <HAL_MspInit+0x4c>)
 8002238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800223c:	6413      	str	r3, [r2, #64]	; 0x40
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_MspInit+0x4c>)
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	603b      	str	r3, [r7, #0]
 8002248:	683b      	ldr	r3, [r7, #0]
	/* System interrupt init*/

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800

0800225c <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 800225c:	b580      	push	{r7, lr}
 800225e:	b08c      	sub	sp, #48	; 0x30
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002264:	f107 031c 	add.w	r3, r7, #28
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
	if (huart->Instance == USART1) {
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a3a      	ldr	r2, [pc, #232]	; (8002364 <HAL_UART_MspInit+0x108>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d135      	bne.n	80022ea <HAL_UART_MspInit+0x8e>
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 800227e:	2300      	movs	r3, #0
 8002280:	61bb      	str	r3, [r7, #24]
 8002282:	4b39      	ldr	r3, [pc, #228]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002286:	4a38      	ldr	r2, [pc, #224]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002288:	f043 0310 	orr.w	r3, r3, #16
 800228c:	6453      	str	r3, [r2, #68]	; 0x44
 800228e:	4b36      	ldr	r3, [pc, #216]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002292:	f003 0310 	and.w	r3, r3, #16
 8002296:	61bb      	str	r3, [r7, #24]
 8002298:	69bb      	ldr	r3, [r7, #24]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	4b32      	ldr	r3, [pc, #200]	; (8002368 <HAL_UART_MspInit+0x10c>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	4a31      	ldr	r2, [pc, #196]	; (8002368 <HAL_UART_MspInit+0x10c>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6313      	str	r3, [r2, #48]	; 0x30
 80022aa:	4b2f      	ldr	r3, [pc, #188]	; (8002368 <HAL_UART_MspInit+0x10c>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697b      	ldr	r3, [r7, #20]
		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 80022b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022ba:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c4:	2303      	movs	r3, #3
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022c8:	2307      	movs	r3, #7
 80022ca:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	4619      	mov	r1, r3
 80022d2:	4826      	ldr	r0, [pc, #152]	; (800236c <HAL_UART_MspInit+0x110>)
 80022d4:	f000 fdce 	bl	8002e74 <HAL_GPIO_Init>

		/* USART1 interrupt Init */
		HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80022d8:	2200      	movs	r2, #0
 80022da:	2100      	movs	r1, #0
 80022dc:	2025      	movs	r0, #37	; 0x25
 80022de:	f000 fa9e 	bl	800281e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022e2:	2025      	movs	r0, #37	; 0x25
 80022e4:	f000 fab7 	bl	8002856 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN USART2_MspInit 1 */

		/* USER CODE END USART2_MspInit 1 */
	}

}
 80022e8:	e038      	b.n	800235c <HAL_UART_MspInit+0x100>
	} else if (huart->Instance == USART2) {
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a20      	ldr	r2, [pc, #128]	; (8002370 <HAL_UART_MspInit+0x114>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d133      	bne.n	800235c <HAL_UART_MspInit+0x100>
		__HAL_RCC_USART2_CLK_ENABLE();
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <HAL_UART_MspInit+0x10c>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	4a1a      	ldr	r2, [pc, #104]	; (8002368 <HAL_UART_MspInit+0x10c>)
 80022fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002302:	6413      	str	r3, [r2, #64]	; 0x40
 8002304:	4b18      	ldr	r3, [pc, #96]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	4b14      	ldr	r3, [pc, #80]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	4a13      	ldr	r2, [pc, #76]	; (8002368 <HAL_UART_MspInit+0x10c>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6313      	str	r3, [r2, #48]	; 0x30
 8002320:	4b11      	ldr	r3, [pc, #68]	; (8002368 <HAL_UART_MspInit+0x10c>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 800232c:	230c      	movs	r3, #12
 800232e:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002330:	2302      	movs	r3, #2
 8002332:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002338:	2303      	movs	r3, #3
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800233c:	2307      	movs	r3, #7
 800233e:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002340:	f107 031c 	add.w	r3, r7, #28
 8002344:	4619      	mov	r1, r3
 8002346:	4809      	ldr	r0, [pc, #36]	; (800236c <HAL_UART_MspInit+0x110>)
 8002348:	f000 fd94 	bl	8002e74 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800234c:	2200      	movs	r2, #0
 800234e:	2100      	movs	r1, #0
 8002350:	2026      	movs	r0, #38	; 0x26
 8002352:	f000 fa64 	bl	800281e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002356:	2026      	movs	r0, #38	; 0x26
 8002358:	f000 fa7d 	bl	8002856 <HAL_NVIC_EnableIRQ>
}
 800235c:	bf00      	nop
 800235e:	3730      	adds	r7, #48	; 0x30
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	40011000 	.word	0x40011000
 8002368:	40023800 	.word	0x40023800
 800236c:	40020000 	.word	0x40020000
 8002370:	40004400 	.word	0x40004400

08002374 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002378:	e7fe      	b.n	8002378 <NMI_Handler+0x4>

0800237a <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 800237a:	b480      	push	{r7}
 800237c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 800237e:	e7fe      	b.n	800237e <HardFault_Handler+0x4>

08002380 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8002384:	e7fe      	b.n	8002384 <MemManage_Handler+0x4>

08002386 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8002386:	b480      	push	{r7}
 8002388:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 800238a:	e7fe      	b.n	800238a <BusFault_Handler+0x4>

0800238c <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8002390:	e7fe      	b.n	8002390 <UsageFault_Handler+0x4>

08002392 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80023c0:	f000 f90e 	bl	80025e0 <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <USART1_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles USART1 global interrupt.
 */
void USART1_IRQHandler(void) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 80023cc:	4802      	ldr	r0, [pc, #8]	; (80023d8 <USART1_IRQHandler+0x10>)
 80023ce:	f7fe ff85 	bl	80012dc <Uart_isr>
	/* USER CODE END USART1_IRQn 0 */
	// HAL_UART_IRQHandler(&huart1);
	/* USER CODE BEGIN USART1_IRQn 1 */
	/* USER CODE END USART1_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	2000116c 	.word	0x2000116c

080023dc <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	Uart_isr(&huart2);
 80023e0:	4802      	ldr	r0, [pc, #8]	; (80023ec <USART2_IRQHandler+0x10>)
 80023e2:	f7fe ff7b 	bl	80012dc <Uart_isr>
	/* USER CODE END USART2_IRQn 0 */
	//HAL_UART_IRQHandler(&huart2);
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200011b0 	.word	0x200011b0

080023f0 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 80023f8:	4a14      	ldr	r2, [pc, #80]	; (800244c <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 80023fa:	4b15      	ldr	r3, [pc, #84]	; (8002450 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8002404:	4b13      	ldr	r3, [pc, #76]	; (8002454 <_sbrk+0x64>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d102      	bne.n	8002412 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 800240c:	4b11      	ldr	r3, [pc, #68]	; (8002454 <_sbrk+0x64>)
 800240e:	4a12      	ldr	r2, [pc, #72]	; (8002458 <_sbrk+0x68>)
 8002410:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8002412:	4b10      	ldr	r3, [pc, #64]	; (8002454 <_sbrk+0x64>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4413      	add	r3, r2
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	429a      	cmp	r2, r3
 800241e:	d207      	bcs.n	8002430 <_sbrk+0x40>
		errno = ENOMEM;
 8002420:	f001 ffc8 	bl	80043b4 <__errno>
 8002424:	4603      	mov	r3, r0
 8002426:	220c      	movs	r2, #12
 8002428:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800242a:	f04f 33ff 	mov.w	r3, #4294967295
 800242e:	e009      	b.n	8002444 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8002436:	4b07      	ldr	r3, [pc, #28]	; (8002454 <_sbrk+0x64>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	4a05      	ldr	r2, [pc, #20]	; (8002454 <_sbrk+0x64>)
 8002440:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8002442:	68fb      	ldr	r3, [r7, #12]
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	20020000 	.word	0x20020000
 8002450:	00000400 	.word	0x00000400
 8002454:	20006158 	.word	0x20006158
 8002458:	200062c8 	.word	0x200062c8

0800245c <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8002460:	4b06      	ldr	r3, [pc, #24]	; (800247c <SystemInit+0x20>)
 8002462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002466:	4a05      	ldr	r2, [pc, #20]	; (800247c <SystemInit+0x20>)
 8002468:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800246c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002484:	480d      	ldr	r0, [pc, #52]	; (80024bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002486:	490e      	ldr	r1, [pc, #56]	; (80024c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002488:	4a0e      	ldr	r2, [pc, #56]	; (80024c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800248c:	e002      	b.n	8002494 <LoopCopyDataInit>

0800248e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800248e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002492:	3304      	adds	r3, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002498:	d3f9      	bcc.n	800248e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249a:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800249c:	4c0b      	ldr	r4, [pc, #44]	; (80024cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800249e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a0:	e001      	b.n	80024a6 <LoopFillZerobss>

080024a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a4:	3204      	adds	r2, #4

080024a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024a8:	d3fb      	bcc.n	80024a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024aa:	f7ff ffd7 	bl	800245c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ae:	f001 ff87 	bl	80043c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024b2:	f7ff fd21 	bl	8001ef8 <main>
  bx  lr    
 80024b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80024c4:	08005118 	.word	0x08005118
  ldr r2, =_sbss
 80024c8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80024cc:	200062c8 	.word	0x200062c8

080024d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC_IRQHandler>
	...

080024d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024d8:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <HAL_Init+0x40>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0d      	ldr	r2, [pc, #52]	; (8002514 <HAL_Init+0x40>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024e4:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <HAL_Init+0x40>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0a      	ldr	r2, [pc, #40]	; (8002514 <HAL_Init+0x40>)
 80024ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f0:	4b08      	ldr	r3, [pc, #32]	; (8002514 <HAL_Init+0x40>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a07      	ldr	r2, [pc, #28]	; (8002514 <HAL_Init+0x40>)
 80024f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024fc:	2003      	movs	r0, #3
 80024fe:	f000 f983 	bl	8002808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002502:	200f      	movs	r0, #15
 8002504:	f000 f83c 	bl	8002580 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002508:	f7ff fe80 	bl	800220c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800250c:	2300      	movs	r3, #0
}
 800250e:	4618      	mov	r0, r3
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40023c00 	.word	0x40023c00

08002518 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800251c:	4b13      	ldr	r3, [pc, #76]	; (800256c <HAL_DeInit+0x54>)
 800251e:	f04f 32ff 	mov.w	r2, #4294967295
 8002522:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_DeInit+0x54>)
 8002526:	2200      	movs	r2, #0
 8002528:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 800252a:	4b10      	ldr	r3, [pc, #64]	; (800256c <HAL_DeInit+0x54>)
 800252c:	f04f 32ff 	mov.w	r2, #4294967295
 8002530:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8002532:	4b0e      	ldr	r3, [pc, #56]	; (800256c <HAL_DeInit+0x54>)
 8002534:	2200      	movs	r2, #0
 8002536:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8002538:	4b0c      	ldr	r3, [pc, #48]	; (800256c <HAL_DeInit+0x54>)
 800253a:	f04f 32ff 	mov.w	r2, #4294967295
 800253e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002540:	4b0a      	ldr	r3, [pc, #40]	; (800256c <HAL_DeInit+0x54>)
 8002542:	2200      	movs	r2, #0
 8002544:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <HAL_DeInit+0x54>)
 8002548:	f04f 32ff 	mov.w	r2, #4294967295
 800254c:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 800254e:	4b07      	ldr	r3, [pc, #28]	; (800256c <HAL_DeInit+0x54>)
 8002550:	2200      	movs	r2, #0
 8002552:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8002554:	4b05      	ldr	r3, [pc, #20]	; (800256c <HAL_DeInit+0x54>)
 8002556:	f04f 32ff 	mov.w	r2, #4294967295
 800255a:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <HAL_DeInit+0x54>)
 800255e:	2200      	movs	r2, #0
 8002560:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002562:	f000 f805 	bl	8002570 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8002566:	2300      	movs	r3, #0
}
 8002568:	4618      	mov	r0, r3
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40023800 	.word	0x40023800

08002570 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
	...

08002580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002588:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <HAL_InitTick+0x54>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <HAL_InitTick+0x58>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	4619      	mov	r1, r3
 8002592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002596:	fbb3 f3f1 	udiv	r3, r3, r1
 800259a:	fbb2 f3f3 	udiv	r3, r2, r3
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 f967 	bl	8002872 <HAL_SYSTICK_Config>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00e      	b.n	80025cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b0f      	cmp	r3, #15
 80025b2:	d80a      	bhi.n	80025ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b4:	2200      	movs	r2, #0
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295
 80025bc:	f000 f92f 	bl	800281e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025c0:	4a06      	ldr	r2, [pc, #24]	; (80025dc <HAL_InitTick+0x5c>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
 80025c8:	e000      	b.n	80025cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	2000001c 	.word	0x2000001c
 80025d8:	20000024 	.word	0x20000024
 80025dc:	20000020 	.word	0x20000020

080025e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e4:	4b06      	ldr	r3, [pc, #24]	; (8002600 <HAL_IncTick+0x20>)
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	461a      	mov	r2, r3
 80025ea:	4b06      	ldr	r3, [pc, #24]	; (8002604 <HAL_IncTick+0x24>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4413      	add	r3, r2
 80025f0:	4a04      	ldr	r2, [pc, #16]	; (8002604 <HAL_IncTick+0x24>)
 80025f2:	6013      	str	r3, [r2, #0]
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	20000024 	.word	0x20000024
 8002604:	2000615c 	.word	0x2000615c

08002608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <HAL_GetTick+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	2000615c 	.word	0x2000615c

08002620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002628:	f7ff ffee 	bl	8002608 <HAL_GetTick>
 800262c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002638:	d005      	beq.n	8002646 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800263a:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <HAL_Delay+0x44>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4413      	add	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002646:	bf00      	nop
 8002648:	f7ff ffde 	bl	8002608 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	429a      	cmp	r2, r3
 8002656:	d8f7      	bhi.n	8002648 <HAL_Delay+0x28>
  {
  }
}
 8002658:	bf00      	nop
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000024 	.word	0x20000024

08002668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002678:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002684:	4013      	ands	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800269a:	4a04      	ldr	r2, [pc, #16]	; (80026ac <__NVIC_SetPriorityGrouping+0x44>)
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	60d3      	str	r3, [r2, #12]
}
 80026a0:	bf00      	nop
 80026a2:	3714      	adds	r7, #20
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b4:	4b04      	ldr	r3, [pc, #16]	; (80026c8 <__NVIC_GetPriorityGrouping+0x18>)
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	f003 0307 	and.w	r3, r3, #7
}
 80026be:	4618      	mov	r0, r3
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	db0b      	blt.n	80026f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	f003 021f 	and.w	r2, r3, #31
 80026e4:	4907      	ldr	r1, [pc, #28]	; (8002704 <__NVIC_EnableIRQ+0x38>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	095b      	lsrs	r3, r3, #5
 80026ec:	2001      	movs	r0, #1
 80026ee:	fa00 f202 	lsl.w	r2, r0, r2
 80026f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026f6:	bf00      	nop
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	e000e100 	.word	0xe000e100

08002708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	6039      	str	r1, [r7, #0]
 8002712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002718:	2b00      	cmp	r3, #0
 800271a:	db0a      	blt.n	8002732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	b2da      	uxtb	r2, r3
 8002720:	490c      	ldr	r1, [pc, #48]	; (8002754 <__NVIC_SetPriority+0x4c>)
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	0112      	lsls	r2, r2, #4
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	440b      	add	r3, r1
 800272c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002730:	e00a      	b.n	8002748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4908      	ldr	r1, [pc, #32]	; (8002758 <__NVIC_SetPriority+0x50>)
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	3b04      	subs	r3, #4
 8002740:	0112      	lsls	r2, r2, #4
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	440b      	add	r3, r1
 8002746:	761a      	strb	r2, [r3, #24]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	e000e100 	.word	0xe000e100
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	; 0x24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f1c3 0307 	rsb	r3, r3, #7
 8002776:	2b04      	cmp	r3, #4
 8002778:	bf28      	it	cs
 800277a:	2304      	movcs	r3, #4
 800277c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	3304      	adds	r3, #4
 8002782:	2b06      	cmp	r3, #6
 8002784:	d902      	bls.n	800278c <NVIC_EncodePriority+0x30>
 8002786:	69fb      	ldr	r3, [r7, #28]
 8002788:	3b03      	subs	r3, #3
 800278a:	e000      	b.n	800278e <NVIC_EncodePriority+0x32>
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002790:	f04f 32ff 	mov.w	r2, #4294967295
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	43da      	mvns	r2, r3
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	401a      	ands	r2, r3
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a4:	f04f 31ff 	mov.w	r1, #4294967295
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	fa01 f303 	lsl.w	r3, r1, r3
 80027ae:	43d9      	mvns	r1, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	4313      	orrs	r3, r2
         );
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3724      	adds	r7, #36	; 0x24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
	...

080027c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3b01      	subs	r3, #1
 80027d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027d4:	d301      	bcc.n	80027da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027d6:	2301      	movs	r3, #1
 80027d8:	e00f      	b.n	80027fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027da:	4a0a      	ldr	r2, [pc, #40]	; (8002804 <SysTick_Config+0x40>)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027e2:	210f      	movs	r1, #15
 80027e4:	f04f 30ff 	mov.w	r0, #4294967295
 80027e8:	f7ff ff8e 	bl	8002708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <SysTick_Config+0x40>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027f2:	4b04      	ldr	r3, [pc, #16]	; (8002804 <SysTick_Config+0x40>)
 80027f4:	2207      	movs	r2, #7
 80027f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	e000e010 	.word	0xe000e010

08002808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f7ff ff29 	bl	8002668 <__NVIC_SetPriorityGrouping>
}
 8002816:	bf00      	nop
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800281e:	b580      	push	{r7, lr}
 8002820:	b086      	sub	sp, #24
 8002822:	af00      	add	r7, sp, #0
 8002824:	4603      	mov	r3, r0
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
 800282a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002830:	f7ff ff3e 	bl	80026b0 <__NVIC_GetPriorityGrouping>
 8002834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	6978      	ldr	r0, [r7, #20]
 800283c:	f7ff ff8e 	bl	800275c <NVIC_EncodePriority>
 8002840:	4602      	mov	r2, r0
 8002842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002846:	4611      	mov	r1, r2
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff ff5d 	bl	8002708 <__NVIC_SetPriority>
}
 800284e:	bf00      	nop
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b082      	sub	sp, #8
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff ff31 	bl	80026cc <__NVIC_EnableIRQ>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b082      	sub	sp, #8
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff ffa2 	bl	80027c4 <SysTick_Config>
 8002880:	4603      	mov	r3, r0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800289e:	4b23      	ldr	r3, [pc, #140]	; (800292c <HAL_FLASH_Program+0xa0>)
 80028a0:	7e1b      	ldrb	r3, [r3, #24]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d101      	bne.n	80028aa <HAL_FLASH_Program+0x1e>
 80028a6:	2302      	movs	r3, #2
 80028a8:	e03b      	b.n	8002922 <HAL_FLASH_Program+0x96>
 80028aa:	4b20      	ldr	r3, [pc, #128]	; (800292c <HAL_FLASH_Program+0xa0>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80028b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80028b4:	f000 f87c 	bl	80029b0 <FLASH_WaitForLastOperation>
 80028b8:	4603      	mov	r3, r0
 80028ba:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d12b      	bne.n	800291a <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d105      	bne.n	80028d4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80028c8:	783b      	ldrb	r3, [r7, #0]
 80028ca:	4619      	mov	r1, r3
 80028cc:	68b8      	ldr	r0, [r7, #8]
 80028ce:	f000 f927 	bl	8002b20 <FLASH_Program_Byte>
 80028d2:	e016      	b.n	8002902 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d105      	bne.n	80028e6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80028da:	883b      	ldrh	r3, [r7, #0]
 80028dc:	4619      	mov	r1, r3
 80028de:	68b8      	ldr	r0, [r7, #8]
 80028e0:	f000 f8fa 	bl	8002ad8 <FLASH_Program_HalfWord>
 80028e4:	e00d      	b.n	8002902 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d105      	bne.n	80028f8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	4619      	mov	r1, r3
 80028f0:	68b8      	ldr	r0, [r7, #8]
 80028f2:	f000 f8cf 	bl	8002a94 <FLASH_Program_Word>
 80028f6:	e004      	b.n	8002902 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80028f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028fc:	68b8      	ldr	r0, [r7, #8]
 80028fe:	f000 f897 	bl	8002a30 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002902:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002906:	f000 f853 	bl	80029b0 <FLASH_WaitForLastOperation>
 800290a:	4603      	mov	r3, r0
 800290c:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800290e:	4b08      	ldr	r3, [pc, #32]	; (8002930 <HAL_FLASH_Program+0xa4>)
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	4a07      	ldr	r2, [pc, #28]	; (8002930 <HAL_FLASH_Program+0xa4>)
 8002914:	f023 0301 	bic.w	r3, r3, #1
 8002918:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800291a:	4b04      	ldr	r3, [pc, #16]	; (800292c <HAL_FLASH_Program+0xa0>)
 800291c:	2200      	movs	r2, #0
 800291e:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002920:	7dfb      	ldrb	r3, [r7, #23]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20006160 	.word	0x20006160
 8002930:	40023c00 	.word	0x40023c00

08002934 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800293e:	4b0b      	ldr	r3, [pc, #44]	; (800296c <HAL_FLASH_Unlock+0x38>)
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	2b00      	cmp	r3, #0
 8002944:	da0b      	bge.n	800295e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002946:	4b09      	ldr	r3, [pc, #36]	; (800296c <HAL_FLASH_Unlock+0x38>)
 8002948:	4a09      	ldr	r2, [pc, #36]	; (8002970 <HAL_FLASH_Unlock+0x3c>)
 800294a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800294c:	4b07      	ldr	r3, [pc, #28]	; (800296c <HAL_FLASH_Unlock+0x38>)
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <HAL_FLASH_Unlock+0x40>)
 8002950:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002952:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_FLASH_Unlock+0x38>)
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	da01      	bge.n	800295e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800295e:	79fb      	ldrb	r3, [r7, #7]
}
 8002960:	4618      	mov	r0, r3
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40023c00 	.word	0x40023c00
 8002970:	45670123 	.word	0x45670123
 8002974:	cdef89ab 	.word	0xcdef89ab

08002978 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <HAL_FLASH_Lock+0x1c>)
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	4a04      	ldr	r2, [pc, #16]	; (8002994 <HAL_FLASH_Lock+0x1c>)
 8002982:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002986:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr
 8002994:	40023c00 	.word	0x40023c00

08002998 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <HAL_FLASH_GetError+0x14>)
 800299e:	69db      	ldr	r3, [r3, #28]
}  
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	20006160 	.word	0x20006160

080029b0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80029bc:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <FLASH_WaitForLastOperation+0x78>)
 80029be:	2200      	movs	r2, #0
 80029c0:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80029c2:	f7ff fe21 	bl	8002608 <HAL_GetTick>
 80029c6:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80029c8:	e010      	b.n	80029ec <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d0:	d00c      	beq.n	80029ec <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d007      	beq.n	80029e8 <FLASH_WaitForLastOperation+0x38>
 80029d8:	f7ff fe16 	bl	8002608 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d201      	bcs.n	80029ec <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e019      	b.n	8002a20 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80029ec:	4b0f      	ldr	r3, [pc, #60]	; (8002a2c <FLASH_WaitForLastOperation+0x7c>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1e8      	bne.n	80029ca <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80029f8:	4b0c      	ldr	r3, [pc, #48]	; (8002a2c <FLASH_WaitForLastOperation+0x7c>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f003 0301 	and.w	r3, r3, #1
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d002      	beq.n	8002a0a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002a04:	4b09      	ldr	r3, [pc, #36]	; (8002a2c <FLASH_WaitForLastOperation+0x7c>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002a0a:	4b08      	ldr	r3, [pc, #32]	; (8002a2c <FLASH_WaitForLastOperation+0x7c>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d003      	beq.n	8002a1e <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002a16:	f000 f8a5 	bl	8002b64 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
  
}  
 8002a20:	4618      	mov	r0, r3
 8002a22:	3710      	adds	r7, #16
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20006160 	.word	0x20006160
 8002a2c:	40023c00 	.word	0x40023c00

08002a30 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a3c:	4b14      	ldr	r3, [pc, #80]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a3e:	691b      	ldr	r3, [r3, #16]
 8002a40:	4a13      	ldr	r2, [pc, #76]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002a48:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	4a10      	ldr	r2, [pc, #64]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a4e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002a52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002a54:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	4a0d      	ldr	r2, [pc, #52]	; (8002a90 <FLASH_Program_DoubleWord+0x60>)
 8002a5a:	f043 0301 	orr.w	r3, r3, #1
 8002a5e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	683a      	ldr	r2, [r7, #0]
 8002a64:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002a66:	f3bf 8f6f 	isb	sy
}
 8002a6a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002a6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	000a      	movs	r2, r1
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	68f9      	ldr	r1, [r7, #12]
 8002a7e:	3104      	adds	r1, #4
 8002a80:	4613      	mov	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]
}
 8002a84:	bf00      	nop
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	40023c00 	.word	0x40023c00

08002a94 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	4a0c      	ldr	r2, [pc, #48]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002aaa:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	4a09      	ldr	r2, [pc, #36]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002ab0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ab4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002ab6:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	4a06      	ldr	r2, [pc, #24]	; (8002ad4 <FLASH_Program_Word+0x40>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	601a      	str	r2, [r3, #0]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	40023c00 	.word	0x40023c00

08002ad8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	4a0c      	ldr	r2, [pc, #48]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002aea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002aee:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002af0:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	4a09      	ldr	r2, [pc, #36]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002af6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002afa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002afc:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	4a06      	ldr	r2, [pc, #24]	; (8002b1c <FLASH_Program_HalfWord+0x44>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	887a      	ldrh	r2, [r7, #2]
 8002b0c:	801a      	strh	r2, [r3, #0]
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40023c00 	.word	0x40023c00

08002b20 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	4a0b      	ldr	r2, [pc, #44]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002b38:	4b09      	ldr	r3, [pc, #36]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b3a:	4a09      	ldr	r2, [pc, #36]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b3c:	691b      	ldr	r3, [r3, #16]
 8002b3e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002b40:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	4a06      	ldr	r2, [pc, #24]	; (8002b60 <FLASH_Program_Byte+0x40>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	701a      	strb	r2, [r3, #0]
}
 8002b52:	bf00      	nop
 8002b54:	370c      	adds	r7, #12
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40023c00 	.word	0x40023c00

08002b64 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002b68:	4b2f      	ldr	r3, [pc, #188]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002b74:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	f043 0310 	orr.w	r3, r3, #16
 8002b7c:	4a2b      	ldr	r2, [pc, #172]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002b7e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002b80:	4b29      	ldr	r3, [pc, #164]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002b82:	2210      	movs	r2, #16
 8002b84:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002b86:	4b28      	ldr	r3, [pc, #160]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f003 0320 	and.w	r3, r3, #32
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d008      	beq.n	8002ba4 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002b92:	4b26      	ldr	r3, [pc, #152]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f043 0308 	orr.w	r3, r3, #8
 8002b9a:	4a24      	ldr	r2, [pc, #144]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002b9c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002b9e:	4b22      	ldr	r3, [pc, #136]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002ba4:	4b20      	ldr	r3, [pc, #128]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d008      	beq.n	8002bc2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002bb0:	4b1e      	ldr	r3, [pc, #120]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	f043 0304 	orr.w	r3, r3, #4
 8002bb8:	4a1c      	ldr	r2, [pc, #112]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bba:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002bbc:	4b1a      	ldr	r3, [pc, #104]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002bbe:	2240      	movs	r2, #64	; 0x40
 8002bc0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002bc2:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d008      	beq.n	8002be0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002bce:	4b17      	ldr	r3, [pc, #92]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f043 0302 	orr.w	r3, r3, #2
 8002bd6:	4a15      	ldr	r2, [pc, #84]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bd8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002bda:	4b13      	ldr	r3, [pc, #76]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002bdc:	2280      	movs	r2, #128	; 0x80
 8002bde:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002be0:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d009      	beq.n	8002c00 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002bec:	4b0f      	ldr	r3, [pc, #60]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	4a0d      	ldr	r2, [pc, #52]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002bf6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002bf8:	4b0b      	ldr	r3, [pc, #44]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002bfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bfe:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002c00:	4b09      	ldr	r3, [pc, #36]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d008      	beq.n	8002c1e <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002c0c:	4b07      	ldr	r3, [pc, #28]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f043 0320 	orr.w	r3, r3, #32
 8002c14:	4a05      	ldr	r2, [pc, #20]	; (8002c2c <FLASH_SetErrorCode+0xc8>)
 8002c16:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002c18:	4b03      	ldr	r3, [pc, #12]	; (8002c28 <FLASH_SetErrorCode+0xc4>)
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	60da      	str	r2, [r3, #12]
  }
}
 8002c1e:	bf00      	nop
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr
 8002c28:	40023c00 	.word	0x40023c00
 8002c2c:	20006160 	.word	0x20006160

08002c30 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c42:	4b31      	ldr	r3, [pc, #196]	; (8002d08 <HAL_FLASHEx_Erase+0xd8>)
 8002c44:	7e1b      	ldrb	r3, [r3, #24]
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d101      	bne.n	8002c4e <HAL_FLASHEx_Erase+0x1e>
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	e058      	b.n	8002d00 <HAL_FLASHEx_Erase+0xd0>
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	; (8002d08 <HAL_FLASHEx_Erase+0xd8>)
 8002c50:	2201      	movs	r2, #1
 8002c52:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c54:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c58:	f7ff feaa 	bl	80029b0 <FLASH_WaitForLastOperation>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d148      	bne.n	8002cf8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	f04f 32ff 	mov.w	r2, #4294967295
 8002c6c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d115      	bne.n	8002ca2 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	b2da      	uxtb	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4610      	mov	r0, r2
 8002c84:	f000 f844 	bl	8002d10 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c8c:	f7ff fe90 	bl	80029b0 <FLASH_WaitForLastOperation>
 8002c90:	4603      	mov	r3, r0
 8002c92:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002c94:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <HAL_FLASHEx_Erase+0xdc>)
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	4a1c      	ldr	r2, [pc, #112]	; (8002d0c <HAL_FLASHEx_Erase+0xdc>)
 8002c9a:	f023 0304 	bic.w	r3, r3, #4
 8002c9e:	6113      	str	r3, [r2, #16]
 8002ca0:	e028      	b.n	8002cf4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	e01c      	b.n	8002ce4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	68b8      	ldr	r0, [r7, #8]
 8002cb4:	f000 f850 	bl	8002d58 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cb8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cbc:	f7ff fe78 	bl	80029b0 <FLASH_WaitForLastOperation>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <HAL_FLASHEx_Erase+0xdc>)
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	4a10      	ldr	r2, [pc, #64]	; (8002d0c <HAL_FLASHEx_Erase+0xdc>)
 8002cca:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8002cce:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68ba      	ldr	r2, [r7, #8]
 8002cda:	601a      	str	r2, [r3, #0]
          break;
 8002cdc:	e00a      	b.n	8002cf4 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	60bb      	str	r3, [r7, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	4413      	add	r3, r2
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d3da      	bcc.n	8002caa <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002cf4:	f000 f878 	bl	8002de8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002cf8:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <HAL_FLASHEx_Erase+0xd8>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	761a      	strb	r2, [r3, #24]

  return status;
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20006160 	.word	0x20006160
 8002d0c:	40023c00 	.word	0x40023c00

08002d10 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	6039      	str	r1, [r7, #0]
 8002d1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d1c:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	4a0c      	ldr	r2, [pc, #48]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002d28:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	4a09      	ldr	r2, [pc, #36]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002d34:	4b07      	ldr	r3, [pc, #28]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d36:	691a      	ldr	r2, [r3, #16]
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	4a05      	ldr	r2, [pc, #20]	; (8002d54 <FLASH_MassErase+0x44>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d44:	6113      	str	r3, [r2, #16]
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40023c00 	.word	0x40023c00

08002d58 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	460b      	mov	r3, r1
 8002d62:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002d68:	78fb      	ldrb	r3, [r7, #3]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d102      	bne.n	8002d74 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	e010      	b.n	8002d96 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002d74:	78fb      	ldrb	r3, [r7, #3]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d103      	bne.n	8002d82 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002d7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	e009      	b.n	8002d96 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d103      	bne.n	8002d90 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	e002      	b.n	8002d96 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002d90:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d94:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002d96:	4b13      	ldr	r3, [pc, #76]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	4a12      	ldr	r2, [pc, #72]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002da0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002da2:	4b10      	ldr	r3, [pc, #64]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002da4:	691a      	ldr	r2, [r3, #16]
 8002da6:	490f      	ldr	r1, [pc, #60]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	4a0c      	ldr	r2, [pc, #48]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002db4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002db8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	4a07      	ldr	r2, [pc, #28]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002dc6:	f043 0302 	orr.w	r3, r3, #2
 8002dca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	4a04      	ldr	r2, [pc, #16]	; (8002de4 <FLASH_Erase_Sector+0x8c>)
 8002dd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd6:	6113      	str	r3, [r2, #16]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	40023c00 	.word	0x40023c00

08002de8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002dec:	4b20      	ldr	r3, [pc, #128]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d017      	beq.n	8002e28 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002df8:	4b1d      	ldr	r3, [pc, #116]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a1c      	ldr	r2, [pc, #112]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002dfe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e02:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002e04:	4b1a      	ldr	r3, [pc, #104]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a19      	ldr	r2, [pc, #100]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e0a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	4b17      	ldr	r3, [pc, #92]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a16      	ldr	r2, [pc, #88]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e1a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e1c:	4b14      	ldr	r3, [pc, #80]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a13      	ldr	r2, [pc, #76]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e26:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002e28:	4b11      	ldr	r3, [pc, #68]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d017      	beq.n	8002e64 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002e34:	4b0e      	ldr	r3, [pc, #56]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a0d      	ldr	r2, [pc, #52]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e3e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002e40:	4b0b      	ldr	r3, [pc, #44]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e4a:	6013      	str	r3, [r2, #0]
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e56:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <FLASH_FlushCaches+0x88>)
 8002e5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e62:	6013      	str	r3, [r2, #0]
  }
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40023c00 	.word	0x40023c00

08002e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b089      	sub	sp, #36	; 0x24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
 8002e8e:	e159      	b.n	8003144 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e90:	2201      	movs	r2, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	f040 8148 	bne.w	800313e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d005      	beq.n	8002ec6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d130      	bne.n	8002f28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4013      	ands	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002efc:	2201      	movs	r2, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	091b      	lsrs	r3, r3, #4
 8002f12:	f003 0201 	and.w	r2, r3, #1
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d017      	beq.n	8002f64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	689a      	ldr	r2, [r3, #8]
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d123      	bne.n	8002fb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	08da      	lsrs	r2, r3, #3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3208      	adds	r2, #8
 8002f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	f003 0307 	and.w	r3, r3, #7
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	220f      	movs	r2, #15
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4013      	ands	r3, r2
 8002f92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f003 0307 	and.w	r3, r3, #7
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	08da      	lsrs	r2, r3, #3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	3208      	adds	r2, #8
 8002fb2:	69b9      	ldr	r1, [r7, #24]
 8002fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	2203      	movs	r2, #3
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0203 	and.w	r2, r3, #3
 8002fd8:	69fb      	ldr	r3, [r7, #28]
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 80a2 	beq.w	800313e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	4b57      	ldr	r3, [pc, #348]	; (800315c <HAL_GPIO_Init+0x2e8>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	4a56      	ldr	r2, [pc, #344]	; (800315c <HAL_GPIO_Init+0x2e8>)
 8003004:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003008:	6453      	str	r3, [r2, #68]	; 0x44
 800300a:	4b54      	ldr	r3, [pc, #336]	; (800315c <HAL_GPIO_Init+0x2e8>)
 800300c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800300e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003016:	4a52      	ldr	r2, [pc, #328]	; (8003160 <HAL_GPIO_Init+0x2ec>)
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4013      	ands	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a49      	ldr	r2, [pc, #292]	; (8003164 <HAL_GPIO_Init+0x2f0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d019      	beq.n	8003076 <HAL_GPIO_Init+0x202>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a48      	ldr	r2, [pc, #288]	; (8003168 <HAL_GPIO_Init+0x2f4>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d013      	beq.n	8003072 <HAL_GPIO_Init+0x1fe>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a47      	ldr	r2, [pc, #284]	; (800316c <HAL_GPIO_Init+0x2f8>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d00d      	beq.n	800306e <HAL_GPIO_Init+0x1fa>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a46      	ldr	r2, [pc, #280]	; (8003170 <HAL_GPIO_Init+0x2fc>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d007      	beq.n	800306a <HAL_GPIO_Init+0x1f6>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a45      	ldr	r2, [pc, #276]	; (8003174 <HAL_GPIO_Init+0x300>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d101      	bne.n	8003066 <HAL_GPIO_Init+0x1f2>
 8003062:	2304      	movs	r3, #4
 8003064:	e008      	b.n	8003078 <HAL_GPIO_Init+0x204>
 8003066:	2307      	movs	r3, #7
 8003068:	e006      	b.n	8003078 <HAL_GPIO_Init+0x204>
 800306a:	2303      	movs	r3, #3
 800306c:	e004      	b.n	8003078 <HAL_GPIO_Init+0x204>
 800306e:	2302      	movs	r3, #2
 8003070:	e002      	b.n	8003078 <HAL_GPIO_Init+0x204>
 8003072:	2301      	movs	r3, #1
 8003074:	e000      	b.n	8003078 <HAL_GPIO_Init+0x204>
 8003076:	2300      	movs	r3, #0
 8003078:	69fa      	ldr	r2, [r7, #28]
 800307a:	f002 0203 	and.w	r2, r2, #3
 800307e:	0092      	lsls	r2, r2, #2
 8003080:	4093      	lsls	r3, r2
 8003082:	69ba      	ldr	r2, [r7, #24]
 8003084:	4313      	orrs	r3, r2
 8003086:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003088:	4935      	ldr	r1, [pc, #212]	; (8003160 <HAL_GPIO_Init+0x2ec>)
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	089b      	lsrs	r3, r3, #2
 800308e:	3302      	adds	r3, #2
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003096:	4b38      	ldr	r3, [pc, #224]	; (8003178 <HAL_GPIO_Init+0x304>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	43db      	mvns	r3, r3
 80030a0:	69ba      	ldr	r2, [r7, #24]
 80030a2:	4013      	ands	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d003      	beq.n	80030ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ba:	4a2f      	ldr	r2, [pc, #188]	; (8003178 <HAL_GPIO_Init+0x304>)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c0:	4b2d      	ldr	r3, [pc, #180]	; (8003178 <HAL_GPIO_Init+0x304>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	43db      	mvns	r3, r3
 80030ca:	69ba      	ldr	r2, [r7, #24]
 80030cc:	4013      	ands	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030dc:	69ba      	ldr	r2, [r7, #24]
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e4:	4a24      	ldr	r2, [pc, #144]	; (8003178 <HAL_GPIO_Init+0x304>)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030ea:	4b23      	ldr	r3, [pc, #140]	; (8003178 <HAL_GPIO_Init+0x304>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	43db      	mvns	r3, r3
 80030f4:	69ba      	ldr	r2, [r7, #24]
 80030f6:	4013      	ands	r3, r2
 80030f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800310e:	4a1a      	ldr	r2, [pc, #104]	; (8003178 <HAL_GPIO_Init+0x304>)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003114:	4b18      	ldr	r3, [pc, #96]	; (8003178 <HAL_GPIO_Init+0x304>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	4313      	orrs	r3, r2
 8003136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003138:	4a0f      	ldr	r2, [pc, #60]	; (8003178 <HAL_GPIO_Init+0x304>)
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	3301      	adds	r3, #1
 8003142:	61fb      	str	r3, [r7, #28]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	2b0f      	cmp	r3, #15
 8003148:	f67f aea2 	bls.w	8002e90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800314c:	bf00      	nop
 800314e:	bf00      	nop
 8003150:	3724      	adds	r7, #36	; 0x24
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800
 8003160:	40013800 	.word	0x40013800
 8003164:	40020000 	.word	0x40020000
 8003168:	40020400 	.word	0x40020400
 800316c:	40020800 	.word	0x40020800
 8003170:	40020c00 	.word	0x40020c00
 8003174:	40021000 	.word	0x40021000
 8003178:	40013c00 	.word	0x40013c00

0800317c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e267      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d075      	beq.n	8003286 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800319a:	4b88      	ldr	r3, [pc, #544]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f003 030c 	and.w	r3, r3, #12
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d00c      	beq.n	80031c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031a6:	4b85      	ldr	r3, [pc, #532]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ae:	2b08      	cmp	r3, #8
 80031b0:	d112      	bne.n	80031d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031b2:	4b82      	ldr	r3, [pc, #520]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031be:	d10b      	bne.n	80031d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c0:	4b7e      	ldr	r3, [pc, #504]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d05b      	beq.n	8003284 <HAL_RCC_OscConfig+0x108>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d157      	bne.n	8003284 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e242      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e0:	d106      	bne.n	80031f0 <HAL_RCC_OscConfig+0x74>
 80031e2:	4b76      	ldr	r3, [pc, #472]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a75      	ldr	r2, [pc, #468]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	e01d      	b.n	800322c <HAL_RCC_OscConfig+0xb0>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0x98>
 80031fa:	4b70      	ldr	r3, [pc, #448]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a6f      	ldr	r2, [pc, #444]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003200:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b6d      	ldr	r3, [pc, #436]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a6c      	ldr	r2, [pc, #432]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 800320c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	e00b      	b.n	800322c <HAL_RCC_OscConfig+0xb0>
 8003214:	4b69      	ldr	r3, [pc, #420]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a68      	ldr	r2, [pc, #416]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 800321a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800321e:	6013      	str	r3, [r2, #0]
 8003220:	4b66      	ldr	r3, [pc, #408]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a65      	ldr	r2, [pc, #404]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003226:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800322a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d013      	beq.n	800325c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003234:	f7ff f9e8 	bl	8002608 <HAL_GetTick>
 8003238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800323a:	e008      	b.n	800324e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800323c:	f7ff f9e4 	bl	8002608 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b64      	cmp	r3, #100	; 0x64
 8003248:	d901      	bls.n	800324e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e207      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b5b      	ldr	r3, [pc, #364]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d0f0      	beq.n	800323c <HAL_RCC_OscConfig+0xc0>
 800325a:	e014      	b.n	8003286 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7ff f9d4 	bl	8002608 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003264:	f7ff f9d0 	bl	8002608 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b64      	cmp	r3, #100	; 0x64
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e1f3      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003276:	4b51      	ldr	r3, [pc, #324]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0xe8>
 8003282:	e000      	b.n	8003286 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003284:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d063      	beq.n	800335a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003292:	4b4a      	ldr	r3, [pc, #296]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00b      	beq.n	80032b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800329e:	4b47      	ldr	r3, [pc, #284]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032a6:	2b08      	cmp	r3, #8
 80032a8:	d11c      	bne.n	80032e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032aa:	4b44      	ldr	r3, [pc, #272]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d116      	bne.n	80032e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b6:	4b41      	ldr	r3, [pc, #260]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <HAL_RCC_OscConfig+0x152>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d001      	beq.n	80032ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e1c7      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ce:	4b3b      	ldr	r3, [pc, #236]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	00db      	lsls	r3, r3, #3
 80032dc:	4937      	ldr	r1, [pc, #220]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 80032de:	4313      	orrs	r3, r2
 80032e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e2:	e03a      	b.n	800335a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d020      	beq.n	800332e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ec:	4b34      	ldr	r3, [pc, #208]	; (80033c0 <HAL_RCC_OscConfig+0x244>)
 80032ee:	2201      	movs	r2, #1
 80032f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f2:	f7ff f989 	bl	8002608 <HAL_GetTick>
 80032f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f8:	e008      	b.n	800330c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032fa:	f7ff f985 	bl	8002608 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	1ad3      	subs	r3, r2, r3
 8003304:	2b02      	cmp	r3, #2
 8003306:	d901      	bls.n	800330c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e1a8      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800330c:	4b2b      	ldr	r3, [pc, #172]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d0f0      	beq.n	80032fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003318:	4b28      	ldr	r3, [pc, #160]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	691b      	ldr	r3, [r3, #16]
 8003324:	00db      	lsls	r3, r3, #3
 8003326:	4925      	ldr	r1, [pc, #148]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003328:	4313      	orrs	r3, r2
 800332a:	600b      	str	r3, [r1, #0]
 800332c:	e015      	b.n	800335a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800332e:	4b24      	ldr	r3, [pc, #144]	; (80033c0 <HAL_RCC_OscConfig+0x244>)
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003334:	f7ff f968 	bl	8002608 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800333c:	f7ff f964 	bl	8002608 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e187      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800334e:	4b1b      	ldr	r3, [pc, #108]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0308 	and.w	r3, r3, #8
 8003362:	2b00      	cmp	r3, #0
 8003364:	d036      	beq.n	80033d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d016      	beq.n	800339c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800336e:	4b15      	ldr	r3, [pc, #84]	; (80033c4 <HAL_RCC_OscConfig+0x248>)
 8003370:	2201      	movs	r2, #1
 8003372:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7ff f948 	bl	8002608 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800337c:	f7ff f944 	bl	8002608 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e167      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800338e:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <HAL_RCC_OscConfig+0x240>)
 8003390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f0      	beq.n	800337c <HAL_RCC_OscConfig+0x200>
 800339a:	e01b      	b.n	80033d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339c:	4b09      	ldr	r3, [pc, #36]	; (80033c4 <HAL_RCC_OscConfig+0x248>)
 800339e:	2200      	movs	r2, #0
 80033a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a2:	f7ff f931 	bl	8002608 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a8:	e00e      	b.n	80033c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033aa:	f7ff f92d 	bl	8002608 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d907      	bls.n	80033c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e150      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
 80033bc:	40023800 	.word	0x40023800
 80033c0:	42470000 	.word	0x42470000
 80033c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033c8:	4b88      	ldr	r3, [pc, #544]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80033ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1ea      	bne.n	80033aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 8097 	beq.w	8003510 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e2:	2300      	movs	r3, #0
 80033e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033e6:	4b81      	ldr	r3, [pc, #516]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80033e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10f      	bne.n	8003412 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	60bb      	str	r3, [r7, #8]
 80033f6:	4b7d      	ldr	r3, [pc, #500]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	4a7c      	ldr	r2, [pc, #496]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80033fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003400:	6413      	str	r3, [r2, #64]	; 0x40
 8003402:	4b7a      	ldr	r3, [pc, #488]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340a:	60bb      	str	r3, [r7, #8]
 800340c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800340e:	2301      	movs	r3, #1
 8003410:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003412:	4b77      	ldr	r3, [pc, #476]	; (80035f0 <HAL_RCC_OscConfig+0x474>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800341a:	2b00      	cmp	r3, #0
 800341c:	d118      	bne.n	8003450 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800341e:	4b74      	ldr	r3, [pc, #464]	; (80035f0 <HAL_RCC_OscConfig+0x474>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a73      	ldr	r2, [pc, #460]	; (80035f0 <HAL_RCC_OscConfig+0x474>)
 8003424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800342a:	f7ff f8ed 	bl	8002608 <HAL_GetTick>
 800342e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003432:	f7ff f8e9 	bl	8002608 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e10c      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003444:	4b6a      	ldr	r3, [pc, #424]	; (80035f0 <HAL_RCC_OscConfig+0x474>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0f0      	beq.n	8003432 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d106      	bne.n	8003466 <HAL_RCC_OscConfig+0x2ea>
 8003458:	4b64      	ldr	r3, [pc, #400]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800345a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345c:	4a63      	ldr	r2, [pc, #396]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	6713      	str	r3, [r2, #112]	; 0x70
 8003464:	e01c      	b.n	80034a0 <HAL_RCC_OscConfig+0x324>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	2b05      	cmp	r3, #5
 800346c:	d10c      	bne.n	8003488 <HAL_RCC_OscConfig+0x30c>
 800346e:	4b5f      	ldr	r3, [pc, #380]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	4a5e      	ldr	r2, [pc, #376]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003474:	f043 0304 	orr.w	r3, r3, #4
 8003478:	6713      	str	r3, [r2, #112]	; 0x70
 800347a:	4b5c      	ldr	r3, [pc, #368]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800347c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347e:	4a5b      	ldr	r2, [pc, #364]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003480:	f043 0301 	orr.w	r3, r3, #1
 8003484:	6713      	str	r3, [r2, #112]	; 0x70
 8003486:	e00b      	b.n	80034a0 <HAL_RCC_OscConfig+0x324>
 8003488:	4b58      	ldr	r3, [pc, #352]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800348a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348c:	4a57      	ldr	r2, [pc, #348]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800348e:	f023 0301 	bic.w	r3, r3, #1
 8003492:	6713      	str	r3, [r2, #112]	; 0x70
 8003494:	4b55      	ldr	r3, [pc, #340]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003498:	4a54      	ldr	r2, [pc, #336]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800349a:	f023 0304 	bic.w	r3, r3, #4
 800349e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d015      	beq.n	80034d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034a8:	f7ff f8ae 	bl	8002608 <HAL_GetTick>
 80034ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034b0:	f7ff f8aa 	bl	8002608 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80034be:	4293      	cmp	r3, r2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e0cb      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034c6:	4b49      	ldr	r3, [pc, #292]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80034c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0ee      	beq.n	80034b0 <HAL_RCC_OscConfig+0x334>
 80034d2:	e014      	b.n	80034fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d4:	f7ff f898 	bl	8002608 <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034da:	e00a      	b.n	80034f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7ff f894 	bl	8002608 <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e0b5      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034f2:	4b3e      	ldr	r3, [pc, #248]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1ee      	bne.n	80034dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034fe:	7dfb      	ldrb	r3, [r7, #23]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d105      	bne.n	8003510 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003504:	4b39      	ldr	r3, [pc, #228]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003508:	4a38      	ldr	r2, [pc, #224]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800350a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800350e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80a1 	beq.w	800365c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800351a:	4b34      	ldr	r3, [pc, #208]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	f003 030c 	and.w	r3, r3, #12
 8003522:	2b08      	cmp	r3, #8
 8003524:	d05c      	beq.n	80035e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d141      	bne.n	80035b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800352e:	4b31      	ldr	r3, [pc, #196]	; (80035f4 <HAL_RCC_OscConfig+0x478>)
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7ff f868 	bl	8002608 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800353c:	f7ff f864 	bl	8002608 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e087      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800354e:	4b27      	ldr	r3, [pc, #156]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69da      	ldr	r2, [r3, #28]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003568:	019b      	lsls	r3, r3, #6
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003570:	085b      	lsrs	r3, r3, #1
 8003572:	3b01      	subs	r3, #1
 8003574:	041b      	lsls	r3, r3, #16
 8003576:	431a      	orrs	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357c:	061b      	lsls	r3, r3, #24
 800357e:	491b      	ldr	r1, [pc, #108]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003584:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <HAL_RCC_OscConfig+0x478>)
 8003586:	2201      	movs	r2, #1
 8003588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358a:	f7ff f83d 	bl	8002608 <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003592:	f7ff f839 	bl	8002608 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e05c      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035a4:	4b11      	ldr	r3, [pc, #68]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0f0      	beq.n	8003592 <HAL_RCC_OscConfig+0x416>
 80035b0:	e054      	b.n	800365c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b2:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <HAL_RCC_OscConfig+0x478>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7ff f826 	bl	8002608 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035c0:	f7ff f822 	bl	8002608 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e045      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <HAL_RCC_OscConfig+0x470>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x444>
 80035de:	e03d      	b.n	800365c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d107      	bne.n	80035f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e038      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
 80035ec:	40023800 	.word	0x40023800
 80035f0:	40007000 	.word	0x40007000
 80035f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035f8:	4b1b      	ldr	r3, [pc, #108]	; (8003668 <HAL_RCC_OscConfig+0x4ec>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d028      	beq.n	8003658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003610:	429a      	cmp	r2, r3
 8003612:	d121      	bne.n	8003658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361e:	429a      	cmp	r2, r3
 8003620:	d11a      	bne.n	8003658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003628:	4013      	ands	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800362e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003630:	4293      	cmp	r3, r2
 8003632:	d111      	bne.n	8003658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363e:	085b      	lsrs	r3, r3, #1
 8003640:	3b01      	subs	r3, #1
 8003642:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003644:	429a      	cmp	r2, r3
 8003646:	d107      	bne.n	8003658 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003652:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003654:	429a      	cmp	r2, r3
 8003656:	d001      	beq.n	800365c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3718      	adds	r7, #24
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	40023800 	.word	0x40023800

0800366c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d101      	bne.n	8003680 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e0cc      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003680:	4b68      	ldr	r3, [pc, #416]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d90c      	bls.n	80036a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800368e:	4b65      	ldr	r3, [pc, #404]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 8003690:	683a      	ldr	r2, [r7, #0]
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003696:	4b63      	ldr	r3, [pc, #396]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0307 	and.w	r3, r3, #7
 800369e:	683a      	ldr	r2, [r7, #0]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d001      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0b8      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d020      	beq.n	80036f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d005      	beq.n	80036cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036c0:	4b59      	ldr	r3, [pc, #356]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	4a58      	ldr	r2, [pc, #352]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036d8:	4b53      	ldr	r3, [pc, #332]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	4a52      	ldr	r2, [pc, #328]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036e4:	4b50      	ldr	r3, [pc, #320]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	494d      	ldr	r1, [pc, #308]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80036f2:	4313      	orrs	r3, r2
 80036f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d044      	beq.n	800378c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d107      	bne.n	800371a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800370a:	4b47      	ldr	r3, [pc, #284]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d119      	bne.n	800374a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e07f      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b02      	cmp	r3, #2
 8003720:	d003      	beq.n	800372a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003726:	2b03      	cmp	r3, #3
 8003728:	d107      	bne.n	800373a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800372a:	4b3f      	ldr	r3, [pc, #252]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d109      	bne.n	800374a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e06f      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800373a:	4b3b      	ldr	r3, [pc, #236]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e067      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800374a:	4b37      	ldr	r3, [pc, #220]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f023 0203 	bic.w	r2, r3, #3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	4934      	ldr	r1, [pc, #208]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	4313      	orrs	r3, r2
 800375a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800375c:	f7fe ff54 	bl	8002608 <HAL_GetTick>
 8003760:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003762:	e00a      	b.n	800377a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003764:	f7fe ff50 	bl	8002608 <HAL_GetTick>
 8003768:	4602      	mov	r2, r0
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003772:	4293      	cmp	r3, r2
 8003774:	d901      	bls.n	800377a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e04f      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800377a:	4b2b      	ldr	r3, [pc, #172]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 020c 	and.w	r2, r3, #12
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	429a      	cmp	r2, r3
 800378a:	d1eb      	bne.n	8003764 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800378c:	4b25      	ldr	r3, [pc, #148]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	429a      	cmp	r2, r3
 8003798:	d20c      	bcs.n	80037b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800379a:	4b22      	ldr	r3, [pc, #136]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037a2:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_RCC_ClockConfig+0x1b8>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e032      	b.n	800381a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d008      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	4916      	ldr	r1, [pc, #88]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0308 	and.w	r3, r3, #8
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d009      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037de:	4b12      	ldr	r3, [pc, #72]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	691b      	ldr	r3, [r3, #16]
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	490e      	ldr	r1, [pc, #56]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037f2:	f000 f821 	bl	8003838 <HAL_RCC_GetSysClockFreq>
 80037f6:	4602      	mov	r2, r0
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	091b      	lsrs	r3, r3, #4
 80037fe:	f003 030f 	and.w	r3, r3, #15
 8003802:	490a      	ldr	r1, [pc, #40]	; (800382c <HAL_RCC_ClockConfig+0x1c0>)
 8003804:	5ccb      	ldrb	r3, [r1, r3]
 8003806:	fa22 f303 	lsr.w	r3, r2, r3
 800380a:	4a09      	ldr	r2, [pc, #36]	; (8003830 <HAL_RCC_ClockConfig+0x1c4>)
 800380c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800380e:	4b09      	ldr	r3, [pc, #36]	; (8003834 <HAL_RCC_ClockConfig+0x1c8>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe feb4 	bl	8002580 <HAL_InitTick>

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	40023c00 	.word	0x40023c00
 8003828:	40023800 	.word	0x40023800
 800382c:	08004fbc 	.word	0x08004fbc
 8003830:	2000001c 	.word	0x2000001c
 8003834:	20000020 	.word	0x20000020

08003838 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800383c:	b090      	sub	sp, #64	; 0x40
 800383e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003840:	2300      	movs	r3, #0
 8003842:	637b      	str	r3, [r7, #52]	; 0x34
 8003844:	2300      	movs	r3, #0
 8003846:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003848:	2300      	movs	r3, #0
 800384a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003850:	4b59      	ldr	r3, [pc, #356]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b08      	cmp	r3, #8
 800385a:	d00d      	beq.n	8003878 <HAL_RCC_GetSysClockFreq+0x40>
 800385c:	2b08      	cmp	r3, #8
 800385e:	f200 80a1 	bhi.w	80039a4 <HAL_RCC_GetSysClockFreq+0x16c>
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <HAL_RCC_GetSysClockFreq+0x34>
 8003866:	2b04      	cmp	r3, #4
 8003868:	d003      	beq.n	8003872 <HAL_RCC_GetSysClockFreq+0x3a>
 800386a:	e09b      	b.n	80039a4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800386c:	4b53      	ldr	r3, [pc, #332]	; (80039bc <HAL_RCC_GetSysClockFreq+0x184>)
 800386e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003870:	e09b      	b.n	80039aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003872:	4b53      	ldr	r3, [pc, #332]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003874:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003876:	e098      	b.n	80039aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003878:	4b4f      	ldr	r3, [pc, #316]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003880:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003882:	4b4d      	ldr	r3, [pc, #308]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d028      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800388e:	4b4a      	ldr	r3, [pc, #296]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	099b      	lsrs	r3, r3, #6
 8003894:	2200      	movs	r2, #0
 8003896:	623b      	str	r3, [r7, #32]
 8003898:	627a      	str	r2, [r7, #36]	; 0x24
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80038a0:	2100      	movs	r1, #0
 80038a2:	4b47      	ldr	r3, [pc, #284]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80038a4:	fb03 f201 	mul.w	r2, r3, r1
 80038a8:	2300      	movs	r3, #0
 80038aa:	fb00 f303 	mul.w	r3, r0, r3
 80038ae:	4413      	add	r3, r2
 80038b0:	4a43      	ldr	r2, [pc, #268]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x188>)
 80038b2:	fba0 1202 	umull	r1, r2, r0, r2
 80038b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038b8:	460a      	mov	r2, r1
 80038ba:	62ba      	str	r2, [r7, #40]	; 0x28
 80038bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038be:	4413      	add	r3, r2
 80038c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c4:	2200      	movs	r2, #0
 80038c6:	61bb      	str	r3, [r7, #24]
 80038c8:	61fa      	str	r2, [r7, #28]
 80038ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80038d2:	f7fc fced 	bl	80002b0 <__aeabi_uldivmod>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4613      	mov	r3, r2
 80038dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038de:	e053      	b.n	8003988 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e0:	4b35      	ldr	r3, [pc, #212]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	099b      	lsrs	r3, r3, #6
 80038e6:	2200      	movs	r2, #0
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	617a      	str	r2, [r7, #20]
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80038f2:	f04f 0b00 	mov.w	fp, #0
 80038f6:	4652      	mov	r2, sl
 80038f8:	465b      	mov	r3, fp
 80038fa:	f04f 0000 	mov.w	r0, #0
 80038fe:	f04f 0100 	mov.w	r1, #0
 8003902:	0159      	lsls	r1, r3, #5
 8003904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003908:	0150      	lsls	r0, r2, #5
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	ebb2 080a 	subs.w	r8, r2, sl
 8003912:	eb63 090b 	sbc.w	r9, r3, fp
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003922:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003926:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800392a:	ebb2 0408 	subs.w	r4, r2, r8
 800392e:	eb63 0509 	sbc.w	r5, r3, r9
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	00eb      	lsls	r3, r5, #3
 800393c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003940:	00e2      	lsls	r2, r4, #3
 8003942:	4614      	mov	r4, r2
 8003944:	461d      	mov	r5, r3
 8003946:	eb14 030a 	adds.w	r3, r4, sl
 800394a:	603b      	str	r3, [r7, #0]
 800394c:	eb45 030b 	adc.w	r3, r5, fp
 8003950:	607b      	str	r3, [r7, #4]
 8003952:	f04f 0200 	mov.w	r2, #0
 8003956:	f04f 0300 	mov.w	r3, #0
 800395a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800395e:	4629      	mov	r1, r5
 8003960:	028b      	lsls	r3, r1, #10
 8003962:	4621      	mov	r1, r4
 8003964:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003968:	4621      	mov	r1, r4
 800396a:	028a      	lsls	r2, r1, #10
 800396c:	4610      	mov	r0, r2
 800396e:	4619      	mov	r1, r3
 8003970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003972:	2200      	movs	r2, #0
 8003974:	60bb      	str	r3, [r7, #8]
 8003976:	60fa      	str	r2, [r7, #12]
 8003978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800397c:	f7fc fc98 	bl	80002b0 <__aeabi_uldivmod>
 8003980:	4602      	mov	r2, r0
 8003982:	460b      	mov	r3, r1
 8003984:	4613      	mov	r3, r2
 8003986:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003988:	4b0b      	ldr	r3, [pc, #44]	; (80039b8 <HAL_RCC_GetSysClockFreq+0x180>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	0c1b      	lsrs	r3, r3, #16
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	3301      	adds	r3, #1
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003998:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800399a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399c:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039a2:	e002      	b.n	80039aa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039a4:	4b05      	ldr	r3, [pc, #20]	; (80039bc <HAL_RCC_GetSysClockFreq+0x184>)
 80039a6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80039a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3740      	adds	r7, #64	; 0x40
 80039b0:	46bd      	mov	sp, r7
 80039b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039b6:	bf00      	nop
 80039b8:	40023800 	.word	0x40023800
 80039bc:	00f42400 	.word	0x00f42400
 80039c0:	017d7840 	.word	0x017d7840

080039c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c8:	4b03      	ldr	r3, [pc, #12]	; (80039d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80039ca:	681b      	ldr	r3, [r3, #0]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr
 80039d6:	bf00      	nop
 80039d8:	2000001c 	.word	0x2000001c

080039dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039e0:	f7ff fff0 	bl	80039c4 <HAL_RCC_GetHCLKFreq>
 80039e4:	4602      	mov	r2, r0
 80039e6:	4b05      	ldr	r3, [pc, #20]	; (80039fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	0a9b      	lsrs	r3, r3, #10
 80039ec:	f003 0307 	and.w	r3, r3, #7
 80039f0:	4903      	ldr	r1, [pc, #12]	; (8003a00 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039f2:	5ccb      	ldrb	r3, [r1, r3]
 80039f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40023800 	.word	0x40023800
 8003a00:	08004fcc 	.word	0x08004fcc

08003a04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a08:	f7ff ffdc 	bl	80039c4 <HAL_RCC_GetHCLKFreq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4b05      	ldr	r3, [pc, #20]	; (8003a24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	0b5b      	lsrs	r3, r3, #13
 8003a14:	f003 0307 	and.w	r3, r3, #7
 8003a18:	4903      	ldr	r1, [pc, #12]	; (8003a28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a1a:	5ccb      	ldrb	r3, [r1, r3]
 8003a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40023800 	.word	0x40023800
 8003a28:	08004fcc 	.word	0x08004fcc

08003a2c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b082      	sub	sp, #8
 8003a30:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003a32:	f7fe fde9 	bl	8002608 <HAL_GetTick>
 8003a36:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003a38:	4b5d      	ldr	r3, [pc, #372]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a5c      	ldr	r2, [pc, #368]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003a44:	e008      	b.n	8003a58 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a46:	f7fe fddf 	bl	8002608 <HAL_GetTick>
 8003a4a:	4602      	mov	r2, r0
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	1ad3      	subs	r3, r2, r3
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d901      	bls.n	8003a58 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e0a7      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003a58:	4b55      	ldr	r3, [pc, #340]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0f0      	beq.n	8003a46 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8003a64:	4b52      	ldr	r3, [pc, #328]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a51      	ldr	r2, [pc, #324]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a6e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003a70:	f7fe fdca 	bl	8002608 <HAL_GetTick>
 8003a74:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8003a76:	4b4e      	ldr	r3, [pc, #312]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a7e:	f7fe fdc3 	bl	8002608 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e089      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003a94:	4b46      	ldr	r3, [pc, #280]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f003 030c 	and.w	r3, r3, #12
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1ee      	bne.n	8003a7e <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003aa0:	f7fe fdb2 	bl	8002608 <HAL_GetTick>
 8003aa4:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003aa6:	4b42      	ldr	r3, [pc, #264]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a41      	ldr	r2, [pc, #260]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003aac:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8003ab0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ab4:	f7fe fda8 	bl	8002608 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b64      	cmp	r3, #100	; 0x64
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e070      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003ac6:	4b3a      	ldr	r3, [pc, #232]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f0      	bne.n	8003ab4 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003ad2:	f7fe fd99 	bl	8002608 <HAL_GetTick>
 8003ad6:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003ad8:	4b35      	ldr	r3, [pc, #212]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a34      	ldr	r2, [pc, #208]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003ade:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ae2:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae6:	f7fe fd8f 	bl	8002608 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e057      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003af8:	4b2d      	ldr	r3, [pc, #180]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1f0      	bne.n	8003ae6 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003b04:	f7fe fd80 	bl	8002608 <HAL_GetTick>
 8003b08:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003b0a:	4b29      	ldr	r3, [pc, #164]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a28      	ldr	r2, [pc, #160]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b10:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b14:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b18:	f7fe fd76 	bl	8002608 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e03e      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003b2a:	4b21      	ldr	r3, [pc, #132]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1f0      	bne.n	8003b18 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8003b36:	4b1e      	ldr	r3, [pc, #120]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b38:	4a1e      	ldr	r2, [pc, #120]	; (8003bb4 <HAL_RCC_DeInit+0x188>)
 8003b3a:	605a      	str	r2, [r3, #4]
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F411xE)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003b3c:	4b1c      	ldr	r3, [pc, #112]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b3e:	4a1e      	ldr	r2, [pc, #120]	; (8003bb8 <HAL_RCC_DeInit+0x18c>)
 8003b40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8003b44:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4a19      	ldr	r2, [pc, #100]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b4a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003b4e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003b50:	4b17      	ldr	r3, [pc, #92]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	4a16      	ldr	r2, [pc, #88]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b5a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8003b5c:	4b14      	ldr	r3, [pc, #80]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	4a13      	ldr	r2, [pc, #76]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b62:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8003b66:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8003b68:	4b11      	ldr	r3, [pc, #68]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a10      	ldr	r2, [pc, #64]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b72:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003b74:	4b0e      	ldr	r3, [pc, #56]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b78:	4a0d      	ldr	r2, [pc, #52]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b7a:	f023 0301 	bic.w	r3, r3, #1
 8003b7e:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003b80:	4b0b      	ldr	r3, [pc, #44]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b84:	4a0a      	ldr	r2, [pc, #40]	; (8003bb0 <HAL_RCC_DeInit+0x184>)
 8003b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b8a:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8003b8c:	4b0b      	ldr	r3, [pc, #44]	; (8003bbc <HAL_RCC_DeInit+0x190>)
 8003b8e:	4a0c      	ldr	r2, [pc, #48]	; (8003bc0 <HAL_RCC_DeInit+0x194>)
 8003b90:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8003b92:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <HAL_RCC_DeInit+0x198>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7fe fcf2 	bl	8002580 <HAL_InitTick>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8003ba6:	2300      	movs	r3, #0
  }
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	04003010 	.word	0x04003010
 8003bb8:	20003010 	.word	0x20003010
 8003bbc:	2000001c 	.word	0x2000001c
 8003bc0:	00f42400 	.word	0x00f42400
 8003bc4:	20000020 	.word	0x20000020

08003bc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e03f      	b.n	8003c5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fe fb34 	bl	800225c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2224      	movs	r2, #36	; 0x24
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f829 	bl	8003c64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695a      	ldr	r2, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68da      	ldr	r2, [r3, #12]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
	...

08003c64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c68:	b0c0      	sub	sp, #256	; 0x100
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c80:	68d9      	ldr	r1, [r3, #12]
 8003c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	ea40 0301 	orr.w	r3, r0, r1
 8003c8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003cbc:	f021 010c 	bic.w	r1, r1, #12
 8003cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003cca:	430b      	orrs	r3, r1
 8003ccc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cde:	6999      	ldr	r1, [r3, #24]
 8003ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	ea40 0301 	orr.w	r3, r0, r1
 8003cea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	4b8f      	ldr	r3, [pc, #572]	; (8003f30 <UART_SetConfig+0x2cc>)
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d005      	beq.n	8003d04 <UART_SetConfig+0xa0>
 8003cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	4b8d      	ldr	r3, [pc, #564]	; (8003f34 <UART_SetConfig+0x2d0>)
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d104      	bne.n	8003d0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d04:	f7ff fe7e 	bl	8003a04 <HAL_RCC_GetPCLK2Freq>
 8003d08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003d0c:	e003      	b.n	8003d16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d0e:	f7ff fe65 	bl	80039dc <HAL_RCC_GetPCLK1Freq>
 8003d12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d1a:	69db      	ldr	r3, [r3, #28]
 8003d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d20:	f040 810c 	bne.w	8003f3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003d2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003d32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003d36:	4622      	mov	r2, r4
 8003d38:	462b      	mov	r3, r5
 8003d3a:	1891      	adds	r1, r2, r2
 8003d3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003d3e:	415b      	adcs	r3, r3
 8003d40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003d46:	4621      	mov	r1, r4
 8003d48:	eb12 0801 	adds.w	r8, r2, r1
 8003d4c:	4629      	mov	r1, r5
 8003d4e:	eb43 0901 	adc.w	r9, r3, r1
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	f04f 0300 	mov.w	r3, #0
 8003d5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d66:	4690      	mov	r8, r2
 8003d68:	4699      	mov	r9, r3
 8003d6a:	4623      	mov	r3, r4
 8003d6c:	eb18 0303 	adds.w	r3, r8, r3
 8003d70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003d74:	462b      	mov	r3, r5
 8003d76:	eb49 0303 	adc.w	r3, r9, r3
 8003d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003d8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003d8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003d92:	460b      	mov	r3, r1
 8003d94:	18db      	adds	r3, r3, r3
 8003d96:	653b      	str	r3, [r7, #80]	; 0x50
 8003d98:	4613      	mov	r3, r2
 8003d9a:	eb42 0303 	adc.w	r3, r2, r3
 8003d9e:	657b      	str	r3, [r7, #84]	; 0x54
 8003da0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003da4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003da8:	f7fc fa82 	bl	80002b0 <__aeabi_uldivmod>
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	4b61      	ldr	r3, [pc, #388]	; (8003f38 <UART_SetConfig+0x2d4>)
 8003db2:	fba3 2302 	umull	r2, r3, r3, r2
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	011c      	lsls	r4, r3, #4
 8003dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003dc4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003dc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003dcc:	4642      	mov	r2, r8
 8003dce:	464b      	mov	r3, r9
 8003dd0:	1891      	adds	r1, r2, r2
 8003dd2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003dd4:	415b      	adcs	r3, r3
 8003dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ddc:	4641      	mov	r1, r8
 8003dde:	eb12 0a01 	adds.w	sl, r2, r1
 8003de2:	4649      	mov	r1, r9
 8003de4:	eb43 0b01 	adc.w	fp, r3, r1
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003df4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003df8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003dfc:	4692      	mov	sl, r2
 8003dfe:	469b      	mov	fp, r3
 8003e00:	4643      	mov	r3, r8
 8003e02:	eb1a 0303 	adds.w	r3, sl, r3
 8003e06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e0a:	464b      	mov	r3, r9
 8003e0c:	eb4b 0303 	adc.w	r3, fp, r3
 8003e10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003e24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	18db      	adds	r3, r3, r3
 8003e2c:	643b      	str	r3, [r7, #64]	; 0x40
 8003e2e:	4613      	mov	r3, r2
 8003e30:	eb42 0303 	adc.w	r3, r2, r3
 8003e34:	647b      	str	r3, [r7, #68]	; 0x44
 8003e36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003e3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003e3e:	f7fc fa37 	bl	80002b0 <__aeabi_uldivmod>
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4611      	mov	r1, r2
 8003e48:	4b3b      	ldr	r3, [pc, #236]	; (8003f38 <UART_SetConfig+0x2d4>)
 8003e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8003e4e:	095b      	lsrs	r3, r3, #5
 8003e50:	2264      	movs	r2, #100	; 0x64
 8003e52:	fb02 f303 	mul.w	r3, r2, r3
 8003e56:	1acb      	subs	r3, r1, r3
 8003e58:	00db      	lsls	r3, r3, #3
 8003e5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003e5e:	4b36      	ldr	r3, [pc, #216]	; (8003f38 <UART_SetConfig+0x2d4>)
 8003e60:	fba3 2302 	umull	r2, r3, r3, r2
 8003e64:	095b      	lsrs	r3, r3, #5
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003e6c:	441c      	add	r4, r3
 8003e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e72:	2200      	movs	r2, #0
 8003e74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003e7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003e80:	4642      	mov	r2, r8
 8003e82:	464b      	mov	r3, r9
 8003e84:	1891      	adds	r1, r2, r2
 8003e86:	63b9      	str	r1, [r7, #56]	; 0x38
 8003e88:	415b      	adcs	r3, r3
 8003e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003e90:	4641      	mov	r1, r8
 8003e92:	1851      	adds	r1, r2, r1
 8003e94:	6339      	str	r1, [r7, #48]	; 0x30
 8003e96:	4649      	mov	r1, r9
 8003e98:	414b      	adcs	r3, r1
 8003e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	f04f 0300 	mov.w	r3, #0
 8003ea4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ea8:	4659      	mov	r1, fp
 8003eaa:	00cb      	lsls	r3, r1, #3
 8003eac:	4651      	mov	r1, sl
 8003eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003eb2:	4651      	mov	r1, sl
 8003eb4:	00ca      	lsls	r2, r1, #3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4603      	mov	r3, r0
 8003ebc:	4642      	mov	r2, r8
 8003ebe:	189b      	adds	r3, r3, r2
 8003ec0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ec4:	464b      	mov	r3, r9
 8003ec6:	460a      	mov	r2, r1
 8003ec8:	eb42 0303 	adc.w	r3, r2, r3
 8003ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003edc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ee0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	18db      	adds	r3, r3, r3
 8003ee8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eea:	4613      	mov	r3, r2
 8003eec:	eb42 0303 	adc.w	r3, r2, r3
 8003ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ef6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003efa:	f7fc f9d9 	bl	80002b0 <__aeabi_uldivmod>
 8003efe:	4602      	mov	r2, r0
 8003f00:	460b      	mov	r3, r1
 8003f02:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <UART_SetConfig+0x2d4>)
 8003f04:	fba3 1302 	umull	r1, r3, r3, r2
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	2164      	movs	r1, #100	; 0x64
 8003f0c:	fb01 f303 	mul.w	r3, r1, r3
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	3332      	adds	r3, #50	; 0x32
 8003f16:	4a08      	ldr	r2, [pc, #32]	; (8003f38 <UART_SetConfig+0x2d4>)
 8003f18:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1c:	095b      	lsrs	r3, r3, #5
 8003f1e:	f003 0207 	and.w	r2, r3, #7
 8003f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4422      	add	r2, r4
 8003f2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f2c:	e106      	b.n	800413c <UART_SetConfig+0x4d8>
 8003f2e:	bf00      	nop
 8003f30:	40011000 	.word	0x40011000
 8003f34:	40011400 	.word	0x40011400
 8003f38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f40:	2200      	movs	r2, #0
 8003f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003f46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003f4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003f4e:	4642      	mov	r2, r8
 8003f50:	464b      	mov	r3, r9
 8003f52:	1891      	adds	r1, r2, r2
 8003f54:	6239      	str	r1, [r7, #32]
 8003f56:	415b      	adcs	r3, r3
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
 8003f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003f5e:	4641      	mov	r1, r8
 8003f60:	1854      	adds	r4, r2, r1
 8003f62:	4649      	mov	r1, r9
 8003f64:	eb43 0501 	adc.w	r5, r3, r1
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	f04f 0300 	mov.w	r3, #0
 8003f70:	00eb      	lsls	r3, r5, #3
 8003f72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f76:	00e2      	lsls	r2, r4, #3
 8003f78:	4614      	mov	r4, r2
 8003f7a:	461d      	mov	r5, r3
 8003f7c:	4643      	mov	r3, r8
 8003f7e:	18e3      	adds	r3, r4, r3
 8003f80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003f84:	464b      	mov	r3, r9
 8003f86:	eb45 0303 	adc.w	r3, r5, r3
 8003f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003f9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003faa:	4629      	mov	r1, r5
 8003fac:	008b      	lsls	r3, r1, #2
 8003fae:	4621      	mov	r1, r4
 8003fb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	008a      	lsls	r2, r1, #2
 8003fb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003fbc:	f7fc f978 	bl	80002b0 <__aeabi_uldivmod>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4b60      	ldr	r3, [pc, #384]	; (8004148 <UART_SetConfig+0x4e4>)
 8003fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8003fca:	095b      	lsrs	r3, r3, #5
 8003fcc:	011c      	lsls	r4, r3, #4
 8003fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003fd8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003fdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003fe0:	4642      	mov	r2, r8
 8003fe2:	464b      	mov	r3, r9
 8003fe4:	1891      	adds	r1, r2, r2
 8003fe6:	61b9      	str	r1, [r7, #24]
 8003fe8:	415b      	adcs	r3, r3
 8003fea:	61fb      	str	r3, [r7, #28]
 8003fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ff0:	4641      	mov	r1, r8
 8003ff2:	1851      	adds	r1, r2, r1
 8003ff4:	6139      	str	r1, [r7, #16]
 8003ff6:	4649      	mov	r1, r9
 8003ff8:	414b      	adcs	r3, r1
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	f04f 0200 	mov.w	r2, #0
 8004000:	f04f 0300 	mov.w	r3, #0
 8004004:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004008:	4659      	mov	r1, fp
 800400a:	00cb      	lsls	r3, r1, #3
 800400c:	4651      	mov	r1, sl
 800400e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004012:	4651      	mov	r1, sl
 8004014:	00ca      	lsls	r2, r1, #3
 8004016:	4610      	mov	r0, r2
 8004018:	4619      	mov	r1, r3
 800401a:	4603      	mov	r3, r0
 800401c:	4642      	mov	r2, r8
 800401e:	189b      	adds	r3, r3, r2
 8004020:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004024:	464b      	mov	r3, r9
 8004026:	460a      	mov	r2, r1
 8004028:	eb42 0303 	adc.w	r3, r2, r3
 800402c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	67bb      	str	r3, [r7, #120]	; 0x78
 800403a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004048:	4649      	mov	r1, r9
 800404a:	008b      	lsls	r3, r1, #2
 800404c:	4641      	mov	r1, r8
 800404e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004052:	4641      	mov	r1, r8
 8004054:	008a      	lsls	r2, r1, #2
 8004056:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800405a:	f7fc f929 	bl	80002b0 <__aeabi_uldivmod>
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4611      	mov	r1, r2
 8004064:	4b38      	ldr	r3, [pc, #224]	; (8004148 <UART_SetConfig+0x4e4>)
 8004066:	fba3 2301 	umull	r2, r3, r3, r1
 800406a:	095b      	lsrs	r3, r3, #5
 800406c:	2264      	movs	r2, #100	; 0x64
 800406e:	fb02 f303 	mul.w	r3, r2, r3
 8004072:	1acb      	subs	r3, r1, r3
 8004074:	011b      	lsls	r3, r3, #4
 8004076:	3332      	adds	r3, #50	; 0x32
 8004078:	4a33      	ldr	r2, [pc, #204]	; (8004148 <UART_SetConfig+0x4e4>)
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004084:	441c      	add	r4, r3
 8004086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800408a:	2200      	movs	r2, #0
 800408c:	673b      	str	r3, [r7, #112]	; 0x70
 800408e:	677a      	str	r2, [r7, #116]	; 0x74
 8004090:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004094:	4642      	mov	r2, r8
 8004096:	464b      	mov	r3, r9
 8004098:	1891      	adds	r1, r2, r2
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	415b      	adcs	r3, r3
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80040a4:	4641      	mov	r1, r8
 80040a6:	1851      	adds	r1, r2, r1
 80040a8:	6039      	str	r1, [r7, #0]
 80040aa:	4649      	mov	r1, r9
 80040ac:	414b      	adcs	r3, r1
 80040ae:	607b      	str	r3, [r7, #4]
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80040bc:	4659      	mov	r1, fp
 80040be:	00cb      	lsls	r3, r1, #3
 80040c0:	4651      	mov	r1, sl
 80040c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040c6:	4651      	mov	r1, sl
 80040c8:	00ca      	lsls	r2, r1, #3
 80040ca:	4610      	mov	r0, r2
 80040cc:	4619      	mov	r1, r3
 80040ce:	4603      	mov	r3, r0
 80040d0:	4642      	mov	r2, r8
 80040d2:	189b      	adds	r3, r3, r2
 80040d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80040d6:	464b      	mov	r3, r9
 80040d8:	460a      	mov	r2, r1
 80040da:	eb42 0303 	adc.w	r3, r2, r3
 80040de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80040e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	663b      	str	r3, [r7, #96]	; 0x60
 80040ea:	667a      	str	r2, [r7, #100]	; 0x64
 80040ec:	f04f 0200 	mov.w	r2, #0
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80040f8:	4649      	mov	r1, r9
 80040fa:	008b      	lsls	r3, r1, #2
 80040fc:	4641      	mov	r1, r8
 80040fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004102:	4641      	mov	r1, r8
 8004104:	008a      	lsls	r2, r1, #2
 8004106:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800410a:	f7fc f8d1 	bl	80002b0 <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <UART_SetConfig+0x4e4>)
 8004114:	fba3 1302 	umull	r1, r3, r3, r2
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	2164      	movs	r1, #100	; 0x64
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	011b      	lsls	r3, r3, #4
 8004124:	3332      	adds	r3, #50	; 0x32
 8004126:	4a08      	ldr	r2, [pc, #32]	; (8004148 <UART_SetConfig+0x4e4>)
 8004128:	fba2 2303 	umull	r2, r3, r2, r3
 800412c:	095b      	lsrs	r3, r3, #5
 800412e:	f003 020f 	and.w	r2, r3, #15
 8004132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4422      	add	r2, r4
 800413a:	609a      	str	r2, [r3, #8]
}
 800413c:	bf00      	nop
 800413e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004142:	46bd      	mov	sp, r7
 8004144:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004148:	51eb851f 	.word	0x51eb851f

0800414c <atoi>:
 800414c:	220a      	movs	r2, #10
 800414e:	2100      	movs	r1, #0
 8004150:	f000 b882 	b.w	8004258 <strtol>

08004154 <_strtol_l.constprop.0>:
 8004154:	2b01      	cmp	r3, #1
 8004156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800415a:	d001      	beq.n	8004160 <_strtol_l.constprop.0+0xc>
 800415c:	2b24      	cmp	r3, #36	; 0x24
 800415e:	d906      	bls.n	800416e <_strtol_l.constprop.0+0x1a>
 8004160:	f000 f928 	bl	80043b4 <__errno>
 8004164:	2316      	movs	r3, #22
 8004166:	6003      	str	r3, [r0, #0]
 8004168:	2000      	movs	r0, #0
 800416a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800416e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004254 <_strtol_l.constprop.0+0x100>
 8004172:	460d      	mov	r5, r1
 8004174:	462e      	mov	r6, r5
 8004176:	f815 4b01 	ldrb.w	r4, [r5], #1
 800417a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800417e:	f017 0708 	ands.w	r7, r7, #8
 8004182:	d1f7      	bne.n	8004174 <_strtol_l.constprop.0+0x20>
 8004184:	2c2d      	cmp	r4, #45	; 0x2d
 8004186:	d132      	bne.n	80041ee <_strtol_l.constprop.0+0x9a>
 8004188:	782c      	ldrb	r4, [r5, #0]
 800418a:	2701      	movs	r7, #1
 800418c:	1cb5      	adds	r5, r6, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d05b      	beq.n	800424a <_strtol_l.constprop.0+0xf6>
 8004192:	2b10      	cmp	r3, #16
 8004194:	d109      	bne.n	80041aa <_strtol_l.constprop.0+0x56>
 8004196:	2c30      	cmp	r4, #48	; 0x30
 8004198:	d107      	bne.n	80041aa <_strtol_l.constprop.0+0x56>
 800419a:	782c      	ldrb	r4, [r5, #0]
 800419c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80041a0:	2c58      	cmp	r4, #88	; 0x58
 80041a2:	d14d      	bne.n	8004240 <_strtol_l.constprop.0+0xec>
 80041a4:	786c      	ldrb	r4, [r5, #1]
 80041a6:	2310      	movs	r3, #16
 80041a8:	3502      	adds	r5, #2
 80041aa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80041ae:	f108 38ff 	add.w	r8, r8, #4294967295
 80041b2:	f04f 0e00 	mov.w	lr, #0
 80041b6:	fbb8 f9f3 	udiv	r9, r8, r3
 80041ba:	4676      	mov	r6, lr
 80041bc:	fb03 8a19 	mls	sl, r3, r9, r8
 80041c0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80041c4:	f1bc 0f09 	cmp.w	ip, #9
 80041c8:	d816      	bhi.n	80041f8 <_strtol_l.constprop.0+0xa4>
 80041ca:	4664      	mov	r4, ip
 80041cc:	42a3      	cmp	r3, r4
 80041ce:	dd24      	ble.n	800421a <_strtol_l.constprop.0+0xc6>
 80041d0:	f1be 3fff 	cmp.w	lr, #4294967295
 80041d4:	d008      	beq.n	80041e8 <_strtol_l.constprop.0+0x94>
 80041d6:	45b1      	cmp	r9, r6
 80041d8:	d31c      	bcc.n	8004214 <_strtol_l.constprop.0+0xc0>
 80041da:	d101      	bne.n	80041e0 <_strtol_l.constprop.0+0x8c>
 80041dc:	45a2      	cmp	sl, r4
 80041de:	db19      	blt.n	8004214 <_strtol_l.constprop.0+0xc0>
 80041e0:	fb06 4603 	mla	r6, r6, r3, r4
 80041e4:	f04f 0e01 	mov.w	lr, #1
 80041e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80041ec:	e7e8      	b.n	80041c0 <_strtol_l.constprop.0+0x6c>
 80041ee:	2c2b      	cmp	r4, #43	; 0x2b
 80041f0:	bf04      	itt	eq
 80041f2:	782c      	ldrbeq	r4, [r5, #0]
 80041f4:	1cb5      	addeq	r5, r6, #2
 80041f6:	e7ca      	b.n	800418e <_strtol_l.constprop.0+0x3a>
 80041f8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80041fc:	f1bc 0f19 	cmp.w	ip, #25
 8004200:	d801      	bhi.n	8004206 <_strtol_l.constprop.0+0xb2>
 8004202:	3c37      	subs	r4, #55	; 0x37
 8004204:	e7e2      	b.n	80041cc <_strtol_l.constprop.0+0x78>
 8004206:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800420a:	f1bc 0f19 	cmp.w	ip, #25
 800420e:	d804      	bhi.n	800421a <_strtol_l.constprop.0+0xc6>
 8004210:	3c57      	subs	r4, #87	; 0x57
 8004212:	e7db      	b.n	80041cc <_strtol_l.constprop.0+0x78>
 8004214:	f04f 3eff 	mov.w	lr, #4294967295
 8004218:	e7e6      	b.n	80041e8 <_strtol_l.constprop.0+0x94>
 800421a:	f1be 3fff 	cmp.w	lr, #4294967295
 800421e:	d105      	bne.n	800422c <_strtol_l.constprop.0+0xd8>
 8004220:	2322      	movs	r3, #34	; 0x22
 8004222:	6003      	str	r3, [r0, #0]
 8004224:	4646      	mov	r6, r8
 8004226:	b942      	cbnz	r2, 800423a <_strtol_l.constprop.0+0xe6>
 8004228:	4630      	mov	r0, r6
 800422a:	e79e      	b.n	800416a <_strtol_l.constprop.0+0x16>
 800422c:	b107      	cbz	r7, 8004230 <_strtol_l.constprop.0+0xdc>
 800422e:	4276      	negs	r6, r6
 8004230:	2a00      	cmp	r2, #0
 8004232:	d0f9      	beq.n	8004228 <_strtol_l.constprop.0+0xd4>
 8004234:	f1be 0f00 	cmp.w	lr, #0
 8004238:	d000      	beq.n	800423c <_strtol_l.constprop.0+0xe8>
 800423a:	1e69      	subs	r1, r5, #1
 800423c:	6011      	str	r1, [r2, #0]
 800423e:	e7f3      	b.n	8004228 <_strtol_l.constprop.0+0xd4>
 8004240:	2430      	movs	r4, #48	; 0x30
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1b1      	bne.n	80041aa <_strtol_l.constprop.0+0x56>
 8004246:	2308      	movs	r3, #8
 8004248:	e7af      	b.n	80041aa <_strtol_l.constprop.0+0x56>
 800424a:	2c30      	cmp	r4, #48	; 0x30
 800424c:	d0a5      	beq.n	800419a <_strtol_l.constprop.0+0x46>
 800424e:	230a      	movs	r3, #10
 8004250:	e7ab      	b.n	80041aa <_strtol_l.constprop.0+0x56>
 8004252:	bf00      	nop
 8004254:	08004fd5 	.word	0x08004fd5

08004258 <strtol>:
 8004258:	4613      	mov	r3, r2
 800425a:	460a      	mov	r2, r1
 800425c:	4601      	mov	r1, r0
 800425e:	4802      	ldr	r0, [pc, #8]	; (8004268 <strtol+0x10>)
 8004260:	6800      	ldr	r0, [r0, #0]
 8004262:	f7ff bf77 	b.w	8004154 <_strtol_l.constprop.0>
 8004266:	bf00      	nop
 8004268:	20000074 	.word	0x20000074

0800426c <_strtoul_l.constprop.0>:
 800426c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004270:	4f36      	ldr	r7, [pc, #216]	; (800434c <_strtoul_l.constprop.0+0xe0>)
 8004272:	4686      	mov	lr, r0
 8004274:	460d      	mov	r5, r1
 8004276:	4628      	mov	r0, r5
 8004278:	f815 4b01 	ldrb.w	r4, [r5], #1
 800427c:	5d3e      	ldrb	r6, [r7, r4]
 800427e:	f016 0608 	ands.w	r6, r6, #8
 8004282:	d1f8      	bne.n	8004276 <_strtoul_l.constprop.0+0xa>
 8004284:	2c2d      	cmp	r4, #45	; 0x2d
 8004286:	d130      	bne.n	80042ea <_strtoul_l.constprop.0+0x7e>
 8004288:	782c      	ldrb	r4, [r5, #0]
 800428a:	2601      	movs	r6, #1
 800428c:	1c85      	adds	r5, r0, #2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d057      	beq.n	8004342 <_strtoul_l.constprop.0+0xd6>
 8004292:	2b10      	cmp	r3, #16
 8004294:	d109      	bne.n	80042aa <_strtoul_l.constprop.0+0x3e>
 8004296:	2c30      	cmp	r4, #48	; 0x30
 8004298:	d107      	bne.n	80042aa <_strtoul_l.constprop.0+0x3e>
 800429a:	7828      	ldrb	r0, [r5, #0]
 800429c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80042a0:	2858      	cmp	r0, #88	; 0x58
 80042a2:	d149      	bne.n	8004338 <_strtoul_l.constprop.0+0xcc>
 80042a4:	786c      	ldrb	r4, [r5, #1]
 80042a6:	2310      	movs	r3, #16
 80042a8:	3502      	adds	r5, #2
 80042aa:	f04f 38ff 	mov.w	r8, #4294967295
 80042ae:	2700      	movs	r7, #0
 80042b0:	fbb8 f8f3 	udiv	r8, r8, r3
 80042b4:	fb03 f908 	mul.w	r9, r3, r8
 80042b8:	ea6f 0909 	mvn.w	r9, r9
 80042bc:	4638      	mov	r0, r7
 80042be:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80042c2:	f1bc 0f09 	cmp.w	ip, #9
 80042c6:	d815      	bhi.n	80042f4 <_strtoul_l.constprop.0+0x88>
 80042c8:	4664      	mov	r4, ip
 80042ca:	42a3      	cmp	r3, r4
 80042cc:	dd23      	ble.n	8004316 <_strtoul_l.constprop.0+0xaa>
 80042ce:	f1b7 3fff 	cmp.w	r7, #4294967295
 80042d2:	d007      	beq.n	80042e4 <_strtoul_l.constprop.0+0x78>
 80042d4:	4580      	cmp	r8, r0
 80042d6:	d31b      	bcc.n	8004310 <_strtoul_l.constprop.0+0xa4>
 80042d8:	d101      	bne.n	80042de <_strtoul_l.constprop.0+0x72>
 80042da:	45a1      	cmp	r9, r4
 80042dc:	db18      	blt.n	8004310 <_strtoul_l.constprop.0+0xa4>
 80042de:	fb00 4003 	mla	r0, r0, r3, r4
 80042e2:	2701      	movs	r7, #1
 80042e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80042e8:	e7e9      	b.n	80042be <_strtoul_l.constprop.0+0x52>
 80042ea:	2c2b      	cmp	r4, #43	; 0x2b
 80042ec:	bf04      	itt	eq
 80042ee:	782c      	ldrbeq	r4, [r5, #0]
 80042f0:	1c85      	addeq	r5, r0, #2
 80042f2:	e7cc      	b.n	800428e <_strtoul_l.constprop.0+0x22>
 80042f4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80042f8:	f1bc 0f19 	cmp.w	ip, #25
 80042fc:	d801      	bhi.n	8004302 <_strtoul_l.constprop.0+0x96>
 80042fe:	3c37      	subs	r4, #55	; 0x37
 8004300:	e7e3      	b.n	80042ca <_strtoul_l.constprop.0+0x5e>
 8004302:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004306:	f1bc 0f19 	cmp.w	ip, #25
 800430a:	d804      	bhi.n	8004316 <_strtoul_l.constprop.0+0xaa>
 800430c:	3c57      	subs	r4, #87	; 0x57
 800430e:	e7dc      	b.n	80042ca <_strtoul_l.constprop.0+0x5e>
 8004310:	f04f 37ff 	mov.w	r7, #4294967295
 8004314:	e7e6      	b.n	80042e4 <_strtoul_l.constprop.0+0x78>
 8004316:	1c7b      	adds	r3, r7, #1
 8004318:	d106      	bne.n	8004328 <_strtoul_l.constprop.0+0xbc>
 800431a:	2322      	movs	r3, #34	; 0x22
 800431c:	f8ce 3000 	str.w	r3, [lr]
 8004320:	4638      	mov	r0, r7
 8004322:	b932      	cbnz	r2, 8004332 <_strtoul_l.constprop.0+0xc6>
 8004324:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004328:	b106      	cbz	r6, 800432c <_strtoul_l.constprop.0+0xc0>
 800432a:	4240      	negs	r0, r0
 800432c:	2a00      	cmp	r2, #0
 800432e:	d0f9      	beq.n	8004324 <_strtoul_l.constprop.0+0xb8>
 8004330:	b107      	cbz	r7, 8004334 <_strtoul_l.constprop.0+0xc8>
 8004332:	1e69      	subs	r1, r5, #1
 8004334:	6011      	str	r1, [r2, #0]
 8004336:	e7f5      	b.n	8004324 <_strtoul_l.constprop.0+0xb8>
 8004338:	2430      	movs	r4, #48	; 0x30
 800433a:	2b00      	cmp	r3, #0
 800433c:	d1b5      	bne.n	80042aa <_strtoul_l.constprop.0+0x3e>
 800433e:	2308      	movs	r3, #8
 8004340:	e7b3      	b.n	80042aa <_strtoul_l.constprop.0+0x3e>
 8004342:	2c30      	cmp	r4, #48	; 0x30
 8004344:	d0a9      	beq.n	800429a <_strtoul_l.constprop.0+0x2e>
 8004346:	230a      	movs	r3, #10
 8004348:	e7af      	b.n	80042aa <_strtoul_l.constprop.0+0x3e>
 800434a:	bf00      	nop
 800434c:	08004fd5 	.word	0x08004fd5

08004350 <strtoul>:
 8004350:	4613      	mov	r3, r2
 8004352:	460a      	mov	r2, r1
 8004354:	4601      	mov	r1, r0
 8004356:	4802      	ldr	r0, [pc, #8]	; (8004360 <strtoul+0x10>)
 8004358:	6800      	ldr	r0, [r0, #0]
 800435a:	f7ff bf87 	b.w	800426c <_strtoul_l.constprop.0>
 800435e:	bf00      	nop
 8004360:	20000074 	.word	0x20000074

08004364 <siprintf>:
 8004364:	b40e      	push	{r1, r2, r3}
 8004366:	b500      	push	{lr}
 8004368:	b09c      	sub	sp, #112	; 0x70
 800436a:	ab1d      	add	r3, sp, #116	; 0x74
 800436c:	9002      	str	r0, [sp, #8]
 800436e:	9006      	str	r0, [sp, #24]
 8004370:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004374:	4809      	ldr	r0, [pc, #36]	; (800439c <siprintf+0x38>)
 8004376:	9107      	str	r1, [sp, #28]
 8004378:	9104      	str	r1, [sp, #16]
 800437a:	4909      	ldr	r1, [pc, #36]	; (80043a0 <siprintf+0x3c>)
 800437c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004380:	9105      	str	r1, [sp, #20]
 8004382:	6800      	ldr	r0, [r0, #0]
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	a902      	add	r1, sp, #8
 8004388:	f000 f992 	bl	80046b0 <_svfiprintf_r>
 800438c:	9b02      	ldr	r3, [sp, #8]
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	b01c      	add	sp, #112	; 0x70
 8004394:	f85d eb04 	ldr.w	lr, [sp], #4
 8004398:	b003      	add	sp, #12
 800439a:	4770      	bx	lr
 800439c:	20000074 	.word	0x20000074
 80043a0:	ffff0208 	.word	0xffff0208

080043a4 <memset>:
 80043a4:	4402      	add	r2, r0
 80043a6:	4603      	mov	r3, r0
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d100      	bne.n	80043ae <memset+0xa>
 80043ac:	4770      	bx	lr
 80043ae:	f803 1b01 	strb.w	r1, [r3], #1
 80043b2:	e7f9      	b.n	80043a8 <memset+0x4>

080043b4 <__errno>:
 80043b4:	4b01      	ldr	r3, [pc, #4]	; (80043bc <__errno+0x8>)
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	20000074 	.word	0x20000074

080043c0 <__libc_init_array>:
 80043c0:	b570      	push	{r4, r5, r6, lr}
 80043c2:	4d0d      	ldr	r5, [pc, #52]	; (80043f8 <__libc_init_array+0x38>)
 80043c4:	4c0d      	ldr	r4, [pc, #52]	; (80043fc <__libc_init_array+0x3c>)
 80043c6:	1b64      	subs	r4, r4, r5
 80043c8:	10a4      	asrs	r4, r4, #2
 80043ca:	2600      	movs	r6, #0
 80043cc:	42a6      	cmp	r6, r4
 80043ce:	d109      	bne.n	80043e4 <__libc_init_array+0x24>
 80043d0:	4d0b      	ldr	r5, [pc, #44]	; (8004400 <__libc_init_array+0x40>)
 80043d2:	4c0c      	ldr	r4, [pc, #48]	; (8004404 <__libc_init_array+0x44>)
 80043d4:	f000 fc6a 	bl	8004cac <_init>
 80043d8:	1b64      	subs	r4, r4, r5
 80043da:	10a4      	asrs	r4, r4, #2
 80043dc:	2600      	movs	r6, #0
 80043de:	42a6      	cmp	r6, r4
 80043e0:	d105      	bne.n	80043ee <__libc_init_array+0x2e>
 80043e2:	bd70      	pop	{r4, r5, r6, pc}
 80043e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80043e8:	4798      	blx	r3
 80043ea:	3601      	adds	r6, #1
 80043ec:	e7ee      	b.n	80043cc <__libc_init_array+0xc>
 80043ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f2:	4798      	blx	r3
 80043f4:	3601      	adds	r6, #1
 80043f6:	e7f2      	b.n	80043de <__libc_init_array+0x1e>
 80043f8:	08005110 	.word	0x08005110
 80043fc:	08005110 	.word	0x08005110
 8004400:	08005110 	.word	0x08005110
 8004404:	08005114 	.word	0x08005114

08004408 <__retarget_lock_acquire_recursive>:
 8004408:	4770      	bx	lr

0800440a <__retarget_lock_release_recursive>:
 800440a:	4770      	bx	lr

0800440c <_free_r>:
 800440c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800440e:	2900      	cmp	r1, #0
 8004410:	d044      	beq.n	800449c <_free_r+0x90>
 8004412:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004416:	9001      	str	r0, [sp, #4]
 8004418:	2b00      	cmp	r3, #0
 800441a:	f1a1 0404 	sub.w	r4, r1, #4
 800441e:	bfb8      	it	lt
 8004420:	18e4      	addlt	r4, r4, r3
 8004422:	f000 f8df 	bl	80045e4 <__malloc_lock>
 8004426:	4a1e      	ldr	r2, [pc, #120]	; (80044a0 <_free_r+0x94>)
 8004428:	9801      	ldr	r0, [sp, #4]
 800442a:	6813      	ldr	r3, [r2, #0]
 800442c:	b933      	cbnz	r3, 800443c <_free_r+0x30>
 800442e:	6063      	str	r3, [r4, #4]
 8004430:	6014      	str	r4, [r2, #0]
 8004432:	b003      	add	sp, #12
 8004434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004438:	f000 b8da 	b.w	80045f0 <__malloc_unlock>
 800443c:	42a3      	cmp	r3, r4
 800443e:	d908      	bls.n	8004452 <_free_r+0x46>
 8004440:	6825      	ldr	r5, [r4, #0]
 8004442:	1961      	adds	r1, r4, r5
 8004444:	428b      	cmp	r3, r1
 8004446:	bf01      	itttt	eq
 8004448:	6819      	ldreq	r1, [r3, #0]
 800444a:	685b      	ldreq	r3, [r3, #4]
 800444c:	1949      	addeq	r1, r1, r5
 800444e:	6021      	streq	r1, [r4, #0]
 8004450:	e7ed      	b.n	800442e <_free_r+0x22>
 8004452:	461a      	mov	r2, r3
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	b10b      	cbz	r3, 800445c <_free_r+0x50>
 8004458:	42a3      	cmp	r3, r4
 800445a:	d9fa      	bls.n	8004452 <_free_r+0x46>
 800445c:	6811      	ldr	r1, [r2, #0]
 800445e:	1855      	adds	r5, r2, r1
 8004460:	42a5      	cmp	r5, r4
 8004462:	d10b      	bne.n	800447c <_free_r+0x70>
 8004464:	6824      	ldr	r4, [r4, #0]
 8004466:	4421      	add	r1, r4
 8004468:	1854      	adds	r4, r2, r1
 800446a:	42a3      	cmp	r3, r4
 800446c:	6011      	str	r1, [r2, #0]
 800446e:	d1e0      	bne.n	8004432 <_free_r+0x26>
 8004470:	681c      	ldr	r4, [r3, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	6053      	str	r3, [r2, #4]
 8004476:	440c      	add	r4, r1
 8004478:	6014      	str	r4, [r2, #0]
 800447a:	e7da      	b.n	8004432 <_free_r+0x26>
 800447c:	d902      	bls.n	8004484 <_free_r+0x78>
 800447e:	230c      	movs	r3, #12
 8004480:	6003      	str	r3, [r0, #0]
 8004482:	e7d6      	b.n	8004432 <_free_r+0x26>
 8004484:	6825      	ldr	r5, [r4, #0]
 8004486:	1961      	adds	r1, r4, r5
 8004488:	428b      	cmp	r3, r1
 800448a:	bf04      	itt	eq
 800448c:	6819      	ldreq	r1, [r3, #0]
 800448e:	685b      	ldreq	r3, [r3, #4]
 8004490:	6063      	str	r3, [r4, #4]
 8004492:	bf04      	itt	eq
 8004494:	1949      	addeq	r1, r1, r5
 8004496:	6021      	streq	r1, [r4, #0]
 8004498:	6054      	str	r4, [r2, #4]
 800449a:	e7ca      	b.n	8004432 <_free_r+0x26>
 800449c:	b003      	add	sp, #12
 800449e:	bd30      	pop	{r4, r5, pc}
 80044a0:	200062c0 	.word	0x200062c0

080044a4 <sbrk_aligned>:
 80044a4:	b570      	push	{r4, r5, r6, lr}
 80044a6:	4e0e      	ldr	r6, [pc, #56]	; (80044e0 <sbrk_aligned+0x3c>)
 80044a8:	460c      	mov	r4, r1
 80044aa:	6831      	ldr	r1, [r6, #0]
 80044ac:	4605      	mov	r5, r0
 80044ae:	b911      	cbnz	r1, 80044b6 <sbrk_aligned+0x12>
 80044b0:	f000 fba6 	bl	8004c00 <_sbrk_r>
 80044b4:	6030      	str	r0, [r6, #0]
 80044b6:	4621      	mov	r1, r4
 80044b8:	4628      	mov	r0, r5
 80044ba:	f000 fba1 	bl	8004c00 <_sbrk_r>
 80044be:	1c43      	adds	r3, r0, #1
 80044c0:	d00a      	beq.n	80044d8 <sbrk_aligned+0x34>
 80044c2:	1cc4      	adds	r4, r0, #3
 80044c4:	f024 0403 	bic.w	r4, r4, #3
 80044c8:	42a0      	cmp	r0, r4
 80044ca:	d007      	beq.n	80044dc <sbrk_aligned+0x38>
 80044cc:	1a21      	subs	r1, r4, r0
 80044ce:	4628      	mov	r0, r5
 80044d0:	f000 fb96 	bl	8004c00 <_sbrk_r>
 80044d4:	3001      	adds	r0, #1
 80044d6:	d101      	bne.n	80044dc <sbrk_aligned+0x38>
 80044d8:	f04f 34ff 	mov.w	r4, #4294967295
 80044dc:	4620      	mov	r0, r4
 80044de:	bd70      	pop	{r4, r5, r6, pc}
 80044e0:	200062c4 	.word	0x200062c4

080044e4 <_malloc_r>:
 80044e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044e8:	1ccd      	adds	r5, r1, #3
 80044ea:	f025 0503 	bic.w	r5, r5, #3
 80044ee:	3508      	adds	r5, #8
 80044f0:	2d0c      	cmp	r5, #12
 80044f2:	bf38      	it	cc
 80044f4:	250c      	movcc	r5, #12
 80044f6:	2d00      	cmp	r5, #0
 80044f8:	4607      	mov	r7, r0
 80044fa:	db01      	blt.n	8004500 <_malloc_r+0x1c>
 80044fc:	42a9      	cmp	r1, r5
 80044fe:	d905      	bls.n	800450c <_malloc_r+0x28>
 8004500:	230c      	movs	r3, #12
 8004502:	603b      	str	r3, [r7, #0]
 8004504:	2600      	movs	r6, #0
 8004506:	4630      	mov	r0, r6
 8004508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800450c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80045e0 <_malloc_r+0xfc>
 8004510:	f000 f868 	bl	80045e4 <__malloc_lock>
 8004514:	f8d8 3000 	ldr.w	r3, [r8]
 8004518:	461c      	mov	r4, r3
 800451a:	bb5c      	cbnz	r4, 8004574 <_malloc_r+0x90>
 800451c:	4629      	mov	r1, r5
 800451e:	4638      	mov	r0, r7
 8004520:	f7ff ffc0 	bl	80044a4 <sbrk_aligned>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	4604      	mov	r4, r0
 8004528:	d155      	bne.n	80045d6 <_malloc_r+0xf2>
 800452a:	f8d8 4000 	ldr.w	r4, [r8]
 800452e:	4626      	mov	r6, r4
 8004530:	2e00      	cmp	r6, #0
 8004532:	d145      	bne.n	80045c0 <_malloc_r+0xdc>
 8004534:	2c00      	cmp	r4, #0
 8004536:	d048      	beq.n	80045ca <_malloc_r+0xe6>
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	4631      	mov	r1, r6
 800453c:	4638      	mov	r0, r7
 800453e:	eb04 0903 	add.w	r9, r4, r3
 8004542:	f000 fb5d 	bl	8004c00 <_sbrk_r>
 8004546:	4581      	cmp	r9, r0
 8004548:	d13f      	bne.n	80045ca <_malloc_r+0xe6>
 800454a:	6821      	ldr	r1, [r4, #0]
 800454c:	1a6d      	subs	r5, r5, r1
 800454e:	4629      	mov	r1, r5
 8004550:	4638      	mov	r0, r7
 8004552:	f7ff ffa7 	bl	80044a4 <sbrk_aligned>
 8004556:	3001      	adds	r0, #1
 8004558:	d037      	beq.n	80045ca <_malloc_r+0xe6>
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	442b      	add	r3, r5
 800455e:	6023      	str	r3, [r4, #0]
 8004560:	f8d8 3000 	ldr.w	r3, [r8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d038      	beq.n	80045da <_malloc_r+0xf6>
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	42a2      	cmp	r2, r4
 800456c:	d12b      	bne.n	80045c6 <_malloc_r+0xe2>
 800456e:	2200      	movs	r2, #0
 8004570:	605a      	str	r2, [r3, #4]
 8004572:	e00f      	b.n	8004594 <_malloc_r+0xb0>
 8004574:	6822      	ldr	r2, [r4, #0]
 8004576:	1b52      	subs	r2, r2, r5
 8004578:	d41f      	bmi.n	80045ba <_malloc_r+0xd6>
 800457a:	2a0b      	cmp	r2, #11
 800457c:	d917      	bls.n	80045ae <_malloc_r+0xca>
 800457e:	1961      	adds	r1, r4, r5
 8004580:	42a3      	cmp	r3, r4
 8004582:	6025      	str	r5, [r4, #0]
 8004584:	bf18      	it	ne
 8004586:	6059      	strne	r1, [r3, #4]
 8004588:	6863      	ldr	r3, [r4, #4]
 800458a:	bf08      	it	eq
 800458c:	f8c8 1000 	streq.w	r1, [r8]
 8004590:	5162      	str	r2, [r4, r5]
 8004592:	604b      	str	r3, [r1, #4]
 8004594:	4638      	mov	r0, r7
 8004596:	f104 060b 	add.w	r6, r4, #11
 800459a:	f000 f829 	bl	80045f0 <__malloc_unlock>
 800459e:	f026 0607 	bic.w	r6, r6, #7
 80045a2:	1d23      	adds	r3, r4, #4
 80045a4:	1af2      	subs	r2, r6, r3
 80045a6:	d0ae      	beq.n	8004506 <_malloc_r+0x22>
 80045a8:	1b9b      	subs	r3, r3, r6
 80045aa:	50a3      	str	r3, [r4, r2]
 80045ac:	e7ab      	b.n	8004506 <_malloc_r+0x22>
 80045ae:	42a3      	cmp	r3, r4
 80045b0:	6862      	ldr	r2, [r4, #4]
 80045b2:	d1dd      	bne.n	8004570 <_malloc_r+0x8c>
 80045b4:	f8c8 2000 	str.w	r2, [r8]
 80045b8:	e7ec      	b.n	8004594 <_malloc_r+0xb0>
 80045ba:	4623      	mov	r3, r4
 80045bc:	6864      	ldr	r4, [r4, #4]
 80045be:	e7ac      	b.n	800451a <_malloc_r+0x36>
 80045c0:	4634      	mov	r4, r6
 80045c2:	6876      	ldr	r6, [r6, #4]
 80045c4:	e7b4      	b.n	8004530 <_malloc_r+0x4c>
 80045c6:	4613      	mov	r3, r2
 80045c8:	e7cc      	b.n	8004564 <_malloc_r+0x80>
 80045ca:	230c      	movs	r3, #12
 80045cc:	603b      	str	r3, [r7, #0]
 80045ce:	4638      	mov	r0, r7
 80045d0:	f000 f80e 	bl	80045f0 <__malloc_unlock>
 80045d4:	e797      	b.n	8004506 <_malloc_r+0x22>
 80045d6:	6025      	str	r5, [r4, #0]
 80045d8:	e7dc      	b.n	8004594 <_malloc_r+0xb0>
 80045da:	605b      	str	r3, [r3, #4]
 80045dc:	deff      	udf	#255	; 0xff
 80045de:	bf00      	nop
 80045e0:	200062c0 	.word	0x200062c0

080045e4 <__malloc_lock>:
 80045e4:	4801      	ldr	r0, [pc, #4]	; (80045ec <__malloc_lock+0x8>)
 80045e6:	f7ff bf0f 	b.w	8004408 <__retarget_lock_acquire_recursive>
 80045ea:	bf00      	nop
 80045ec:	200062bc 	.word	0x200062bc

080045f0 <__malloc_unlock>:
 80045f0:	4801      	ldr	r0, [pc, #4]	; (80045f8 <__malloc_unlock+0x8>)
 80045f2:	f7ff bf0a 	b.w	800440a <__retarget_lock_release_recursive>
 80045f6:	bf00      	nop
 80045f8:	200062bc 	.word	0x200062bc

080045fc <__ssputs_r>:
 80045fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004600:	688e      	ldr	r6, [r1, #8]
 8004602:	461f      	mov	r7, r3
 8004604:	42be      	cmp	r6, r7
 8004606:	680b      	ldr	r3, [r1, #0]
 8004608:	4682      	mov	sl, r0
 800460a:	460c      	mov	r4, r1
 800460c:	4690      	mov	r8, r2
 800460e:	d82c      	bhi.n	800466a <__ssputs_r+0x6e>
 8004610:	898a      	ldrh	r2, [r1, #12]
 8004612:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004616:	d026      	beq.n	8004666 <__ssputs_r+0x6a>
 8004618:	6965      	ldr	r5, [r4, #20]
 800461a:	6909      	ldr	r1, [r1, #16]
 800461c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004620:	eba3 0901 	sub.w	r9, r3, r1
 8004624:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004628:	1c7b      	adds	r3, r7, #1
 800462a:	444b      	add	r3, r9
 800462c:	106d      	asrs	r5, r5, #1
 800462e:	429d      	cmp	r5, r3
 8004630:	bf38      	it	cc
 8004632:	461d      	movcc	r5, r3
 8004634:	0553      	lsls	r3, r2, #21
 8004636:	d527      	bpl.n	8004688 <__ssputs_r+0x8c>
 8004638:	4629      	mov	r1, r5
 800463a:	f7ff ff53 	bl	80044e4 <_malloc_r>
 800463e:	4606      	mov	r6, r0
 8004640:	b360      	cbz	r0, 800469c <__ssputs_r+0xa0>
 8004642:	6921      	ldr	r1, [r4, #16]
 8004644:	464a      	mov	r2, r9
 8004646:	f000 faeb 	bl	8004c20 <memcpy>
 800464a:	89a3      	ldrh	r3, [r4, #12]
 800464c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004654:	81a3      	strh	r3, [r4, #12]
 8004656:	6126      	str	r6, [r4, #16]
 8004658:	6165      	str	r5, [r4, #20]
 800465a:	444e      	add	r6, r9
 800465c:	eba5 0509 	sub.w	r5, r5, r9
 8004660:	6026      	str	r6, [r4, #0]
 8004662:	60a5      	str	r5, [r4, #8]
 8004664:	463e      	mov	r6, r7
 8004666:	42be      	cmp	r6, r7
 8004668:	d900      	bls.n	800466c <__ssputs_r+0x70>
 800466a:	463e      	mov	r6, r7
 800466c:	6820      	ldr	r0, [r4, #0]
 800466e:	4632      	mov	r2, r6
 8004670:	4641      	mov	r1, r8
 8004672:	f000 faab 	bl	8004bcc <memmove>
 8004676:	68a3      	ldr	r3, [r4, #8]
 8004678:	1b9b      	subs	r3, r3, r6
 800467a:	60a3      	str	r3, [r4, #8]
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	4433      	add	r3, r6
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	2000      	movs	r0, #0
 8004684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004688:	462a      	mov	r2, r5
 800468a:	f000 fad7 	bl	8004c3c <_realloc_r>
 800468e:	4606      	mov	r6, r0
 8004690:	2800      	cmp	r0, #0
 8004692:	d1e0      	bne.n	8004656 <__ssputs_r+0x5a>
 8004694:	6921      	ldr	r1, [r4, #16]
 8004696:	4650      	mov	r0, sl
 8004698:	f7ff feb8 	bl	800440c <_free_r>
 800469c:	230c      	movs	r3, #12
 800469e:	f8ca 3000 	str.w	r3, [sl]
 80046a2:	89a3      	ldrh	r3, [r4, #12]
 80046a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046a8:	81a3      	strh	r3, [r4, #12]
 80046aa:	f04f 30ff 	mov.w	r0, #4294967295
 80046ae:	e7e9      	b.n	8004684 <__ssputs_r+0x88>

080046b0 <_svfiprintf_r>:
 80046b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b4:	4698      	mov	r8, r3
 80046b6:	898b      	ldrh	r3, [r1, #12]
 80046b8:	061b      	lsls	r3, r3, #24
 80046ba:	b09d      	sub	sp, #116	; 0x74
 80046bc:	4607      	mov	r7, r0
 80046be:	460d      	mov	r5, r1
 80046c0:	4614      	mov	r4, r2
 80046c2:	d50e      	bpl.n	80046e2 <_svfiprintf_r+0x32>
 80046c4:	690b      	ldr	r3, [r1, #16]
 80046c6:	b963      	cbnz	r3, 80046e2 <_svfiprintf_r+0x32>
 80046c8:	2140      	movs	r1, #64	; 0x40
 80046ca:	f7ff ff0b 	bl	80044e4 <_malloc_r>
 80046ce:	6028      	str	r0, [r5, #0]
 80046d0:	6128      	str	r0, [r5, #16]
 80046d2:	b920      	cbnz	r0, 80046de <_svfiprintf_r+0x2e>
 80046d4:	230c      	movs	r3, #12
 80046d6:	603b      	str	r3, [r7, #0]
 80046d8:	f04f 30ff 	mov.w	r0, #4294967295
 80046dc:	e0d0      	b.n	8004880 <_svfiprintf_r+0x1d0>
 80046de:	2340      	movs	r3, #64	; 0x40
 80046e0:	616b      	str	r3, [r5, #20]
 80046e2:	2300      	movs	r3, #0
 80046e4:	9309      	str	r3, [sp, #36]	; 0x24
 80046e6:	2320      	movs	r3, #32
 80046e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80046f0:	2330      	movs	r3, #48	; 0x30
 80046f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004898 <_svfiprintf_r+0x1e8>
 80046f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046fa:	f04f 0901 	mov.w	r9, #1
 80046fe:	4623      	mov	r3, r4
 8004700:	469a      	mov	sl, r3
 8004702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004706:	b10a      	cbz	r2, 800470c <_svfiprintf_r+0x5c>
 8004708:	2a25      	cmp	r2, #37	; 0x25
 800470a:	d1f9      	bne.n	8004700 <_svfiprintf_r+0x50>
 800470c:	ebba 0b04 	subs.w	fp, sl, r4
 8004710:	d00b      	beq.n	800472a <_svfiprintf_r+0x7a>
 8004712:	465b      	mov	r3, fp
 8004714:	4622      	mov	r2, r4
 8004716:	4629      	mov	r1, r5
 8004718:	4638      	mov	r0, r7
 800471a:	f7ff ff6f 	bl	80045fc <__ssputs_r>
 800471e:	3001      	adds	r0, #1
 8004720:	f000 80a9 	beq.w	8004876 <_svfiprintf_r+0x1c6>
 8004724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004726:	445a      	add	r2, fp
 8004728:	9209      	str	r2, [sp, #36]	; 0x24
 800472a:	f89a 3000 	ldrb.w	r3, [sl]
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 80a1 	beq.w	8004876 <_svfiprintf_r+0x1c6>
 8004734:	2300      	movs	r3, #0
 8004736:	f04f 32ff 	mov.w	r2, #4294967295
 800473a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800473e:	f10a 0a01 	add.w	sl, sl, #1
 8004742:	9304      	str	r3, [sp, #16]
 8004744:	9307      	str	r3, [sp, #28]
 8004746:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800474a:	931a      	str	r3, [sp, #104]	; 0x68
 800474c:	4654      	mov	r4, sl
 800474e:	2205      	movs	r2, #5
 8004750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004754:	4850      	ldr	r0, [pc, #320]	; (8004898 <_svfiprintf_r+0x1e8>)
 8004756:	f7fb fd5b 	bl	8000210 <memchr>
 800475a:	9a04      	ldr	r2, [sp, #16]
 800475c:	b9d8      	cbnz	r0, 8004796 <_svfiprintf_r+0xe6>
 800475e:	06d0      	lsls	r0, r2, #27
 8004760:	bf44      	itt	mi
 8004762:	2320      	movmi	r3, #32
 8004764:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004768:	0711      	lsls	r1, r2, #28
 800476a:	bf44      	itt	mi
 800476c:	232b      	movmi	r3, #43	; 0x2b
 800476e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004772:	f89a 3000 	ldrb.w	r3, [sl]
 8004776:	2b2a      	cmp	r3, #42	; 0x2a
 8004778:	d015      	beq.n	80047a6 <_svfiprintf_r+0xf6>
 800477a:	9a07      	ldr	r2, [sp, #28]
 800477c:	4654      	mov	r4, sl
 800477e:	2000      	movs	r0, #0
 8004780:	f04f 0c0a 	mov.w	ip, #10
 8004784:	4621      	mov	r1, r4
 8004786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800478a:	3b30      	subs	r3, #48	; 0x30
 800478c:	2b09      	cmp	r3, #9
 800478e:	d94d      	bls.n	800482c <_svfiprintf_r+0x17c>
 8004790:	b1b0      	cbz	r0, 80047c0 <_svfiprintf_r+0x110>
 8004792:	9207      	str	r2, [sp, #28]
 8004794:	e014      	b.n	80047c0 <_svfiprintf_r+0x110>
 8004796:	eba0 0308 	sub.w	r3, r0, r8
 800479a:	fa09 f303 	lsl.w	r3, r9, r3
 800479e:	4313      	orrs	r3, r2
 80047a0:	9304      	str	r3, [sp, #16]
 80047a2:	46a2      	mov	sl, r4
 80047a4:	e7d2      	b.n	800474c <_svfiprintf_r+0x9c>
 80047a6:	9b03      	ldr	r3, [sp, #12]
 80047a8:	1d19      	adds	r1, r3, #4
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	9103      	str	r1, [sp, #12]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	bfbb      	ittet	lt
 80047b2:	425b      	neglt	r3, r3
 80047b4:	f042 0202 	orrlt.w	r2, r2, #2
 80047b8:	9307      	strge	r3, [sp, #28]
 80047ba:	9307      	strlt	r3, [sp, #28]
 80047bc:	bfb8      	it	lt
 80047be:	9204      	strlt	r2, [sp, #16]
 80047c0:	7823      	ldrb	r3, [r4, #0]
 80047c2:	2b2e      	cmp	r3, #46	; 0x2e
 80047c4:	d10c      	bne.n	80047e0 <_svfiprintf_r+0x130>
 80047c6:	7863      	ldrb	r3, [r4, #1]
 80047c8:	2b2a      	cmp	r3, #42	; 0x2a
 80047ca:	d134      	bne.n	8004836 <_svfiprintf_r+0x186>
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	9203      	str	r2, [sp, #12]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	bfb8      	it	lt
 80047d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80047dc:	3402      	adds	r4, #2
 80047de:	9305      	str	r3, [sp, #20]
 80047e0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80048a8 <_svfiprintf_r+0x1f8>
 80047e4:	7821      	ldrb	r1, [r4, #0]
 80047e6:	2203      	movs	r2, #3
 80047e8:	4650      	mov	r0, sl
 80047ea:	f7fb fd11 	bl	8000210 <memchr>
 80047ee:	b138      	cbz	r0, 8004800 <_svfiprintf_r+0x150>
 80047f0:	9b04      	ldr	r3, [sp, #16]
 80047f2:	eba0 000a 	sub.w	r0, r0, sl
 80047f6:	2240      	movs	r2, #64	; 0x40
 80047f8:	4082      	lsls	r2, r0
 80047fa:	4313      	orrs	r3, r2
 80047fc:	3401      	adds	r4, #1
 80047fe:	9304      	str	r3, [sp, #16]
 8004800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004804:	4825      	ldr	r0, [pc, #148]	; (800489c <_svfiprintf_r+0x1ec>)
 8004806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800480a:	2206      	movs	r2, #6
 800480c:	f7fb fd00 	bl	8000210 <memchr>
 8004810:	2800      	cmp	r0, #0
 8004812:	d038      	beq.n	8004886 <_svfiprintf_r+0x1d6>
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <_svfiprintf_r+0x1f0>)
 8004816:	bb1b      	cbnz	r3, 8004860 <_svfiprintf_r+0x1b0>
 8004818:	9b03      	ldr	r3, [sp, #12]
 800481a:	3307      	adds	r3, #7
 800481c:	f023 0307 	bic.w	r3, r3, #7
 8004820:	3308      	adds	r3, #8
 8004822:	9303      	str	r3, [sp, #12]
 8004824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004826:	4433      	add	r3, r6
 8004828:	9309      	str	r3, [sp, #36]	; 0x24
 800482a:	e768      	b.n	80046fe <_svfiprintf_r+0x4e>
 800482c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004830:	460c      	mov	r4, r1
 8004832:	2001      	movs	r0, #1
 8004834:	e7a6      	b.n	8004784 <_svfiprintf_r+0xd4>
 8004836:	2300      	movs	r3, #0
 8004838:	3401      	adds	r4, #1
 800483a:	9305      	str	r3, [sp, #20]
 800483c:	4619      	mov	r1, r3
 800483e:	f04f 0c0a 	mov.w	ip, #10
 8004842:	4620      	mov	r0, r4
 8004844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004848:	3a30      	subs	r2, #48	; 0x30
 800484a:	2a09      	cmp	r2, #9
 800484c:	d903      	bls.n	8004856 <_svfiprintf_r+0x1a6>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0c6      	beq.n	80047e0 <_svfiprintf_r+0x130>
 8004852:	9105      	str	r1, [sp, #20]
 8004854:	e7c4      	b.n	80047e0 <_svfiprintf_r+0x130>
 8004856:	fb0c 2101 	mla	r1, ip, r1, r2
 800485a:	4604      	mov	r4, r0
 800485c:	2301      	movs	r3, #1
 800485e:	e7f0      	b.n	8004842 <_svfiprintf_r+0x192>
 8004860:	ab03      	add	r3, sp, #12
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	462a      	mov	r2, r5
 8004866:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <_svfiprintf_r+0x1f4>)
 8004868:	a904      	add	r1, sp, #16
 800486a:	4638      	mov	r0, r7
 800486c:	f3af 8000 	nop.w
 8004870:	1c42      	adds	r2, r0, #1
 8004872:	4606      	mov	r6, r0
 8004874:	d1d6      	bne.n	8004824 <_svfiprintf_r+0x174>
 8004876:	89ab      	ldrh	r3, [r5, #12]
 8004878:	065b      	lsls	r3, r3, #25
 800487a:	f53f af2d 	bmi.w	80046d8 <_svfiprintf_r+0x28>
 800487e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004880:	b01d      	add	sp, #116	; 0x74
 8004882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004886:	ab03      	add	r3, sp, #12
 8004888:	9300      	str	r3, [sp, #0]
 800488a:	462a      	mov	r2, r5
 800488c:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <_svfiprintf_r+0x1f4>)
 800488e:	a904      	add	r1, sp, #16
 8004890:	4638      	mov	r0, r7
 8004892:	f000 f879 	bl	8004988 <_printf_i>
 8004896:	e7eb      	b.n	8004870 <_svfiprintf_r+0x1c0>
 8004898:	080050d5 	.word	0x080050d5
 800489c:	080050df 	.word	0x080050df
 80048a0:	00000000 	.word	0x00000000
 80048a4:	080045fd 	.word	0x080045fd
 80048a8:	080050db 	.word	0x080050db

080048ac <_printf_common>:
 80048ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b0:	4616      	mov	r6, r2
 80048b2:	4699      	mov	r9, r3
 80048b4:	688a      	ldr	r2, [r1, #8]
 80048b6:	690b      	ldr	r3, [r1, #16]
 80048b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048bc:	4293      	cmp	r3, r2
 80048be:	bfb8      	it	lt
 80048c0:	4613      	movlt	r3, r2
 80048c2:	6033      	str	r3, [r6, #0]
 80048c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048c8:	4607      	mov	r7, r0
 80048ca:	460c      	mov	r4, r1
 80048cc:	b10a      	cbz	r2, 80048d2 <_printf_common+0x26>
 80048ce:	3301      	adds	r3, #1
 80048d0:	6033      	str	r3, [r6, #0]
 80048d2:	6823      	ldr	r3, [r4, #0]
 80048d4:	0699      	lsls	r1, r3, #26
 80048d6:	bf42      	ittt	mi
 80048d8:	6833      	ldrmi	r3, [r6, #0]
 80048da:	3302      	addmi	r3, #2
 80048dc:	6033      	strmi	r3, [r6, #0]
 80048de:	6825      	ldr	r5, [r4, #0]
 80048e0:	f015 0506 	ands.w	r5, r5, #6
 80048e4:	d106      	bne.n	80048f4 <_printf_common+0x48>
 80048e6:	f104 0a19 	add.w	sl, r4, #25
 80048ea:	68e3      	ldr	r3, [r4, #12]
 80048ec:	6832      	ldr	r2, [r6, #0]
 80048ee:	1a9b      	subs	r3, r3, r2
 80048f0:	42ab      	cmp	r3, r5
 80048f2:	dc26      	bgt.n	8004942 <_printf_common+0x96>
 80048f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048f8:	1e13      	subs	r3, r2, #0
 80048fa:	6822      	ldr	r2, [r4, #0]
 80048fc:	bf18      	it	ne
 80048fe:	2301      	movne	r3, #1
 8004900:	0692      	lsls	r2, r2, #26
 8004902:	d42b      	bmi.n	800495c <_printf_common+0xb0>
 8004904:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004908:	4649      	mov	r1, r9
 800490a:	4638      	mov	r0, r7
 800490c:	47c0      	blx	r8
 800490e:	3001      	adds	r0, #1
 8004910:	d01e      	beq.n	8004950 <_printf_common+0xa4>
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	6922      	ldr	r2, [r4, #16]
 8004916:	f003 0306 	and.w	r3, r3, #6
 800491a:	2b04      	cmp	r3, #4
 800491c:	bf02      	ittt	eq
 800491e:	68e5      	ldreq	r5, [r4, #12]
 8004920:	6833      	ldreq	r3, [r6, #0]
 8004922:	1aed      	subeq	r5, r5, r3
 8004924:	68a3      	ldr	r3, [r4, #8]
 8004926:	bf0c      	ite	eq
 8004928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800492c:	2500      	movne	r5, #0
 800492e:	4293      	cmp	r3, r2
 8004930:	bfc4      	itt	gt
 8004932:	1a9b      	subgt	r3, r3, r2
 8004934:	18ed      	addgt	r5, r5, r3
 8004936:	2600      	movs	r6, #0
 8004938:	341a      	adds	r4, #26
 800493a:	42b5      	cmp	r5, r6
 800493c:	d11a      	bne.n	8004974 <_printf_common+0xc8>
 800493e:	2000      	movs	r0, #0
 8004940:	e008      	b.n	8004954 <_printf_common+0xa8>
 8004942:	2301      	movs	r3, #1
 8004944:	4652      	mov	r2, sl
 8004946:	4649      	mov	r1, r9
 8004948:	4638      	mov	r0, r7
 800494a:	47c0      	blx	r8
 800494c:	3001      	adds	r0, #1
 800494e:	d103      	bne.n	8004958 <_printf_common+0xac>
 8004950:	f04f 30ff 	mov.w	r0, #4294967295
 8004954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004958:	3501      	adds	r5, #1
 800495a:	e7c6      	b.n	80048ea <_printf_common+0x3e>
 800495c:	18e1      	adds	r1, r4, r3
 800495e:	1c5a      	adds	r2, r3, #1
 8004960:	2030      	movs	r0, #48	; 0x30
 8004962:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004966:	4422      	add	r2, r4
 8004968:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800496c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004970:	3302      	adds	r3, #2
 8004972:	e7c7      	b.n	8004904 <_printf_common+0x58>
 8004974:	2301      	movs	r3, #1
 8004976:	4622      	mov	r2, r4
 8004978:	4649      	mov	r1, r9
 800497a:	4638      	mov	r0, r7
 800497c:	47c0      	blx	r8
 800497e:	3001      	adds	r0, #1
 8004980:	d0e6      	beq.n	8004950 <_printf_common+0xa4>
 8004982:	3601      	adds	r6, #1
 8004984:	e7d9      	b.n	800493a <_printf_common+0x8e>
	...

08004988 <_printf_i>:
 8004988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800498c:	7e0f      	ldrb	r7, [r1, #24]
 800498e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004990:	2f78      	cmp	r7, #120	; 0x78
 8004992:	4691      	mov	r9, r2
 8004994:	4680      	mov	r8, r0
 8004996:	460c      	mov	r4, r1
 8004998:	469a      	mov	sl, r3
 800499a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800499e:	d807      	bhi.n	80049b0 <_printf_i+0x28>
 80049a0:	2f62      	cmp	r7, #98	; 0x62
 80049a2:	d80a      	bhi.n	80049ba <_printf_i+0x32>
 80049a4:	2f00      	cmp	r7, #0
 80049a6:	f000 80d4 	beq.w	8004b52 <_printf_i+0x1ca>
 80049aa:	2f58      	cmp	r7, #88	; 0x58
 80049ac:	f000 80c0 	beq.w	8004b30 <_printf_i+0x1a8>
 80049b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049b8:	e03a      	b.n	8004a30 <_printf_i+0xa8>
 80049ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049be:	2b15      	cmp	r3, #21
 80049c0:	d8f6      	bhi.n	80049b0 <_printf_i+0x28>
 80049c2:	a101      	add	r1, pc, #4	; (adr r1, 80049c8 <_printf_i+0x40>)
 80049c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049c8:	08004a21 	.word	0x08004a21
 80049cc:	08004a35 	.word	0x08004a35
 80049d0:	080049b1 	.word	0x080049b1
 80049d4:	080049b1 	.word	0x080049b1
 80049d8:	080049b1 	.word	0x080049b1
 80049dc:	080049b1 	.word	0x080049b1
 80049e0:	08004a35 	.word	0x08004a35
 80049e4:	080049b1 	.word	0x080049b1
 80049e8:	080049b1 	.word	0x080049b1
 80049ec:	080049b1 	.word	0x080049b1
 80049f0:	080049b1 	.word	0x080049b1
 80049f4:	08004b39 	.word	0x08004b39
 80049f8:	08004a61 	.word	0x08004a61
 80049fc:	08004af3 	.word	0x08004af3
 8004a00:	080049b1 	.word	0x080049b1
 8004a04:	080049b1 	.word	0x080049b1
 8004a08:	08004b5b 	.word	0x08004b5b
 8004a0c:	080049b1 	.word	0x080049b1
 8004a10:	08004a61 	.word	0x08004a61
 8004a14:	080049b1 	.word	0x080049b1
 8004a18:	080049b1 	.word	0x080049b1
 8004a1c:	08004afb 	.word	0x08004afb
 8004a20:	682b      	ldr	r3, [r5, #0]
 8004a22:	1d1a      	adds	r2, r3, #4
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	602a      	str	r2, [r5, #0]
 8004a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a30:	2301      	movs	r3, #1
 8004a32:	e09f      	b.n	8004b74 <_printf_i+0x1ec>
 8004a34:	6820      	ldr	r0, [r4, #0]
 8004a36:	682b      	ldr	r3, [r5, #0]
 8004a38:	0607      	lsls	r7, r0, #24
 8004a3a:	f103 0104 	add.w	r1, r3, #4
 8004a3e:	6029      	str	r1, [r5, #0]
 8004a40:	d501      	bpl.n	8004a46 <_printf_i+0xbe>
 8004a42:	681e      	ldr	r6, [r3, #0]
 8004a44:	e003      	b.n	8004a4e <_printf_i+0xc6>
 8004a46:	0646      	lsls	r6, r0, #25
 8004a48:	d5fb      	bpl.n	8004a42 <_printf_i+0xba>
 8004a4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a4e:	2e00      	cmp	r6, #0
 8004a50:	da03      	bge.n	8004a5a <_printf_i+0xd2>
 8004a52:	232d      	movs	r3, #45	; 0x2d
 8004a54:	4276      	negs	r6, r6
 8004a56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a5a:	485a      	ldr	r0, [pc, #360]	; (8004bc4 <_printf_i+0x23c>)
 8004a5c:	230a      	movs	r3, #10
 8004a5e:	e012      	b.n	8004a86 <_printf_i+0xfe>
 8004a60:	682b      	ldr	r3, [r5, #0]
 8004a62:	6820      	ldr	r0, [r4, #0]
 8004a64:	1d19      	adds	r1, r3, #4
 8004a66:	6029      	str	r1, [r5, #0]
 8004a68:	0605      	lsls	r5, r0, #24
 8004a6a:	d501      	bpl.n	8004a70 <_printf_i+0xe8>
 8004a6c:	681e      	ldr	r6, [r3, #0]
 8004a6e:	e002      	b.n	8004a76 <_printf_i+0xee>
 8004a70:	0641      	lsls	r1, r0, #25
 8004a72:	d5fb      	bpl.n	8004a6c <_printf_i+0xe4>
 8004a74:	881e      	ldrh	r6, [r3, #0]
 8004a76:	4853      	ldr	r0, [pc, #332]	; (8004bc4 <_printf_i+0x23c>)
 8004a78:	2f6f      	cmp	r7, #111	; 0x6f
 8004a7a:	bf0c      	ite	eq
 8004a7c:	2308      	moveq	r3, #8
 8004a7e:	230a      	movne	r3, #10
 8004a80:	2100      	movs	r1, #0
 8004a82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a86:	6865      	ldr	r5, [r4, #4]
 8004a88:	60a5      	str	r5, [r4, #8]
 8004a8a:	2d00      	cmp	r5, #0
 8004a8c:	bfa2      	ittt	ge
 8004a8e:	6821      	ldrge	r1, [r4, #0]
 8004a90:	f021 0104 	bicge.w	r1, r1, #4
 8004a94:	6021      	strge	r1, [r4, #0]
 8004a96:	b90e      	cbnz	r6, 8004a9c <_printf_i+0x114>
 8004a98:	2d00      	cmp	r5, #0
 8004a9a:	d04b      	beq.n	8004b34 <_printf_i+0x1ac>
 8004a9c:	4615      	mov	r5, r2
 8004a9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004aa2:	fb03 6711 	mls	r7, r3, r1, r6
 8004aa6:	5dc7      	ldrb	r7, [r0, r7]
 8004aa8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004aac:	4637      	mov	r7, r6
 8004aae:	42bb      	cmp	r3, r7
 8004ab0:	460e      	mov	r6, r1
 8004ab2:	d9f4      	bls.n	8004a9e <_printf_i+0x116>
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d10b      	bne.n	8004ad0 <_printf_i+0x148>
 8004ab8:	6823      	ldr	r3, [r4, #0]
 8004aba:	07de      	lsls	r6, r3, #31
 8004abc:	d508      	bpl.n	8004ad0 <_printf_i+0x148>
 8004abe:	6923      	ldr	r3, [r4, #16]
 8004ac0:	6861      	ldr	r1, [r4, #4]
 8004ac2:	4299      	cmp	r1, r3
 8004ac4:	bfde      	ittt	le
 8004ac6:	2330      	movle	r3, #48	; 0x30
 8004ac8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004acc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ad0:	1b52      	subs	r2, r2, r5
 8004ad2:	6122      	str	r2, [r4, #16]
 8004ad4:	f8cd a000 	str.w	sl, [sp]
 8004ad8:	464b      	mov	r3, r9
 8004ada:	aa03      	add	r2, sp, #12
 8004adc:	4621      	mov	r1, r4
 8004ade:	4640      	mov	r0, r8
 8004ae0:	f7ff fee4 	bl	80048ac <_printf_common>
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d14a      	bne.n	8004b7e <_printf_i+0x1f6>
 8004ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8004aec:	b004      	add	sp, #16
 8004aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	f043 0320 	orr.w	r3, r3, #32
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	4833      	ldr	r0, [pc, #204]	; (8004bc8 <_printf_i+0x240>)
 8004afc:	2778      	movs	r7, #120	; 0x78
 8004afe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	6829      	ldr	r1, [r5, #0]
 8004b06:	061f      	lsls	r7, r3, #24
 8004b08:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b0c:	d402      	bmi.n	8004b14 <_printf_i+0x18c>
 8004b0e:	065f      	lsls	r7, r3, #25
 8004b10:	bf48      	it	mi
 8004b12:	b2b6      	uxthmi	r6, r6
 8004b14:	07df      	lsls	r7, r3, #31
 8004b16:	bf48      	it	mi
 8004b18:	f043 0320 	orrmi.w	r3, r3, #32
 8004b1c:	6029      	str	r1, [r5, #0]
 8004b1e:	bf48      	it	mi
 8004b20:	6023      	strmi	r3, [r4, #0]
 8004b22:	b91e      	cbnz	r6, 8004b2c <_printf_i+0x1a4>
 8004b24:	6823      	ldr	r3, [r4, #0]
 8004b26:	f023 0320 	bic.w	r3, r3, #32
 8004b2a:	6023      	str	r3, [r4, #0]
 8004b2c:	2310      	movs	r3, #16
 8004b2e:	e7a7      	b.n	8004a80 <_printf_i+0xf8>
 8004b30:	4824      	ldr	r0, [pc, #144]	; (8004bc4 <_printf_i+0x23c>)
 8004b32:	e7e4      	b.n	8004afe <_printf_i+0x176>
 8004b34:	4615      	mov	r5, r2
 8004b36:	e7bd      	b.n	8004ab4 <_printf_i+0x12c>
 8004b38:	682b      	ldr	r3, [r5, #0]
 8004b3a:	6826      	ldr	r6, [r4, #0]
 8004b3c:	6961      	ldr	r1, [r4, #20]
 8004b3e:	1d18      	adds	r0, r3, #4
 8004b40:	6028      	str	r0, [r5, #0]
 8004b42:	0635      	lsls	r5, r6, #24
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	d501      	bpl.n	8004b4c <_printf_i+0x1c4>
 8004b48:	6019      	str	r1, [r3, #0]
 8004b4a:	e002      	b.n	8004b52 <_printf_i+0x1ca>
 8004b4c:	0670      	lsls	r0, r6, #25
 8004b4e:	d5fb      	bpl.n	8004b48 <_printf_i+0x1c0>
 8004b50:	8019      	strh	r1, [r3, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	6123      	str	r3, [r4, #16]
 8004b56:	4615      	mov	r5, r2
 8004b58:	e7bc      	b.n	8004ad4 <_printf_i+0x14c>
 8004b5a:	682b      	ldr	r3, [r5, #0]
 8004b5c:	1d1a      	adds	r2, r3, #4
 8004b5e:	602a      	str	r2, [r5, #0]
 8004b60:	681d      	ldr	r5, [r3, #0]
 8004b62:	6862      	ldr	r2, [r4, #4]
 8004b64:	2100      	movs	r1, #0
 8004b66:	4628      	mov	r0, r5
 8004b68:	f7fb fb52 	bl	8000210 <memchr>
 8004b6c:	b108      	cbz	r0, 8004b72 <_printf_i+0x1ea>
 8004b6e:	1b40      	subs	r0, r0, r5
 8004b70:	6060      	str	r0, [r4, #4]
 8004b72:	6863      	ldr	r3, [r4, #4]
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	2300      	movs	r3, #0
 8004b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b7c:	e7aa      	b.n	8004ad4 <_printf_i+0x14c>
 8004b7e:	6923      	ldr	r3, [r4, #16]
 8004b80:	462a      	mov	r2, r5
 8004b82:	4649      	mov	r1, r9
 8004b84:	4640      	mov	r0, r8
 8004b86:	47d0      	blx	sl
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d0ad      	beq.n	8004ae8 <_printf_i+0x160>
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	079b      	lsls	r3, r3, #30
 8004b90:	d413      	bmi.n	8004bba <_printf_i+0x232>
 8004b92:	68e0      	ldr	r0, [r4, #12]
 8004b94:	9b03      	ldr	r3, [sp, #12]
 8004b96:	4298      	cmp	r0, r3
 8004b98:	bfb8      	it	lt
 8004b9a:	4618      	movlt	r0, r3
 8004b9c:	e7a6      	b.n	8004aec <_printf_i+0x164>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	4632      	mov	r2, r6
 8004ba2:	4649      	mov	r1, r9
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	47d0      	blx	sl
 8004ba8:	3001      	adds	r0, #1
 8004baa:	d09d      	beq.n	8004ae8 <_printf_i+0x160>
 8004bac:	3501      	adds	r5, #1
 8004bae:	68e3      	ldr	r3, [r4, #12]
 8004bb0:	9903      	ldr	r1, [sp, #12]
 8004bb2:	1a5b      	subs	r3, r3, r1
 8004bb4:	42ab      	cmp	r3, r5
 8004bb6:	dcf2      	bgt.n	8004b9e <_printf_i+0x216>
 8004bb8:	e7eb      	b.n	8004b92 <_printf_i+0x20a>
 8004bba:	2500      	movs	r5, #0
 8004bbc:	f104 0619 	add.w	r6, r4, #25
 8004bc0:	e7f5      	b.n	8004bae <_printf_i+0x226>
 8004bc2:	bf00      	nop
 8004bc4:	080050e6 	.word	0x080050e6
 8004bc8:	080050f7 	.word	0x080050f7

08004bcc <memmove>:
 8004bcc:	4288      	cmp	r0, r1
 8004bce:	b510      	push	{r4, lr}
 8004bd0:	eb01 0402 	add.w	r4, r1, r2
 8004bd4:	d902      	bls.n	8004bdc <memmove+0x10>
 8004bd6:	4284      	cmp	r4, r0
 8004bd8:	4623      	mov	r3, r4
 8004bda:	d807      	bhi.n	8004bec <memmove+0x20>
 8004bdc:	1e43      	subs	r3, r0, #1
 8004bde:	42a1      	cmp	r1, r4
 8004be0:	d008      	beq.n	8004bf4 <memmove+0x28>
 8004be2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004be6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004bea:	e7f8      	b.n	8004bde <memmove+0x12>
 8004bec:	4402      	add	r2, r0
 8004bee:	4601      	mov	r1, r0
 8004bf0:	428a      	cmp	r2, r1
 8004bf2:	d100      	bne.n	8004bf6 <memmove+0x2a>
 8004bf4:	bd10      	pop	{r4, pc}
 8004bf6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004bfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004bfe:	e7f7      	b.n	8004bf0 <memmove+0x24>

08004c00 <_sbrk_r>:
 8004c00:	b538      	push	{r3, r4, r5, lr}
 8004c02:	4d06      	ldr	r5, [pc, #24]	; (8004c1c <_sbrk_r+0x1c>)
 8004c04:	2300      	movs	r3, #0
 8004c06:	4604      	mov	r4, r0
 8004c08:	4608      	mov	r0, r1
 8004c0a:	602b      	str	r3, [r5, #0]
 8004c0c:	f7fd fbf0 	bl	80023f0 <_sbrk>
 8004c10:	1c43      	adds	r3, r0, #1
 8004c12:	d102      	bne.n	8004c1a <_sbrk_r+0x1a>
 8004c14:	682b      	ldr	r3, [r5, #0]
 8004c16:	b103      	cbz	r3, 8004c1a <_sbrk_r+0x1a>
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	bd38      	pop	{r3, r4, r5, pc}
 8004c1c:	200062b8 	.word	0x200062b8

08004c20 <memcpy>:
 8004c20:	440a      	add	r2, r1
 8004c22:	4291      	cmp	r1, r2
 8004c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8004c28:	d100      	bne.n	8004c2c <memcpy+0xc>
 8004c2a:	4770      	bx	lr
 8004c2c:	b510      	push	{r4, lr}
 8004c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c36:	4291      	cmp	r1, r2
 8004c38:	d1f9      	bne.n	8004c2e <memcpy+0xe>
 8004c3a:	bd10      	pop	{r4, pc}

08004c3c <_realloc_r>:
 8004c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c40:	4680      	mov	r8, r0
 8004c42:	4614      	mov	r4, r2
 8004c44:	460e      	mov	r6, r1
 8004c46:	b921      	cbnz	r1, 8004c52 <_realloc_r+0x16>
 8004c48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4c:	4611      	mov	r1, r2
 8004c4e:	f7ff bc49 	b.w	80044e4 <_malloc_r>
 8004c52:	b92a      	cbnz	r2, 8004c60 <_realloc_r+0x24>
 8004c54:	f7ff fbda 	bl	800440c <_free_r>
 8004c58:	4625      	mov	r5, r4
 8004c5a:	4628      	mov	r0, r5
 8004c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c60:	f000 f81b 	bl	8004c9a <_malloc_usable_size_r>
 8004c64:	4284      	cmp	r4, r0
 8004c66:	4607      	mov	r7, r0
 8004c68:	d802      	bhi.n	8004c70 <_realloc_r+0x34>
 8004c6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c6e:	d812      	bhi.n	8004c96 <_realloc_r+0x5a>
 8004c70:	4621      	mov	r1, r4
 8004c72:	4640      	mov	r0, r8
 8004c74:	f7ff fc36 	bl	80044e4 <_malloc_r>
 8004c78:	4605      	mov	r5, r0
 8004c7a:	2800      	cmp	r0, #0
 8004c7c:	d0ed      	beq.n	8004c5a <_realloc_r+0x1e>
 8004c7e:	42bc      	cmp	r4, r7
 8004c80:	4622      	mov	r2, r4
 8004c82:	4631      	mov	r1, r6
 8004c84:	bf28      	it	cs
 8004c86:	463a      	movcs	r2, r7
 8004c88:	f7ff ffca 	bl	8004c20 <memcpy>
 8004c8c:	4631      	mov	r1, r6
 8004c8e:	4640      	mov	r0, r8
 8004c90:	f7ff fbbc 	bl	800440c <_free_r>
 8004c94:	e7e1      	b.n	8004c5a <_realloc_r+0x1e>
 8004c96:	4635      	mov	r5, r6
 8004c98:	e7df      	b.n	8004c5a <_realloc_r+0x1e>

08004c9a <_malloc_usable_size_r>:
 8004c9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c9e:	1f18      	subs	r0, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bfbc      	itt	lt
 8004ca4:	580b      	ldrlt	r3, [r1, r0]
 8004ca6:	18c0      	addlt	r0, r0, r3
 8004ca8:	4770      	bx	lr
	...

08004cac <_init>:
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cae:	bf00      	nop
 8004cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb2:	bc08      	pop	{r3}
 8004cb4:	469e      	mov	lr, r3
 8004cb6:	4770      	bx	lr

08004cb8 <_fini>:
 8004cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cba:	bf00      	nop
 8004cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cbe:	bc08      	pop	{r3}
 8004cc0:	469e      	mov	lr, r3
 8004cc2:	4770      	bx	lr
