Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a551c771a6c14c0593584bdea7c4d203 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circlesim_behav xil_defaultlib.circlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'sine' [D:/CIRCLE/circle/circle.srcs/sim_1/new/circlesim.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.circle
Compiling module xil_defaultlib.circlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot circlesim_behav
