INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:48:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.940ns  (clk rise@6.940ns - clk rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.291ns (35.564%)  route 4.151ns (64.436%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.423 - 6.940 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2018, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X43Y133        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=37, routed)          0.506     1.230    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X43Y134        LUT5 (Prop_lut5_I1_O)        0.043     1.273 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.273    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X43Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.530 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.530    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.579 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.579    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.628 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.628    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X43Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.677 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.677    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X43Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.726 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.726    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X43Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.871 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.262     2.132    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_4
    SLICE_X41Y137        LUT3 (Prop_lut3_I0_O)        0.120     2.252 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10/O
                         net (fo=34, routed)          0.527     2.780    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10_n_0
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.043     2.823 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_4/O
                         net (fo=2, routed)           0.405     3.228    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_4_n_0
    SLICE_X44Y138        LUT6 (Prop_lut6_I4_O)        0.043     3.271 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_12/O
                         net (fo=8, routed)           0.430     3.700    lsq1/handshake_lsq_lsq1_core/dataReg_reg[30]
    SLICE_X42Y138        LUT6 (Prop_lut6_I2_O)        0.043     3.743 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=59, routed)          0.328     4.072    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X41Y140        LUT6 (Prop_lut6_I1_O)        0.043     4.115 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.429     4.544    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X42Y140        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.789 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.789    addf0/operator/ltOp_carry__0_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.839 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.839    addf0/operator/ltOp_carry__1_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.889 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.889    addf0/operator/ltOp_carry__2_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.011 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.353     5.364    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X43Y142        LUT2 (Prop_lut2_I0_O)        0.133     5.497 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.497    addf0/operator/p_1_in[0]
    SLICE_X43Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     5.724 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.724    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.877 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.518     6.395    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X45Y142        LUT5 (Prop_lut5_I3_O)        0.119     6.514 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.182     6.696    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X47Y143        LUT3 (Prop_lut3_I1_O)        0.043     6.739 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.211     6.950    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X47Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.940     6.940 r  
                                                      0.000     6.940 r  clk (IN)
                         net (fo=2018, unset)         0.483     7.423    addf0/operator/RightShifterComponent/clk
    SLICE_X47Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[18]/C
                         clock pessimism              0.000     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X47Y143        FDRE (Setup_fdre_C_R)       -0.295     7.092    addf0/operator/RightShifterComponent/level4_c1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  0.142    




