{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1441684231390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eecs301_lab1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"eecs301_lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1441684231658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441684231708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1441684231708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1441684232196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1441684232302 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1441684245061 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 23 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1441684245362 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1441684245362 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684245645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1441684245648 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441684245649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1441684245651 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1441684245652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1441684245652 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1441684245652 ""}
{ "Info" "ISTA_SDC_FOUND" "eecs301_lab1.sdc " "Reading SDC File: 'eecs301_lab1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1441684246908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 24 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at eecs301_lab1.sdc(24): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock eecs301_lab1.sdc 24 Argument <targets> is not an object ID " "Ignored create_clock at eecs301_lab1.sdc(24): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246910 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 25 altera_reserved_tdi port " "Ignored filter at eecs301_lab1.sdc(25): altera_reserved_tdi could not be matched with a port" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 25 altera_reserved_tck clock " "Ignored filter at eecs301_lab1.sdc(25): altera_reserved_tck could not be matched with a clock" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab1.sdc 25 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab1.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246911 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab1.sdc 25 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab1.sdc(25): Argument -clock is not an object ID" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 26 altera_reserved_tms port " "Ignored filter at eecs301_lab1.sdc(26): altera_reserved_tms could not be matched with a port" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab1.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at eecs301_lab1.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246911 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay eecs301_lab1.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at eecs301_lab1.sdc(26): Argument -clock is not an object ID" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 27 altera_reserved_tdo port " "Ignored filter at eecs301_lab1.sdc(27): altera_reserved_tdo could not be matched with a port" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab1.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab1.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246912 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab1.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at eecs301_lab1.sdc(27): Argument -clock is not an object ID" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1441684246912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eecs301_lab1.sdc 66 VGA_BLANK port " "Ignored filter at eecs301_lab1.sdc(66): VGA_BLANK could not be matched with a port" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1441684246912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab1.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab1.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246913 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay eecs301_lab1.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at eecs301_lab1.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246913 ""}  } { { "G:/EECS301/lab1/eecs301_lab1.sdc" "" { Text "G:/EECS301/lab1/eecs301_lab1.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1441684246913 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:count\|internal_counter\[23\] " "Node: counter:count\|internal_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register brake:braking\|rtemp\[0\] counter:count\|internal_counter\[23\] " "Register brake:braking\|rtemp\[0\] is being clocked by counter:count\|internal_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1441684246915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1441684246915 "|eecs301_lab1|counter:count|internal_counter[23]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1441684246917 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1441684246918 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1441684246918 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1441684246918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1441684246928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1441684246930 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1441684246930 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684247123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1441684253657 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1441684254558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684254964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1441684255182 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1441684255503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684255503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1441684257826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "G:/EECS301/lab1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1441684263526 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1441684263526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684263856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1441684263857 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1441684263857 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1441684263857 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.40 " "Total time spent on timing analysis during the Fitter is 1.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1441684265868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441684266032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441684266987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1441684267111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1441684268074 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1441684278792 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 110 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 111 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 128 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 129 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 130 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 131 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 132 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 135 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 136 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 137 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 138 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 139 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 161 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 162 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 163 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 164 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 165 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 166 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 167 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 169 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 170 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 171 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 172 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 177 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 178 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 179 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 180 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "g:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "eecs301_lab1.v" "" { Text "G:/EECS301/lab1/eecs301_lab1.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/EECS301/lab1/" { { 0 { 0 ""} 0 181 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1441684279410 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1441684279410 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/EECS301/lab1/eecs301_lab1.fit.smsg " "Generated suppressed messages file G:/EECS301/lab1/eecs301_lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1441684279495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2425 " "Peak virtual memory: 2425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441684280165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 23:51:20 2015 " "Processing ended: Mon Sep 07 23:51:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441684280165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441684280165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441684280165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1441684280165 ""}
