{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607079329790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607079329790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 18:55:29 2020 " "Processing started: Fri Dec 04 18:55:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607079329790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079329790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6Task4 -c Lab6Task4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6Task4 -c Lab6Task4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079329790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607079330039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607079330039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "spi2dac.v" "" { Text "C:/E2_CAS/Lab6/Task4/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "spi2adc.v" "" { Text "C:/E2_CAS/Lab6/Task4/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.v" "" { Text "C:/E2_CAS/Lab6/Task4/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clktick.v 1 1 " "Found 1 design units, including 1 entities, in source file clktick.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick " "Found entity 1: clktick" {  } { { "clktick.v" "" { Text "C:/E2_CAS/Lab6/Task4/clktick.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/E2_CAS/Lab6/Task4/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6task4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6task4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6Task4_top " "Found entity 1: Lab6Task4_top" {  } { { "Lab6Task4_top.v" "" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6Task4_top " "Elaborating entity \"Lab6Task4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick clktick:GEN_10K " "Elaborating entity \"clktick\" for hierarchy \"clktick:GEN_10K\"" {  } { { "Lab6Task4_top.v" "GEN_10K" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clktick.v(35) " "Verilog HDL assignment warning at clktick.v(35): truncated value with size 32 to match size of target (16)" {  } { { "clktick.v" "" { Text "C:/E2_CAS/Lab6/Task4/clktick.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 "|Lab6Task4_top|clktick:GEN_10K"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC_INTERFACE " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC_INTERFACE\"" {  } { { "Lab6Task4_top.v" "SPI_ADC_INTERFACE" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 spi2adc.v(131) " "Verilog HDL assignment warning at spi2adc.v(131): truncated value with size 12 to match size of target (10)" {  } { { "spi2adc.v" "" { Text "C:/E2_CAS/Lab6/Task4/spi2adc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 "|Lab6Task4_top|spi2adc:SPI_ADC_INTERFACE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:SimpleEcho " "Elaborating entity \"processor\" for hierarchy \"processor:SimpleEcho\"" {  } { { "Lab6Task4_top.v" "SimpleEcho" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor:SimpleEcho\|pulse_gen:PULSE " "Elaborating entity \"pulse_gen\" for hierarchy \"processor:SimpleEcho\|pulse_gen:PULSE\"" {  } { { "processor.v" "PULSE" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM processor:SimpleEcho\|FSM:FSM_OUT " "Elaborating entity \"FSM\" for hierarchy \"processor:SimpleEcho\|FSM:FSM_OUT\"" {  } { { "processor.v" "FSM_OUT" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 processor:SimpleEcho\|fifo2:FIFO_OUT " "Elaborating entity \"fifo2\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\"" {  } { { "processor.v" "FIFO_OUT" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\"" {  } { { "fifo2.v" "scfifo_component" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\"" {  } { { "fifo2.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component " "Instantiated megafunction \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607079335803 ""}  } { { "fifo2.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607079335803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1d11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1d11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1d11 " "Found entity 1: scfifo_1d11" {  } { { "db/scfifo_1d11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/scfifo_1d11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1d11 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated " "Elaborating entity \"scfifo_1d11\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8j11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8j11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8j11 " "Found entity 1: a_dpfifo_8j11" {  } { { "db/a_dpfifo_8j11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8j11 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo " "Elaborating entity \"a_dpfifo_8j11\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\"" {  } { { "db/scfifo_1d11.tdf" "dpfifo" { Text "C:/E2_CAS/Lab6/Task4/db/scfifo_1d11.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_nce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_nce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_nce " "Found entity 1: a_fefifo_nce" {  } { { "db/a_fefifo_nce.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/a_fefifo_nce.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_nce processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|a_fefifo_nce:fifo_state " "Elaborating entity \"a_fefifo_nce\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|a_fefifo_nce:fifo_state\"" {  } { { "db/a_dpfifo_8j11.tdf" "fifo_state" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i47 " "Found entity 1: cntr_i47" {  } { { "db/cntr_i47.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/cntr_i47.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i47 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|a_fefifo_nce:fifo_state\|cntr_i47:count_usedw " "Elaborating entity \"cntr_i47\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|a_fefifo_nce:fifo_state\|cntr_i47:count_usedw\"" {  } { { "db/a_fefifo_nce.tdf" "count_usedw" { Text "C:/E2_CAS/Lab6/Task4/db/a_fefifo_nce.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gbm1 " "Found entity 1: altsyncram_gbm1" {  } { { "db/altsyncram_gbm1.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/altsyncram_gbm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gbm1 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram " "Elaborating entity \"altsyncram_gbm1\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\"" {  } { { "db/a_dpfifo_8j11.tdf" "FIFOram" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0j6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0j6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0j6 " "Found entity 1: decode_0j6" {  } { { "db/decode_0j6.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/decode_0j6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0j6 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|decode_0j6:decode2 " "Elaborating entity \"decode_0j6\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|decode_0j6:decode2\"" {  } { { "db/altsyncram_gbm1.tdf" "decode2" { Text "C:/E2_CAS/Lab6/Task4/db/altsyncram_gbm1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pe7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pe7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pe7 " "Found entity 1: mux_pe7" {  } { { "db/mux_pe7.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/mux_pe7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pe7 processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|mux_pe7:mux3 " "Elaborating entity \"mux_pe7\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|mux_pe7:mux3\"" {  } { { "db/altsyncram_gbm1.tdf" "mux3" { Text "C:/E2_CAS/Lab6/Task4/db/altsyncram_gbm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64b " "Found entity 1: cntr_64b" {  } { { "db/cntr_64b.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/cntr_64b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607079335993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079335993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64b processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|cntr_64b:rd_ptr_count " "Elaborating entity \"cntr_64b\" for hierarchy \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|cntr_64b:rd_ptr_count\"" {  } { { "db/a_dpfifo_8j11.tdf" "rd_ptr_count" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC_INTERFACE " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC_INTERFACE\"" {  } { { "Lab6Task4_top.v" "SPI_DAC_INTERFACE" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079335993 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|ram_block1a0 " "Synthesized away node \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_gbm1.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/altsyncram_gbm1.tdf" 48 2 0 } } { "db/a_dpfifo_8j11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 41 2 0 } } { "db/scfifo_1d11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/scfifo_1d11.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo2.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 73 0 0 } } { "processor.v" "" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 39 0 0 } } { "Lab6Task4_top.v" "" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607079336043 "|Lab6Task4_top|processor:SimpleEcho|fifo2:FIFO_OUT|scfifo:scfifo_component|scfifo_1d11:auto_generated|a_dpfifo_8j11:dpfifo|altsyncram_gbm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|ram_block1a10 " "Synthesized away node \"processor:SimpleEcho\|fifo2:FIFO_OUT\|scfifo:scfifo_component\|scfifo_1d11:auto_generated\|a_dpfifo_8j11:dpfifo\|altsyncram_gbm1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_gbm1.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/altsyncram_gbm1.tdf" 348 2 0 } } { "db/a_dpfifo_8j11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/a_dpfifo_8j11.tdf" 41 2 0 } } { "db/scfifo_1d11.tdf" "" { Text "C:/E2_CAS/Lab6/Task4/db/scfifo_1d11.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "fifo2.v" "" { Text "C:/E2_CAS/Lab6/Task4/fifo2.v" 73 0 0 } } { "processor.v" "" { Text "C:/E2_CAS/Lab6/Task4/processor.v" 39 0 0 } } { "Lab6Task4_top.v" "" { Text "C:/E2_CAS/Lab6/Task4/Lab6Task4_top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607079336043 "|Lab6Task4_top|processor:SimpleEcho|fifo2:FIFO_OUT|scfifo:scfifo_component|scfifo_1d11:auto_generated|a_dpfifo_8j11:dpfifo|altsyncram_gbm1:FIFOram|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607079336043 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607079336043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607079336356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607079336542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607079336629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607079336629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607079336666 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607079336666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 18:55:36 2020 " "Processing ended: Fri Dec 04 18:55:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607079336666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607079336666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607079336666 ""}
