

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Mon Dec 16 19:00:30 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  157|  28354|  157|  28354|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  155|  28352| 155 ~ 1772 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  133|   1708|   19 ~ 61  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   14|     56|           2|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    711|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    251|
|Register         |        -|      -|     457|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     457|    962|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_30_fu_350_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_383_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_509_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_560_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_536_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_661_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_666_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_676_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_630_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_625_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_671_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_656_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_650_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_602_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_619_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_417_p2              |     +    |      0|  0|  14|          10|          10|
    |tmp2_fu_541_p2              |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_485_p2              |     +    |      0|  0|  14|           3|          10|
    |tmp_31_fu_360_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_32_fu_404_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_33_fu_422_p2            |     +    |      0|  0|  14|          10|          10|
    |tmp_34_fu_432_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_36_fu_450_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_39_fu_546_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_3_fu_490_p2             |     +    |      0|  0|  14|          10|          10|
    |tmp_41_fu_530_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_42_fu_571_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_43_fu_566_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_45_fu_592_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_48_fu_586_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_6_fu_460_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_464_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_8_fu_469_p2             |     +    |      0|  0|  15|           1|           5|
    |tmp_9_fu_475_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_336_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_504_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_519_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_608_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_555_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_639_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_575_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 711|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  47|         10|    1|         10|
    |depth_reg_212        |   9|          2|    5|         10|
    |height_reg_277       |   9|          2|    5|         10|
    |i_count_1_reg_266    |   9|          2|   14|         28|
    |i_count_2_reg_299    |   9|          2|   14|         28|
    |i_count_reg_200      |   9|          2|   14|         28|
    |indvars_iv1_reg_158  |   9|          2|   14|         28|
    |indvars_iv2_reg_178  |   9|          2|   14|         28|
    |indvars_iv3_reg_233  |   9|          2|   14|         28|
    |indvars_iv4_reg_148  |   9|          2|    5|         10|
    |indvars_iv9_reg_138  |   9|          2|    5|         10|
    |indvars_iv_reg_168   |   9|          2|   14|         28|
    |o_count_1_reg_223    |   9|          2|   16|         32|
    |o_count_2_reg_255    |   9|          2|   14|         28|
    |o_count_3_reg_288    |   9|          2|   14|         28|
    |o_count_4_reg_309    |   9|          2|   14|         28|
    |o_count_5_reg_319    |   9|          2|   16|         32|
    |o_count_6_reg_244    |   9|          2|   14|         28|
    |o_count_reg_188      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 251|         54|  253|        572|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |depth_1_reg_812             |   5|   0|    5|          0|
    |depth_reg_212               |   5|   0|    5|          0|
    |height_1_reg_839            |   5|   0|    5|          0|
    |height_reg_277              |   5|   0|    5|          0|
    |i_count_1_reg_266           |  14|   0|   14|          0|
    |i_count_2_reg_299           |  14|   0|   14|          0|
    |i_count_3_reg_825           |  14|   0|   14|          0|
    |i_count_reg_200             |  14|   0|   14|          0|
    |indvars_iv1_reg_158         |  14|   0|   14|          0|
    |indvars_iv2_reg_178         |  14|   0|   14|          0|
    |indvars_iv3_reg_233         |  14|   0|   14|          0|
    |indvars_iv4_reg_148         |   5|   0|    5|          0|
    |indvars_iv9_reg_138         |   5|   0|    5|          0|
    |indvars_iv_reg_168          |  14|   0|   14|          0|
    |input_height_cast3_reg_693  |   7|   0|    7|          0|
    |input_width_cast2_reg_742   |   7|   0|   14|          7|
    |o_count_1_reg_223           |  16|   0|   16|          0|
    |o_count_2_reg_255           |  14|   0|   14|          0|
    |o_count_3_reg_288           |  14|   0|   14|          0|
    |o_count_4_reg_309           |  14|   0|   14|          0|
    |o_count_5_reg_319           |  16|   0|   16|          0|
    |o_count_6_reg_244           |  14|   0|   14|          0|
    |o_count_reg_188             |  16|   0|   16|          0|
    |p_cast_reg_804              |  10|   0|   14|          4|
    |tmp_28_reg_698              |   5|   0|    5|          0|
    |tmp_29_reg_714              |  10|   0|   10|          0|
    |tmp_30_reg_709              |  12|   0|   12|          0|
    |tmp_31_reg_720              |   5|   0|    5|          0|
    |tmp_37_reg_730              |   5|   0|    5|          0|
    |tmp_38_reg_799              |   6|   0|    6|          0|
    |tmp_39_cast1_reg_752        |  12|   0|   16|          4|
    |tmp_39_reg_830              |  16|   0|   16|          0|
    |tmp_40_cast9_reg_757        |   5|   0|   16|         11|
    |tmp_41_cast6_reg_767        |   5|   0|   16|         11|
    |tmp_42_reg_849              |  16|   0|   16|          0|
    |tmp_43_cast_reg_772         |  10|   0|   14|          4|
    |tmp_43_reg_844              |  14|   0|   14|          0|
    |tmp_45_reg_867              |  14|   0|   14|          0|
    |tmp_48_reg_862              |  14|   0|   14|          0|
    |tmp_9_reg_793               |   5|   0|    5|          0|
    |tmp_cast_reg_735            |   5|   0|   14|          9|
    |tmp_reg_704                 |   5|   0|    5|          0|
    |tmp_s_reg_747               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 457|   0|  507|         50|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

