$date
	Sun Oct 23 01:02:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#157248
b10100 !
1"
#157250
b10100 &
b10100 %
1$
#157251
0"
#157254
b1010 &
b1010 %
#157258
b101 &
b101 %
#157262
b10000 &
b10000 %
#157266
b1000 &
b1000 %
#157270
b100 &
b100 %
#157274
b10 &
b10 %
#157278
b1 &
1#
b1 %
#157282
b0 &
b0 %
0#
0$
#1205313
b111 !
1"
#1205314
b111 &
b111 %
1$
#1205315
0"
#1205318
b10110 &
b10110 %
#1205322
b1011 &
b1011 %
#1205326
b100010 &
b100010 %
#1205330
b10001 &
b10001 %
#1205334
b110100 &
b110100 %
#1205338
b11010 &
b11010 %
#1205342
b1101 &
b1101 %
#1205346
b101000 &
b101000 %
#1205350
b10100 &
b10100 %
#1205354
b1010 &
b1010 %
#1205358
b101 &
b101 %
#1205362
b10000 &
b10000 %
#1205366
b1000 &
b1000 %
#1205370
b100 &
b100 %
#1205374
b10 &
b10 %
#1205378
b1 &
b1 %
1#
#1205382
b0 &
0#
b0 %
0$
#2158584
b1100 !
1"
#2158586
b1100 &
b1100 %
1$
#2158587
0"
#2158590
b110 &
b110 %
#2158594
b11 &
b11 %
#2158598
b1010 &
b1010 %
#2158602
b101 &
b101 %
#2158606
b10000 &
b10000 %
#2158610
b1000 &
b1000 %
#2158614
b100 &
b100 %
#2158618
b10 &
b10 %
#2158622
b1 &
1#
b1 %
#2158626
b0 &
b0 %
0#
0$
#4500012
