
assign1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001684  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001814  08001814  00002814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800184c  0800184c  0000305c  2**0
                  CONTENTS
  4 .ARM          00000000  0800184c  0800184c  0000305c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800184c  0800184c  0000305c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800184c  0800184c  0000284c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001850  08001850  00002850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08001854  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000305c  2**0
                  CONTENTS
 10 .bss          00003ebc  2000005c  2000005c  0000305c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20003f18  20003f18  0000305c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000401b  00000000  00000000  0000308c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000d8c  00000000  00000000  000070a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000398  00000000  00000000  00007e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002ad  00000000  00000000  000081d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000230d  00000000  00000000  0000847d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000431c  00000000  00000000  0000a78a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000933e9  00000000  00000000  0000eaa6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a1e8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000fe0  00000000  00000000  000a1ed4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000a2eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000045  00000000  00000000  000a2ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080017fc 	.word	0x080017fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080017fc 	.word	0x080017fc

080001d0 <vUARTAperiodicTask>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void vUARTAperiodicTask(void *pvParam)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b082      	sub	sp, #8
 80001d4:	af00      	add	r7, sp, #0
 80001d6:	6078      	str	r0, [r7, #4]
	UartPuts("Hello Duniya!!!\r\n");
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <vUARTAperiodicTask+0x18>)
 80001da:	f000 f90b 	bl	80003f4 <UartPuts>
	while(1)
		UartPuts("JAI SHREE RAM !!!\r\n");
 80001de:	4803      	ldr	r0, [pc, #12]	@ (80001ec <vUARTAperiodicTask+0x1c>)
 80001e0:	f000 f908 	bl	80003f4 <UartPuts>
 80001e4:	e7fb      	b.n	80001de <vUARTAperiodicTask+0xe>
 80001e6:	bf00      	nop
 80001e8:	08001814 	.word	0x08001814
 80001ec:	08001828 	.word	0x08001828

080001f0 <main>:
}



int main(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b082      	sub	sp, #8
 80001f4:	af02      	add	r7, sp, #8
	SystemInit();
 80001f6:	f000 f817 	bl	8000228 <SystemInit>
	UartInit(BAUD_9600);
 80001fa:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80001fe:	f000 f871 	bl	80002e4 <UartInit>

	xTaskCreate(vUARTAperiodicTask, "UART ", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000202:	2300      	movs	r3, #0
 8000204:	9301      	str	r3, [sp, #4]
 8000206:	2302      	movs	r3, #2
 8000208:	9300      	str	r3, [sp, #0]
 800020a:	2300      	movs	r3, #0
 800020c:	2280      	movs	r2, #128	@ 0x80
 800020e:	4904      	ldr	r1, [pc, #16]	@ (8000220 <main+0x30>)
 8000210:	4804      	ldr	r0, [pc, #16]	@ (8000224 <main+0x34>)
 8000212:	f000 f9e7 	bl	80005e4 <xTaskCreate>

	vTaskStartScheduler();
 8000216:	f000 fb37 	bl	8000888 <vTaskStartScheduler>
	while(1);
 800021a:	bf00      	nop
 800021c:	e7fd      	b.n	800021a <main+0x2a>
 800021e:	bf00      	nop
 8000220:	0800183c 	.word	0x0800183c
 8000224:	080001d1 	.word	0x080001d1

08000228 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800022c:	4b05      	ldr	r3, [pc, #20]	@ (8000244 <SystemInit+0x1c>)
 800022e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000232:	4a04      	ldr	r2, [pc, #16]	@ (8000244 <SystemInit+0x1c>)
 8000234:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000238:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 800023c:	f000 f804 	bl	8000248 <DWT_Init>
}
 8000240:	bf00      	nop
 8000242:	bd80      	pop	{r7, pc}
 8000244:	e000ed00 	.word	0xe000ed00

08000248 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800024c:	4b14      	ldr	r3, [pc, #80]	@ (80002a0 <DWT_Init+0x58>)
 800024e:	68db      	ldr	r3, [r3, #12]
 8000250:	4a13      	ldr	r2, [pc, #76]	@ (80002a0 <DWT_Init+0x58>)
 8000252:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000256:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000258:	4b11      	ldr	r3, [pc, #68]	@ (80002a0 <DWT_Init+0x58>)
 800025a:	68db      	ldr	r3, [r3, #12]
 800025c:	4a10      	ldr	r2, [pc, #64]	@ (80002a0 <DWT_Init+0x58>)
 800025e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000262:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000264:	4b0f      	ldr	r3, [pc, #60]	@ (80002a4 <DWT_Init+0x5c>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a0e      	ldr	r2, [pc, #56]	@ (80002a4 <DWT_Init+0x5c>)
 800026a:	f023 0301 	bic.w	r3, r3, #1
 800026e:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000270:	4b0c      	ldr	r3, [pc, #48]	@ (80002a4 <DWT_Init+0x5c>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	4a0b      	ldr	r2, [pc, #44]	@ (80002a4 <DWT_Init+0x5c>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800027c:	4b09      	ldr	r3, [pc, #36]	@ (80002a4 <DWT_Init+0x5c>)
 800027e:	2200      	movs	r2, #0
 8000280:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000282:	bf00      	nop
    __ASM volatile ("NOP");
 8000284:	bf00      	nop
    __ASM volatile ("NOP");
 8000286:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000288:	4b06      	ldr	r3, [pc, #24]	@ (80002a4 <DWT_Init+0x5c>)
 800028a:	685b      	ldr	r3, [r3, #4]
 800028c:	2b00      	cmp	r3, #0
 800028e:	bf0c      	ite	eq
 8000290:	2301      	moveq	r3, #1
 8000292:	2300      	movne	r3, #0
 8000294:	b2db      	uxtb	r3, r3
}
 8000296:	4618      	mov	r0, r3
 8000298:	46bd      	mov	sp, r7
 800029a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029e:	4770      	bx	lr
 80002a0:	e000edf0 	.word	0xe000edf0
 80002a4:	e0001000 	.word	0xe0001000

080002a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	db0b      	blt.n	80002d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002ba:	79fb      	ldrb	r3, [r7, #7]
 80002bc:	f003 021f 	and.w	r2, r3, #31
 80002c0:	4907      	ldr	r1, [pc, #28]	@ (80002e0 <__NVIC_EnableIRQ+0x38>)
 80002c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c6:	095b      	lsrs	r3, r3, #5
 80002c8:	2001      	movs	r0, #1
 80002ca:	fa00 f202 	lsl.w	r2, r0, r2
 80002ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e000e100 	.word	0xe000e100

080002e4 <UartInit>:
#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b082      	sub	sp, #8
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	//uart gpio init --- PA.2 (tx) , PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 80002ec:	4b32      	ldr	r3, [pc, #200]	@ (80003b8 <UartInit+0xd4>)
 80002ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f0:	4a31      	ldr	r2, [pc, #196]	@ (80003b8 <UartInit+0xd4>)
 80002f2:	f043 0301 	orr.w	r3, r3, #1
 80002f6:	6313      	str	r3, [r2, #48]	@ 0x30
	// alt fn = 0111 = 7 (tx and rx)
	//AFR[0] ZERO INDEX ELEMWNT OF ARRAY
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 80002f8:	4b30      	ldr	r3, [pc, #192]	@ (80003bc <UartInit+0xd8>)
 80002fa:	6a1b      	ldr	r3, [r3, #32]
 80002fc:	4a2f      	ldr	r2, [pc, #188]	@ (80003bc <UartInit+0xd8>)
 80002fe:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000302:	6213      	str	r3, [r2, #32]
	// mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer= 0(push pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN *2 + 1));
 8000304:	4b2d      	ldr	r3, [pc, #180]	@ (80003bc <UartInit+0xd8>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4a2c      	ldr	r2, [pc, #176]	@ (80003bc <UartInit+0xd8>)
 800030a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800030e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN *2));
 8000310:	4b2a      	ldr	r3, [pc, #168]	@ (80003bc <UartInit+0xd8>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a29      	ldr	r2, [pc, #164]	@ (80003bc <UartInit+0xd8>)
 8000316:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 800031a:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN *2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN *2 + 1));
 800031c:	4b27      	ldr	r3, [pc, #156]	@ (80003bc <UartInit+0xd8>)
 800031e:	689b      	ldr	r3, [r3, #8]
 8000320:	4a26      	ldr	r2, [pc, #152]	@ (80003bc <UartInit+0xd8>)
 8000322:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000326:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN *2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN *2 + 1));
 8000328:	4b24      	ldr	r3, [pc, #144]	@ (80003bc <UartInit+0xd8>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	4a23      	ldr	r2, [pc, #140]	@ (80003bc <UartInit+0xd8>)
 800032e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000332:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &=~ (BV(TX_PIN) | BV(RX_PIN));
 8000334:	4b21      	ldr	r3, [pc, #132]	@ (80003bc <UartInit+0xd8>)
 8000336:	685b      	ldr	r3, [r3, #4]
 8000338:	4a20      	ldr	r2, [pc, #128]	@ (80003bc <UartInit+0xd8>)
 800033a:	f023 030c 	bic.w	r3, r3, #12
 800033e:	6053      	str	r3, [r2, #4]


	//UART CONFIG
	// ENABLE UART CLOCK
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000340:	4b1d      	ldr	r3, [pc, #116]	@ (80003b8 <UartInit+0xd4>)
 8000342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000344:	4a1c      	ldr	r2, [pc, #112]	@ (80003b8 <UartInit+0xd4>)
 8000346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800034a:	6413      	str	r3, [r2, #64]	@ 0x40
	// TX EN (TE=1), RX EN (RE=1), WORDLEN=8 (M=0), OVER8=0, DISABLE (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 800034c:	4b1c      	ldr	r3, [pc, #112]	@ (80003c0 <UartInit+0xdc>)
 800034e:	220c      	movs	r2, #12
 8000350:	60da      	str	r2, [r3, #12]
	// 1 STOP BIT (STOP=00), DISABLE CLOCK (CLKEN=0)
	USART2->CR2 = 0x00000000;
 8000352:	4b1b      	ldr	r3, [pc, #108]	@ (80003c0 <UartInit+0xdc>)
 8000354:	2200      	movs	r2, #0
 8000356:	611a      	str	r2, [r3, #16]
	// NO HW CONTROL , NO IRDA, NO DMA, NO INTERRUPTS
	USART2->CR3 = 0X00000000;
 8000358:	4b19      	ldr	r3, [pc, #100]	@ (80003c0 <UartInit+0xdc>)
 800035a:	2200      	movs	r2, #0
 800035c:	615a      	str	r2, [r3, #20]
	// SET BRR FOR GIVEN BAUD RATE
	switch(baud)
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000364:	d016      	beq.n	8000394 <UartInit+0xb0>
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 800036c:	d816      	bhi.n	800039c <UartInit+0xb8>
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000374:	d004      	beq.n	8000380 <UartInit+0x9c>
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 800037c:	d005      	beq.n	800038a <UartInit+0xa6>
 800037e:	e00d      	b.n	800039c <UartInit+0xb8>
	{
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000380:	4b0f      	ldr	r3, [pc, #60]	@ (80003c0 <UartInit+0xdc>)
 8000382:	f240 6283 	movw	r2, #1667	@ 0x683
 8000386:	609a      	str	r2, [r3, #8]
			break;
 8000388:	e008      	b.n	800039c <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 800038a:	4b0d      	ldr	r3, [pc, #52]	@ (80003c0 <UartInit+0xdc>)
 800038c:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000390:	609a      	str	r2, [r3, #8]
			break;
 8000392:	e003      	b.n	800039c <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000394:	4b0a      	ldr	r3, [pc, #40]	@ (80003c0 <UartInit+0xdc>)
 8000396:	228b      	movs	r2, #139	@ 0x8b
 8000398:	609a      	str	r2, [r3, #8]
			break;
 800039a:	bf00      	nop
	}
	// ENABLE UART INTERRUPT IN NVIC
	NVIC_EnableIRQ(USART2_IRQn);
 800039c:	2026      	movs	r0, #38	@ 0x26
 800039e:	f7ff ff83 	bl	80002a8 <__NVIC_EnableIRQ>
	// UART ENABLE (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 80003a2:	4b07      	ldr	r3, [pc, #28]	@ (80003c0 <UartInit+0xdc>)
 80003a4:	68db      	ldr	r3, [r3, #12]
 80003a6:	4a06      	ldr	r2, [pc, #24]	@ (80003c0 <UartInit+0xdc>)
 80003a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003ac:	60d3      	str	r3, [r2, #12]
}
 80003ae:	bf00      	nop
 80003b0:	3708      	adds	r7, #8
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40023800 	.word	0x40023800
 80003bc:	40020000 	.word	0x40020000
 80003c0:	40004400 	.word	0x40004400

080003c4 <UartPutch>:
char *tx_string;
int tx_index = 0;
int tx_complete = 0;

void UartPutch(uint8_t ch)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	4603      	mov	r3, r0
 80003cc:	71fb      	strb	r3, [r7, #7]
	// WAIT UNTIL TDR IS NOT EMPTY (I.E. PREV BYTE RECEIVED)
	while((USART2->SR & BV(USART_SR_TXE_Pos))== 0)
 80003ce:	bf00      	nop
 80003d0:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <UartPutch+0x2c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d0f9      	beq.n	80003d0 <UartPutch+0xc>
		;
	// READ RECEIVED BYTE FROM RDR
	USART2->DR = ch;
 80003dc:	4a04      	ldr	r2, [pc, #16]	@ (80003f0 <UartPutch+0x2c>)
 80003de:	79fb      	ldrb	r3, [r7, #7]
 80003e0:	6053      	str	r3, [r2, #4]
}
 80003e2:	bf00      	nop
 80003e4:	370c      	adds	r7, #12
 80003e6:	46bd      	mov	sp, r7
 80003e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ec:	4770      	bx	lr
 80003ee:	bf00      	nop
 80003f0:	40004400 	.word	0x40004400

080003f4 <UartPuts>:

void UartPuts(char str[])
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b084      	sub	sp, #16
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	int i;
		for(i=0; str[i] !='\0'; i++)
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	e009      	b.n	8000416 <UartPuts+0x22>
			UartPutch(str[i]);
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	4413      	add	r3, r2
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	4618      	mov	r0, r3
 800040c:	f7ff ffda 	bl	80003c4 <UartPutch>
		for(i=0; str[i] !='\0'; i++)
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	3301      	adds	r3, #1
 8000414:	60fb      	str	r3, [r7, #12]
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	4413      	add	r3, r2
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2b00      	cmp	r3, #0
 8000420:	d1ef      	bne.n	8000402 <UartPuts+0xe>
}
 8000422:	bf00      	nop
 8000424:	bf00      	nop
 8000426:	3710      	adds	r7, #16
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}

0800042c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
//CHECK IF LAST CHAR TX
	if ((USART2->SR & BV(USART_SR_TXE_Pos)) != 0)
 8000430:	4b16      	ldr	r3, [pc, #88]	@ (800048c <USART2_IRQHandler+0x60>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000438:	2b00      	cmp	r3, #0
 800043a:	d021      	beq.n	8000480 <USART2_IRQHandler+0x54>
	{
		//SEND NEXT CHAR IF AVAILABLE
		if(tx_string[tx_index] != '\0')
 800043c:	4b14      	ldr	r3, [pc, #80]	@ (8000490 <USART2_IRQHandler+0x64>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a14      	ldr	r2, [pc, #80]	@ (8000494 <USART2_IRQHandler+0x68>)
 8000442:	6812      	ldr	r2, [r2, #0]
 8000444:	4413      	add	r3, r2
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	2b00      	cmp	r3, #0
 800044a:	d00d      	beq.n	8000468 <USART2_IRQHandler+0x3c>
		{
			USART2->DR = tx_string[tx_index];
 800044c:	4b10      	ldr	r3, [pc, #64]	@ (8000490 <USART2_IRQHandler+0x64>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4a10      	ldr	r2, [pc, #64]	@ (8000494 <USART2_IRQHandler+0x68>)
 8000452:	6812      	ldr	r2, [r2, #0]
 8000454:	4413      	add	r3, r2
 8000456:	781a      	ldrb	r2, [r3, #0]
 8000458:	4b0c      	ldr	r3, [pc, #48]	@ (800048c <USART2_IRQHandler+0x60>)
 800045a:	605a      	str	r2, [r3, #4]
			tx_index++;
 800045c:	4b0d      	ldr	r3, [pc, #52]	@ (8000494 <USART2_IRQHandler+0x68>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	3301      	adds	r3, #1
 8000462:	4a0c      	ldr	r2, [pc, #48]	@ (8000494 <USART2_IRQHandler+0x68>)
 8000464:	6013      	str	r3, [r2, #0]
			//DISABLE UART TXEIE INTERRUPT
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
		}

	}
}
 8000466:	e00b      	b.n	8000480 <USART2_IRQHandler+0x54>
			tx_string = NULL;
 8000468:	4b09      	ldr	r3, [pc, #36]	@ (8000490 <USART2_IRQHandler+0x64>)
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
			tx_complete = 1;
 800046e:	4b0a      	ldr	r3, [pc, #40]	@ (8000498 <USART2_IRQHandler+0x6c>)
 8000470:	2201      	movs	r2, #1
 8000472:	601a      	str	r2, [r3, #0]
			USART2->CR1 &= ~BV(USART_CR1_TXEIE_Pos);
 8000474:	4b05      	ldr	r3, [pc, #20]	@ (800048c <USART2_IRQHandler+0x60>)
 8000476:	68db      	ldr	r3, [r3, #12]
 8000478:	4a04      	ldr	r2, [pc, #16]	@ (800048c <USART2_IRQHandler+0x60>)
 800047a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800047e:	60d3      	str	r3, [r2, #12]
}
 8000480:	bf00      	nop
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40004400 	.word	0x40004400
 8000490:	20000078 	.word	0x20000078
 8000494:	2000007c 	.word	0x2000007c
 8000498:	20000080 	.word	0x20000080

0800049c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800049c:	480d      	ldr	r0, [pc, #52]	@ (80004d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800049e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004a0:	f7ff fec2 	bl	8000228 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a4:	480c      	ldr	r0, [pc, #48]	@ (80004d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004a6:	490d      	ldr	r1, [pc, #52]	@ (80004dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a8:	4a0d      	ldr	r2, [pc, #52]	@ (80004e0 <LoopForever+0xe>)
  movs r3, #0
 80004aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004ac:	e002      	b.n	80004b4 <LoopCopyDataInit>

080004ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004b2:	3304      	adds	r3, #4

080004b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b8:	d3f9      	bcc.n	80004ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ba:	4a0a      	ldr	r2, [pc, #40]	@ (80004e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004bc:	4c0a      	ldr	r4, [pc, #40]	@ (80004e8 <LoopForever+0x16>)
  movs r3, #0
 80004be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c0:	e001      	b.n	80004c6 <LoopFillZerobss>

080004c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c4:	3204      	adds	r2, #4

080004c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c8:	d3fb      	bcc.n	80004c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004ca:	f001 f91b 	bl	8001704 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ce:	f7ff fe8f 	bl	80001f0 <main>

080004d2 <LoopForever>:

LoopForever:
  b LoopForever
 80004d2:	e7fe      	b.n	80004d2 <LoopForever>
  ldr   r0, =_estack
 80004d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80004e0:	08001854 	.word	0x08001854
  ldr r2, =_sbss
 80004e4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80004e8:	20003f18 	.word	0x20003f18

080004ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC_IRQHandler>

080004ee <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004ee:	b480      	push	{r7}
 80004f0:	b083      	sub	sp, #12
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f103 0208 	add.w	r2, r3, #8
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000506:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f103 0208 	add.w	r2, r3, #8
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	f103 0208 	add.w	r2, r3, #8
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000522:	bf00      	nop
 8000524:	370c      	adds	r7, #12
 8000526:	46bd      	mov	sp, r7
 8000528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052c:	4770      	bx	lr

0800052e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800052e:	b480      	push	{r7}
 8000530:	b083      	sub	sp, #12
 8000532:	af00      	add	r7, sp, #0
 8000534:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr

08000548 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8000548:	b480      	push	{r7}
 800054a:	b085      	sub	sp, #20
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	685b      	ldr	r3, [r3, #4]
 8000556:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	68fa      	ldr	r2, [r7, #12]
 800055c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	689a      	ldr	r2, [r3, #8]
 8000562:	683b      	ldr	r3, [r7, #0]
 8000564:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	689b      	ldr	r3, [r3, #8]
 800056a:	683a      	ldr	r2, [r7, #0]
 800056c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	683a      	ldr	r2, [r7, #0]
 8000572:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	1c5a      	adds	r2, r3, #1
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	601a      	str	r2, [r3, #0]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr

08000590 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	691b      	ldr	r3, [r3, #16]
 800059c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	6892      	ldr	r2, [r2, #8]
 80005a6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	6852      	ldr	r2, [r2, #4]
 80005b0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	685b      	ldr	r3, [r3, #4]
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	429a      	cmp	r2, r3
 80005ba:	d103      	bne.n	80005c4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	689a      	ldr	r2, [r3, #8]
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2200      	movs	r2, #0
 80005c8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	1e5a      	subs	r2, r3, #1
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	681b      	ldr	r3, [r3, #0]
}
 80005d8:	4618      	mov	r0, r3
 80005da:	3714      	adds	r7, #20
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr

080005e4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08c      	sub	sp, #48	@ 0x30
 80005e8:	af04      	add	r7, sp, #16
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	4613      	mov	r3, r2
 80005f2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80005f4:	88fb      	ldrh	r3, [r7, #6]
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 fe37 	bl	800126c <pvPortMalloc>
 80005fe:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d00e      	beq.n	8000624 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000606:	20a0      	movs	r0, #160	@ 0xa0
 8000608:	f000 fe30 	bl	800126c <pvPortMalloc>
 800060c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d003      	beq.n	800061c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	697a      	ldr	r2, [r7, #20]
 8000618:	631a      	str	r2, [r3, #48]	@ 0x30
 800061a:	e005      	b.n	8000628 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800061c:	6978      	ldr	r0, [r7, #20]
 800061e:	f000 fef3 	bl	8001408 <vPortFree>
 8000622:	e001      	b.n	8000628 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8000624:	2300      	movs	r3, #0
 8000626:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000628:	69fb      	ldr	r3, [r7, #28]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d013      	beq.n	8000656 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800062e:	88fa      	ldrh	r2, [r7, #6]
 8000630:	2300      	movs	r3, #0
 8000632:	9303      	str	r3, [sp, #12]
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	9302      	str	r3, [sp, #8]
 8000638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800063e:	9300      	str	r3, [sp, #0]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	68b9      	ldr	r1, [r7, #8]
 8000644:	68f8      	ldr	r0, [r7, #12]
 8000646:	f000 f80f 	bl	8000668 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800064a:	69f8      	ldr	r0, [r7, #28]
 800064c:	f000 f8b2 	bl	80007b4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000650:	2301      	movs	r3, #1
 8000652:	61bb      	str	r3, [r7, #24]
 8000654:	e002      	b.n	800065c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000656:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800065a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800065c:	69bb      	ldr	r3, [r7, #24]
    }
 800065e:	4618      	mov	r0, r3
 8000660:	3720      	adds	r7, #32
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b088      	sub	sp, #32
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
 8000674:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000678:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000680:	3b01      	subs	r3, #1
 8000682:	009b      	lsls	r3, r3, #2
 8000684:	4413      	add	r3, r2
 8000686:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000688:	69bb      	ldr	r3, [r7, #24]
 800068a:	f023 0307 	bic.w	r3, r3, #7
 800068e:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000690:	69bb      	ldr	r3, [r7, #24]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	2b00      	cmp	r3, #0
 8000698:	d00b      	beq.n	80006b2 <prvInitialiseNewTask+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800069a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800069e:	f383 8811 	msr	BASEPRI, r3
 80006a2:	f3bf 8f6f 	isb	sy
 80006a6:	f3bf 8f4f 	dsb	sy
 80006aa:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006ac:	bf00      	nop
 80006ae:	bf00      	nop
 80006b0:	e7fd      	b.n	80006ae <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d01f      	beq.n	80006f8 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	e012      	b.n	80006e4 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	4413      	add	r3, r2
 80006c4:	7819      	ldrb	r1, [r3, #0]
 80006c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80006c8:	69fb      	ldr	r3, [r7, #28]
 80006ca:	4413      	add	r3, r2
 80006cc:	3334      	adds	r3, #52	@ 0x34
 80006ce:	460a      	mov	r2, r1
 80006d0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	4413      	add	r3, r2
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d006      	beq.n	80006ec <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3301      	adds	r3, #1
 80006e2:	61fb      	str	r3, [r7, #28]
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	2b0f      	cmp	r3, #15
 80006e8:	d9e9      	bls.n	80006be <prvInitialiseNewTask+0x56>
 80006ea:	e000      	b.n	80006ee <prvInitialiseNewTask+0x86>
            {
                break;
 80006ec:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80006ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006f0:	2200      	movs	r2, #0
 80006f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80006f6:	e003      	b.n	8000700 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80006f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006fa:	2200      	movs	r2, #0
 80006fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000702:	2b06      	cmp	r3, #6
 8000704:	d901      	bls.n	800070a <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000706:	2306      	movs	r3, #6
 8000708:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800070a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800070e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8000710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000712:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000714:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8000716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000718:	2200      	movs	r2, #0
 800071a:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800071c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800071e:	3304      	adds	r3, #4
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff04 	bl	800052e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000728:	3318      	adds	r3, #24
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff feff 	bl	800052e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000732:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000734:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000738:	f1c3 0207 	rsb	r2, r3, #7
 800073c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800073e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000742:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000744:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8000746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000748:	3398      	adds	r3, #152	@ 0x98
 800074a:	2204      	movs	r2, #4
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f000 ff7a 	bl	8001648 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8000754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000756:	339c      	adds	r3, #156	@ 0x9c
 8000758:	2201      	movs	r2, #1
 800075a:	2100      	movs	r1, #0
 800075c:	4618      	mov	r0, r3
 800075e:	f000 ff73 	bl	8001648 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8000762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000764:	334c      	adds	r3, #76	@ 0x4c
 8000766:	224c      	movs	r2, #76	@ 0x4c
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f000 ff6c 	bl	8001648 <memset>
 8000770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000772:	4a0d      	ldr	r2, [pc, #52]	@ (80007a8 <prvInitialiseNewTask+0x140>)
 8000774:	651a      	str	r2, [r3, #80]	@ 0x50
 8000776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000778:	4a0c      	ldr	r2, [pc, #48]	@ (80007ac <prvInitialiseNewTask+0x144>)
 800077a:	655a      	str	r2, [r3, #84]	@ 0x54
 800077c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800077e:	4a0c      	ldr	r2, [pc, #48]	@ (80007b0 <prvInitialiseNewTask+0x148>)
 8000780:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000782:	683a      	ldr	r2, [r7, #0]
 8000784:	68f9      	ldr	r1, [r7, #12]
 8000786:	69b8      	ldr	r0, [r7, #24]
 8000788:	f000 fb56 	bl	8000e38 <pxPortInitialiseStack>
 800078c:	4602      	mov	r2, r0
 800078e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000790:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000794:	2b00      	cmp	r3, #0
 8000796:	d002      	beq.n	800079e <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800079a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800079c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800079e:	bf00      	nop
 80007a0:	3720      	adds	r7, #32
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20003dd8 	.word	0x20003dd8
 80007ac:	20003e40 	.word	0x20003e40
 80007b0:	20003ea8 	.word	0x20003ea8

080007b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80007bc:	f000 fc6e 	bl	800109c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80007c0:	4b2a      	ldr	r3, [pc, #168]	@ (800086c <prvAddNewTaskToReadyList+0xb8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	4a29      	ldr	r2, [pc, #164]	@ (800086c <prvAddNewTaskToReadyList+0xb8>)
 80007c8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80007ca:	4b29      	ldr	r3, [pc, #164]	@ (8000870 <prvAddNewTaskToReadyList+0xbc>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d109      	bne.n	80007e6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80007d2:	4a27      	ldr	r2, [pc, #156]	@ (8000870 <prvAddNewTaskToReadyList+0xbc>)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80007d8:	4b24      	ldr	r3, [pc, #144]	@ (800086c <prvAddNewTaskToReadyList+0xb8>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	d110      	bne.n	8000802 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80007e0:	f000 fa8a 	bl	8000cf8 <prvInitialiseTaskLists>
 80007e4:	e00d      	b.n	8000802 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80007e6:	4b23      	ldr	r3, [pc, #140]	@ (8000874 <prvAddNewTaskToReadyList+0xc0>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d109      	bne.n	8000802 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80007ee:	4b20      	ldr	r3, [pc, #128]	@ (8000870 <prvAddNewTaskToReadyList+0xbc>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007f8:	429a      	cmp	r2, r3
 80007fa:	d802      	bhi.n	8000802 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80007fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000870 <prvAddNewTaskToReadyList+0xbc>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000802:	4b1d      	ldr	r3, [pc, #116]	@ (8000878 <prvAddNewTaskToReadyList+0xc4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	3301      	adds	r3, #1
 8000808:	4a1b      	ldr	r2, [pc, #108]	@ (8000878 <prvAddNewTaskToReadyList+0xc4>)
 800080a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000810:	2201      	movs	r2, #1
 8000812:	409a      	lsls	r2, r3
 8000814:	4b19      	ldr	r3, [pc, #100]	@ (800087c <prvAddNewTaskToReadyList+0xc8>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4313      	orrs	r3, r2
 800081a:	4a18      	ldr	r2, [pc, #96]	@ (800087c <prvAddNewTaskToReadyList+0xc8>)
 800081c:	6013      	str	r3, [r2, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000822:	4613      	mov	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4413      	add	r3, r2
 8000828:	009b      	lsls	r3, r3, #2
 800082a:	4a15      	ldr	r2, [pc, #84]	@ (8000880 <prvAddNewTaskToReadyList+0xcc>)
 800082c:	441a      	add	r2, r3
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	3304      	adds	r3, #4
 8000832:	4619      	mov	r1, r3
 8000834:	4610      	mov	r0, r2
 8000836:	f7ff fe87 	bl	8000548 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800083a:	f000 fc61 	bl	8001100 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800083e:	4b0d      	ldr	r3, [pc, #52]	@ (8000874 <prvAddNewTaskToReadyList+0xc0>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d00e      	beq.n	8000864 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000846:	4b0a      	ldr	r3, [pc, #40]	@ (8000870 <prvAddNewTaskToReadyList+0xbc>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000850:	429a      	cmp	r2, r3
 8000852:	d207      	bcs.n	8000864 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <prvAddNewTaskToReadyList+0xd0>)
 8000856:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	f3bf 8f4f 	dsb	sy
 8000860:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000864:	bf00      	nop
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000184 	.word	0x20000184
 8000870:	20000084 	.word	0x20000084
 8000874:	20000190 	.word	0x20000190
 8000878:	200001a0 	.word	0x200001a0
 800087c:	2000018c 	.word	0x2000018c
 8000880:	20000088 	.word	0x20000088
 8000884:	e000ed04 	.word	0xe000ed04

08000888 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800088e:	4b20      	ldr	r3, [pc, #128]	@ (8000910 <vTaskStartScheduler+0x88>)
 8000890:	9301      	str	r3, [sp, #4]
 8000892:	2300      	movs	r3, #0
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	2300      	movs	r3, #0
 8000898:	2280      	movs	r2, #128	@ 0x80
 800089a:	491e      	ldr	r1, [pc, #120]	@ (8000914 <vTaskStartScheduler+0x8c>)
 800089c:	481e      	ldr	r0, [pc, #120]	@ (8000918 <vTaskStartScheduler+0x90>)
 800089e:	f7ff fea1 	bl	80005e4 <xTaskCreate>
 80008a2:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d11b      	bne.n	80008e2 <vTaskStartScheduler+0x5a>
        __asm volatile
 80008aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008ae:	f383 8811 	msr	BASEPRI, r3
 80008b2:	f3bf 8f6f 	isb	sy
 80008b6:	f3bf 8f4f 	dsb	sy
 80008ba:	60bb      	str	r3, [r7, #8]
    }
 80008bc:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80008be:	4b17      	ldr	r3, [pc, #92]	@ (800091c <vTaskStartScheduler+0x94>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	334c      	adds	r3, #76	@ 0x4c
 80008c4:	4a16      	ldr	r2, [pc, #88]	@ (8000920 <vTaskStartScheduler+0x98>)
 80008c6:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80008c8:	4b16      	ldr	r3, [pc, #88]	@ (8000924 <vTaskStartScheduler+0x9c>)
 80008ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80008ce:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80008d0:	4b15      	ldr	r3, [pc, #84]	@ (8000928 <vTaskStartScheduler+0xa0>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80008d6:	4b15      	ldr	r3, [pc, #84]	@ (800092c <vTaskStartScheduler+0xa4>)
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80008dc:	f000 fb3a 	bl	8000f54 <xPortStartScheduler>
 80008e0:	e00f      	b.n	8000902 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80008e8:	d10b      	bne.n	8000902 <vTaskStartScheduler+0x7a>
        __asm volatile
 80008ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008ee:	f383 8811 	msr	BASEPRI, r3
 80008f2:	f3bf 8f6f 	isb	sy
 80008f6:	f3bf 8f4f 	dsb	sy
 80008fa:	607b      	str	r3, [r7, #4]
    }
 80008fc:	bf00      	nop
 80008fe:	bf00      	nop
 8000900:	e7fd      	b.n	80008fe <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <vTaskStartScheduler+0xa8>)
 8000904:	681b      	ldr	r3, [r3, #0]
}
 8000906:	bf00      	nop
 8000908:	3710      	adds	r7, #16
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	200001a8 	.word	0x200001a8
 8000914:	08001844 	.word	0x08001844
 8000918:	08000cc9 	.word	0x08000cc9
 800091c:	20000084 	.word	0x20000084
 8000920:	2000000c 	.word	0x2000000c
 8000924:	200001a4 	.word	0x200001a4
 8000928:	20000190 	.word	0x20000190
 800092c:	20000188 	.word	0x20000188
 8000930:	20000004 	.word	0x20000004

08000934 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <vTaskSuspendAll+0x18>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	3301      	adds	r3, #1
 800093e:	4a03      	ldr	r2, [pc, #12]	@ (800094c <vTaskSuspendAll+0x18>)
 8000940:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	200001ac 	.word	0x200001ac

08000950 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800095a:	2300      	movs	r3, #0
 800095c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800095e:	4b42      	ldr	r3, [pc, #264]	@ (8000a68 <xTaskResumeAll+0x118>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d10b      	bne.n	800097e <xTaskResumeAll+0x2e>
        __asm volatile
 8000966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800096a:	f383 8811 	msr	BASEPRI, r3
 800096e:	f3bf 8f6f 	isb	sy
 8000972:	f3bf 8f4f 	dsb	sy
 8000976:	603b      	str	r3, [r7, #0]
    }
 8000978:	bf00      	nop
 800097a:	bf00      	nop
 800097c:	e7fd      	b.n	800097a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800097e:	f000 fb8d 	bl	800109c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000982:	4b39      	ldr	r3, [pc, #228]	@ (8000a68 <xTaskResumeAll+0x118>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	3b01      	subs	r3, #1
 8000988:	4a37      	ldr	r2, [pc, #220]	@ (8000a68 <xTaskResumeAll+0x118>)
 800098a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800098c:	4b36      	ldr	r3, [pc, #216]	@ (8000a68 <xTaskResumeAll+0x118>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d161      	bne.n	8000a58 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000994:	4b35      	ldr	r3, [pc, #212]	@ (8000a6c <xTaskResumeAll+0x11c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d05d      	beq.n	8000a58 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800099c:	e02e      	b.n	80009fc <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800099e:	4b34      	ldr	r3, [pc, #208]	@ (8000a70 <xTaskResumeAll+0x120>)
 80009a0:	68db      	ldr	r3, [r3, #12]
 80009a2:	68db      	ldr	r3, [r3, #12]
 80009a4:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	3318      	adds	r3, #24
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fdf0 	bl	8000590 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	3304      	adds	r3, #4
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fdeb 	bl	8000590 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009be:	2201      	movs	r2, #1
 80009c0:	409a      	lsls	r2, r3
 80009c2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a74 <xTaskResumeAll+0x124>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4313      	orrs	r3, r2
 80009c8:	4a2a      	ldr	r2, [pc, #168]	@ (8000a74 <xTaskResumeAll+0x124>)
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009d0:	4613      	mov	r3, r2
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	4413      	add	r3, r2
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	4a27      	ldr	r2, [pc, #156]	@ (8000a78 <xTaskResumeAll+0x128>)
 80009da:	441a      	add	r2, r3
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	3304      	adds	r3, #4
 80009e0:	4619      	mov	r1, r3
 80009e2:	4610      	mov	r0, r2
 80009e4:	f7ff fdb0 	bl	8000548 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009ec:	4b23      	ldr	r3, [pc, #140]	@ (8000a7c <xTaskResumeAll+0x12c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009f2:	429a      	cmp	r2, r3
 80009f4:	d302      	bcc.n	80009fc <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80009f6:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <xTaskResumeAll+0x130>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <xTaskResumeAll+0x120>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d1cc      	bne.n	800099e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000a0a:	f000 f9f9 	bl	8000e00 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8000a84 <xTaskResumeAll+0x134>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d010      	beq.n	8000a3c <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000a1a:	f000 f837 	bl	8000a8c <xTaskIncrementTick>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d002      	beq.n	8000a2a <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8000a24:	4b16      	ldr	r3, [pc, #88]	@ (8000a80 <xTaskResumeAll+0x130>)
 8000a26:	2201      	movs	r2, #1
 8000a28:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1f1      	bne.n	8000a1a <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8000a36:	4b13      	ldr	r3, [pc, #76]	@ (8000a84 <xTaskResumeAll+0x134>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <xTaskResumeAll+0x130>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d009      	beq.n	8000a58 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8000a44:	2301      	movs	r3, #1
 8000a46:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8000a48:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <xTaskResumeAll+0x138>)
 8000a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	f3bf 8f4f 	dsb	sy
 8000a54:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8000a58:	f000 fb52 	bl	8001100 <vPortExitCritical>

    return xAlreadyYielded;
 8000a5c:	68bb      	ldr	r3, [r7, #8]
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3710      	adds	r7, #16
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200001ac 	.word	0x200001ac
 8000a6c:	20000184 	.word	0x20000184
 8000a70:	20000144 	.word	0x20000144
 8000a74:	2000018c 	.word	0x2000018c
 8000a78:	20000088 	.word	0x20000088
 8000a7c:	20000084 	.word	0x20000084
 8000a80:	20000198 	.word	0x20000198
 8000a84:	20000194 	.word	0x20000194
 8000a88:	e000ed04 	.word	0xe000ed04

08000a8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8000a92:	2300      	movs	r3, #0
 8000a94:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000a96:	4b4f      	ldr	r3, [pc, #316]	@ (8000bd4 <xTaskIncrementTick+0x148>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	f040 808f 	bne.w	8000bbe <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000aa0:	4b4d      	ldr	r3, [pc, #308]	@ (8000bd8 <xTaskIncrementTick+0x14c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8000aa8:	4a4b      	ldr	r2, [pc, #300]	@ (8000bd8 <xTaskIncrementTick+0x14c>)
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8000aae:	693b      	ldr	r3, [r7, #16]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d121      	bne.n	8000af8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8000ab4:	4b49      	ldr	r3, [pc, #292]	@ (8000bdc <xTaskIncrementTick+0x150>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d00b      	beq.n	8000ad6 <xTaskIncrementTick+0x4a>
        __asm volatile
 8000abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ac2:	f383 8811 	msr	BASEPRI, r3
 8000ac6:	f3bf 8f6f 	isb	sy
 8000aca:	f3bf 8f4f 	dsb	sy
 8000ace:	603b      	str	r3, [r7, #0]
    }
 8000ad0:	bf00      	nop
 8000ad2:	bf00      	nop
 8000ad4:	e7fd      	b.n	8000ad2 <xTaskIncrementTick+0x46>
 8000ad6:	4b41      	ldr	r3, [pc, #260]	@ (8000bdc <xTaskIncrementTick+0x150>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	4b40      	ldr	r3, [pc, #256]	@ (8000be0 <xTaskIncrementTick+0x154>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a3e      	ldr	r2, [pc, #248]	@ (8000bdc <xTaskIncrementTick+0x150>)
 8000ae2:	6013      	str	r3, [r2, #0]
 8000ae4:	4a3e      	ldr	r2, [pc, #248]	@ (8000be0 <xTaskIncrementTick+0x154>)
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	4b3e      	ldr	r3, [pc, #248]	@ (8000be4 <xTaskIncrementTick+0x158>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	3301      	adds	r3, #1
 8000af0:	4a3c      	ldr	r2, [pc, #240]	@ (8000be4 <xTaskIncrementTick+0x158>)
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	f000 f984 	bl	8000e00 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8000af8:	4b3b      	ldr	r3, [pc, #236]	@ (8000be8 <xTaskIncrementTick+0x15c>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	429a      	cmp	r2, r3
 8000b00:	d348      	bcc.n	8000b94 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b02:	4b36      	ldr	r3, [pc, #216]	@ (8000bdc <xTaskIncrementTick+0x150>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d104      	bne.n	8000b16 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000b0c:	4b36      	ldr	r3, [pc, #216]	@ (8000be8 <xTaskIncrementTick+0x15c>)
 8000b0e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b12:	601a      	str	r2, [r3, #0]
                    break;
 8000b14:	e03e      	b.n	8000b94 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000b16:	4b31      	ldr	r3, [pc, #196]	@ (8000bdc <xTaskIncrementTick+0x150>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	68db      	ldr	r3, [r3, #12]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d203      	bcs.n	8000b36 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8000b2e:	4a2e      	ldr	r2, [pc, #184]	@ (8000be8 <xTaskIncrementTick+0x15c>)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8000b34:	e02e      	b.n	8000b94 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	3304      	adds	r3, #4
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff fd28 	bl	8000590 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d004      	beq.n	8000b52 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000b48:	68bb      	ldr	r3, [r7, #8]
 8000b4a:	3318      	adds	r3, #24
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fd1f 	bl	8000590 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b56:	2201      	movs	r2, #1
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <xTaskIncrementTick+0x160>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	4a22      	ldr	r2, [pc, #136]	@ (8000bec <xTaskIncrementTick+0x160>)
 8000b62:	6013      	str	r3, [r2, #0]
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4a1f      	ldr	r2, [pc, #124]	@ (8000bf0 <xTaskIncrementTick+0x164>)
 8000b72:	441a      	add	r2, r3
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	3304      	adds	r3, #4
 8000b78:	4619      	mov	r1, r3
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	f7ff fce4 	bl	8000548 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b84:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <xTaskIncrementTick+0x168>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	d3b9      	bcc.n	8000b02 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000b92:	e7b6      	b.n	8000b02 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <xTaskIncrementTick+0x168>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b9a:	4915      	ldr	r1, [pc, #84]	@ (8000bf0 <xTaskIncrementTick+0x164>)
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	4413      	add	r3, r2
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	440b      	add	r3, r1
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d901      	bls.n	8000bb0 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8000bac:	2301      	movs	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8000bb0:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <xTaskIncrementTick+0x16c>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d007      	beq.n	8000bc8 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e004      	b.n	8000bc8 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8000bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000bfc <xTaskIncrementTick+0x170>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8000bfc <xTaskIncrementTick+0x170>)
 8000bc6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8000bc8:	697b      	ldr	r3, [r7, #20]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200001ac 	.word	0x200001ac
 8000bd8:	20000188 	.word	0x20000188
 8000bdc:	2000013c 	.word	0x2000013c
 8000be0:	20000140 	.word	0x20000140
 8000be4:	2000019c 	.word	0x2000019c
 8000be8:	200001a4 	.word	0x200001a4
 8000bec:	2000018c 	.word	0x2000018c
 8000bf0:	20000088 	.word	0x20000088
 8000bf4:	20000084 	.word	0x20000084
 8000bf8:	20000198 	.word	0x20000198
 8000bfc:	20000194 	.word	0x20000194

08000c00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8000c00:	b480      	push	{r7}
 8000c02:	b087      	sub	sp, #28
 8000c04:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000c06:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb0 <vTaskSwitchContext+0xb0>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d003      	beq.n	8000c16 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8000c0e:	4b29      	ldr	r3, [pc, #164]	@ (8000cb4 <vTaskSwitchContext+0xb4>)
 8000c10:	2201      	movs	r2, #1
 8000c12:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8000c14:	e045      	b.n	8000ca2 <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8000c16:	4b27      	ldr	r3, [pc, #156]	@ (8000cb4 <vTaskSwitchContext+0xb4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000c1c:	4b26      	ldr	r3, [pc, #152]	@ (8000cb8 <vTaskSwitchContext+0xb8>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	fab3 f383 	clz	r3, r3
 8000c28:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8000c2a:	7afb      	ldrb	r3, [r7, #11]
 8000c2c:	f1c3 031f 	rsb	r3, r3, #31
 8000c30:	617b      	str	r3, [r7, #20]
 8000c32:	4922      	ldr	r1, [pc, #136]	@ (8000cbc <vTaskSwitchContext+0xbc>)
 8000c34:	697a      	ldr	r2, [r7, #20]
 8000c36:	4613      	mov	r3, r2
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	4413      	add	r3, r2
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	440b      	add	r3, r1
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d10b      	bne.n	8000c5e <vTaskSwitchContext+0x5e>
        __asm volatile
 8000c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000c4a:	f383 8811 	msr	BASEPRI, r3
 8000c4e:	f3bf 8f6f 	isb	sy
 8000c52:	f3bf 8f4f 	dsb	sy
 8000c56:	607b      	str	r3, [r7, #4]
    }
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	e7fd      	b.n	8000c5a <vTaskSwitchContext+0x5a>
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	4613      	mov	r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	4413      	add	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <vTaskSwitchContext+0xbc>)
 8000c6a:	4413      	add	r3, r2
 8000c6c:	613b      	str	r3, [r7, #16]
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	685a      	ldr	r2, [r3, #4]
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	605a      	str	r2, [r3, #4]
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	3308      	adds	r3, #8
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d104      	bne.n	8000c8e <vTaskSwitchContext+0x8e>
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	693b      	ldr	r3, [r7, #16]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc0 <vTaskSwitchContext+0xc0>)
 8000c96:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8000c98:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <vTaskSwitchContext+0xc0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	334c      	adds	r3, #76	@ 0x4c
 8000c9e:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <vTaskSwitchContext+0xc4>)
 8000ca0:	6013      	str	r3, [r2, #0]
}
 8000ca2:	bf00      	nop
 8000ca4:	371c      	adds	r7, #28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	200001ac 	.word	0x200001ac
 8000cb4:	20000198 	.word	0x20000198
 8000cb8:	2000018c 	.word	0x2000018c
 8000cbc:	20000088 	.word	0x20000088
 8000cc0:	20000084 	.word	0x20000084
 8000cc4:	2000000c 	.word	0x2000000c

08000cc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8000cd0:	f000 f852 	bl	8000d78 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000cd4:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <prvIdleTask+0x28>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d9f9      	bls.n	8000cd0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <prvIdleTask+0x2c>)
 8000cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ce2:	601a      	str	r2, [r3, #0]
 8000ce4:	f3bf 8f4f 	dsb	sy
 8000ce8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8000cec:	e7f0      	b.n	8000cd0 <prvIdleTask+0x8>
 8000cee:	bf00      	nop
 8000cf0:	20000088 	.word	0x20000088
 8000cf4:	e000ed04 	.word	0xe000ed04

08000cf8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000cfe:	2300      	movs	r3, #0
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	e00c      	b.n	8000d1e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	4613      	mov	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	4a12      	ldr	r2, [pc, #72]	@ (8000d58 <prvInitialiseTaskLists+0x60>)
 8000d10:	4413      	add	r3, r2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fbeb 	bl	80004ee <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	607b      	str	r3, [r7, #4]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2b06      	cmp	r3, #6
 8000d22:	d9ef      	bls.n	8000d04 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8000d24:	480d      	ldr	r0, [pc, #52]	@ (8000d5c <prvInitialiseTaskLists+0x64>)
 8000d26:	f7ff fbe2 	bl	80004ee <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8000d2a:	480d      	ldr	r0, [pc, #52]	@ (8000d60 <prvInitialiseTaskLists+0x68>)
 8000d2c:	f7ff fbdf 	bl	80004ee <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8000d30:	480c      	ldr	r0, [pc, #48]	@ (8000d64 <prvInitialiseTaskLists+0x6c>)
 8000d32:	f7ff fbdc 	bl	80004ee <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8000d36:	480c      	ldr	r0, [pc, #48]	@ (8000d68 <prvInitialiseTaskLists+0x70>)
 8000d38:	f7ff fbd9 	bl	80004ee <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8000d3c:	480b      	ldr	r0, [pc, #44]	@ (8000d6c <prvInitialiseTaskLists+0x74>)
 8000d3e:	f7ff fbd6 	bl	80004ee <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8000d42:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <prvInitialiseTaskLists+0x78>)
 8000d44:	4a05      	ldr	r2, [pc, #20]	@ (8000d5c <prvInitialiseTaskLists+0x64>)
 8000d46:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8000d48:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <prvInitialiseTaskLists+0x7c>)
 8000d4a:	4a05      	ldr	r2, [pc, #20]	@ (8000d60 <prvInitialiseTaskLists+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
}
 8000d4e:	bf00      	nop
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000088 	.word	0x20000088
 8000d5c:	20000114 	.word	0x20000114
 8000d60:	20000128 	.word	0x20000128
 8000d64:	20000144 	.word	0x20000144
 8000d68:	20000158 	.word	0x20000158
 8000d6c:	20000170 	.word	0x20000170
 8000d70:	2000013c 	.word	0x2000013c
 8000d74:	20000140 	.word	0x20000140

08000d78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000d7e:	e019      	b.n	8000db4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8000d80:	f000 f98c 	bl	800109c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000d84:	4b10      	ldr	r3, [pc, #64]	@ (8000dc8 <prvCheckTasksWaitingTermination+0x50>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	68db      	ldr	r3, [r3, #12]
 8000d8a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	3304      	adds	r3, #4
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fbfd 	bl	8000590 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8000d96:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <prvCheckTasksWaitingTermination+0x54>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	3b01      	subs	r3, #1
 8000d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dcc <prvCheckTasksWaitingTermination+0x54>)
 8000d9e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8000da0:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd0 <prvCheckTasksWaitingTermination+0x58>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	3b01      	subs	r3, #1
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <prvCheckTasksWaitingTermination+0x58>)
 8000da8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8000daa:	f000 f9a9 	bl	8001100 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8000dae:	6878      	ldr	r0, [r7, #4]
 8000db0:	f000 f810 	bl	8000dd4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8000db4:	4b06      	ldr	r3, [pc, #24]	@ (8000dd0 <prvCheckTasksWaitingTermination+0x58>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d1e1      	bne.n	8000d80 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8000dbc:	bf00      	nop
 8000dbe:	bf00      	nop
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000158 	.word	0x20000158
 8000dcc:	20000184 	.word	0x20000184
 8000dd0:	2000016c 	.word	0x2000016c

08000dd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	334c      	adds	r3, #76	@ 0x4c
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fc39 	bl	8001658 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fb0c 	bl	8001408 <vPortFree>
                vPortFree( pxTCB );
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f000 fb09 	bl	8001408 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000e04:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <prvResetNextTaskUnblockTime+0x30>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d104      	bne.n	8000e18 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <prvResetNextTaskUnblockTime+0x34>)
 8000e10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e14:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8000e16:	e005      	b.n	8000e24 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <prvResetNextTaskUnblockTime+0x30>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a04      	ldr	r2, [pc, #16]	@ (8000e34 <prvResetNextTaskUnblockTime+0x34>)
 8000e22:	6013      	str	r3, [r2, #0]
}
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	2000013c 	.word	0x2000013c
 8000e34:	200001a4 	.word	0x200001a4

08000e38 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	3b04      	subs	r3, #4
 8000e48:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000e50:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	3b04      	subs	r3, #4
 8000e56:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	f023 0201 	bic.w	r2, r3, #1
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	3b04      	subs	r3, #4
 8000e66:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8000e68:	4a0c      	ldr	r2, [pc, #48]	@ (8000e9c <pxPortInitialiseStack+0x64>)
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	3b14      	subs	r3, #20
 8000e72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	3b04      	subs	r3, #4
 8000e7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f06f 0202 	mvn.w	r2, #2
 8000e86:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3b20      	subs	r3, #32
 8000e8c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3714      	adds	r7, #20
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr
 8000e9c:	08000ea1 	.word	0x08000ea1

08000ea0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8000eaa:	4b13      	ldr	r3, [pc, #76]	@ (8000ef8 <prvTaskExitError+0x58>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000eb2:	d00b      	beq.n	8000ecc <prvTaskExitError+0x2c>
        __asm volatile
 8000eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000eb8:	f383 8811 	msr	BASEPRI, r3
 8000ebc:	f3bf 8f6f 	isb	sy
 8000ec0:	f3bf 8f4f 	dsb	sy
 8000ec4:	60fb      	str	r3, [r7, #12]
    }
 8000ec6:	bf00      	nop
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <prvTaskExitError+0x28>
        __asm volatile
 8000ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ed0:	f383 8811 	msr	BASEPRI, r3
 8000ed4:	f3bf 8f6f 	isb	sy
 8000ed8:	f3bf 8f4f 	dsb	sy
 8000edc:	60bb      	str	r3, [r7, #8]
    }
 8000ede:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8000ee0:	bf00      	nop
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0fc      	beq.n	8000ee2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	00000000 	.word	0x00000000

08000f00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8000f00:	4b07      	ldr	r3, [pc, #28]	@ (8000f20 <pxCurrentTCBConst2>)
 8000f02:	6819      	ldr	r1, [r3, #0]
 8000f04:	6808      	ldr	r0, [r1, #0]
 8000f06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f0a:	f380 8809 	msr	PSP, r0
 8000f0e:	f3bf 8f6f 	isb	sy
 8000f12:	f04f 0000 	mov.w	r0, #0
 8000f16:	f380 8811 	msr	BASEPRI, r0
 8000f1a:	4770      	bx	lr
 8000f1c:	f3af 8000 	nop.w

08000f20 <pxCurrentTCBConst2>:
 8000f20:	20000084 	.word	0x20000084
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8000f24:	bf00      	nop
 8000f26:	bf00      	nop

08000f28 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8000f28:	4808      	ldr	r0, [pc, #32]	@ (8000f4c <prvPortStartFirstTask+0x24>)
 8000f2a:	6800      	ldr	r0, [r0, #0]
 8000f2c:	6800      	ldr	r0, [r0, #0]
 8000f2e:	f380 8808 	msr	MSP, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	f380 8814 	msr	CONTROL, r0
 8000f3a:	b662      	cpsie	i
 8000f3c:	b661      	cpsie	f
 8000f3e:	f3bf 8f4f 	dsb	sy
 8000f42:	f3bf 8f6f 	isb	sy
 8000f46:	df00      	svc	0
 8000f48:	bf00      	nop
 8000f4a:	0000      	.short	0x0000
 8000f4c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop

08000f54 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f5a:	4b47      	ldr	r3, [pc, #284]	@ (8001078 <xPortStartScheduler+0x124>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a47      	ldr	r2, [pc, #284]	@ (800107c <xPortStartScheduler+0x128>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d10b      	bne.n	8000f7c <xPortStartScheduler+0x28>
        __asm volatile
 8000f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f68:	f383 8811 	msr	BASEPRI, r3
 8000f6c:	f3bf 8f6f 	isb	sy
 8000f70:	f3bf 8f4f 	dsb	sy
 8000f74:	613b      	str	r3, [r7, #16]
    }
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	e7fd      	b.n	8000f78 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000f7c:	4b3e      	ldr	r3, [pc, #248]	@ (8001078 <xPortStartScheduler+0x124>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a3f      	ldr	r2, [pc, #252]	@ (8001080 <xPortStartScheduler+0x12c>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d10b      	bne.n	8000f9e <xPortStartScheduler+0x4a>
        __asm volatile
 8000f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f8a:	f383 8811 	msr	BASEPRI, r3
 8000f8e:	f3bf 8f6f 	isb	sy
 8000f92:	f3bf 8f4f 	dsb	sy
 8000f96:	60fb      	str	r3, [r7, #12]
    }
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	e7fd      	b.n	8000f9a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000f9e:	4b39      	ldr	r3, [pc, #228]	@ (8001084 <xPortStartScheduler+0x130>)
 8000fa0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	22ff      	movs	r2, #255	@ 0xff
 8000fae:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000fb8:	78fb      	ldrb	r3, [r7, #3]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4b31      	ldr	r3, [pc, #196]	@ (8001088 <xPortStartScheduler+0x134>)
 8000fc4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000fc6:	4b31      	ldr	r3, [pc, #196]	@ (800108c <xPortStartScheduler+0x138>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000fcc:	e009      	b.n	8000fe2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8000fce:	4b2f      	ldr	r3, [pc, #188]	@ (800108c <xPortStartScheduler+0x138>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	4a2d      	ldr	r2, [pc, #180]	@ (800108c <xPortStartScheduler+0x138>)
 8000fd6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000fd8:	78fb      	ldrb	r3, [r7, #3]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fea:	2b80      	cmp	r3, #128	@ 0x80
 8000fec:	d0ef      	beq.n	8000fce <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8000fee:	4b27      	ldr	r3, [pc, #156]	@ (800108c <xPortStartScheduler+0x138>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f1c3 0307 	rsb	r3, r3, #7
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	d00b      	beq.n	8001012 <xPortStartScheduler+0xbe>
        __asm volatile
 8000ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ffe:	f383 8811 	msr	BASEPRI, r3
 8001002:	f3bf 8f6f 	isb	sy
 8001006:	f3bf 8f4f 	dsb	sy
 800100a:	60bb      	str	r3, [r7, #8]
    }
 800100c:	bf00      	nop
 800100e:	bf00      	nop
 8001010:	e7fd      	b.n	800100e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001012:	4b1e      	ldr	r3, [pc, #120]	@ (800108c <xPortStartScheduler+0x138>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	4a1c      	ldr	r2, [pc, #112]	@ (800108c <xPortStartScheduler+0x138>)
 800101a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800101c:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <xPortStartScheduler+0x138>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001024:	4a19      	ldr	r2, [pc, #100]	@ (800108c <xPortStartScheduler+0x138>)
 8001026:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	b2da      	uxtb	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001030:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <xPortStartScheduler+0x13c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a16      	ldr	r2, [pc, #88]	@ (8001090 <xPortStartScheduler+0x13c>)
 8001036:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800103a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800103c:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <xPortStartScheduler+0x13c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a13      	ldr	r2, [pc, #76]	@ (8001090 <xPortStartScheduler+0x13c>)
 8001042:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8001046:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001048:	f000 f8e0 	bl	800120c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800104c:	4b11      	ldr	r3, [pc, #68]	@ (8001094 <xPortStartScheduler+0x140>)
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001052:	f000 f8ff 	bl	8001254 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001056:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <xPortStartScheduler+0x144>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a0f      	ldr	r2, [pc, #60]	@ (8001098 <xPortStartScheduler+0x144>)
 800105c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8001060:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001062:	f7ff ff61 	bl	8000f28 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001066:	f7ff fdcb 	bl	8000c00 <vTaskSwitchContext>
    prvTaskExitError();
 800106a:	f7ff ff19 	bl	8000ea0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	e000ed00 	.word	0xe000ed00
 800107c:	410fc271 	.word	0x410fc271
 8001080:	410fc270 	.word	0x410fc270
 8001084:	e000e400 	.word	0xe000e400
 8001088:	200001b0 	.word	0x200001b0
 800108c:	200001b4 	.word	0x200001b4
 8001090:	e000ed20 	.word	0xe000ed20
 8001094:	20000008 	.word	0x20000008
 8001098:	e000ef34 	.word	0xe000ef34

0800109c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
        __asm volatile
 80010a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010a6:	f383 8811 	msr	BASEPRI, r3
 80010aa:	f3bf 8f6f 	isb	sy
 80010ae:	f3bf 8f4f 	dsb	sy
 80010b2:	607b      	str	r3, [r7, #4]
    }
 80010b4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80010b6:	4b10      	ldr	r3, [pc, #64]	@ (80010f8 <vPortEnterCritical+0x5c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	3301      	adds	r3, #1
 80010bc:	4a0e      	ldr	r2, [pc, #56]	@ (80010f8 <vPortEnterCritical+0x5c>)
 80010be:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80010c0:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <vPortEnterCritical+0x5c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d110      	bne.n	80010ea <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80010c8:	4b0c      	ldr	r3, [pc, #48]	@ (80010fc <vPortEnterCritical+0x60>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d00b      	beq.n	80010ea <vPortEnterCritical+0x4e>
        __asm volatile
 80010d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010d6:	f383 8811 	msr	BASEPRI, r3
 80010da:	f3bf 8f6f 	isb	sy
 80010de:	f3bf 8f4f 	dsb	sy
 80010e2:	603b      	str	r3, [r7, #0]
    }
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	e7fd      	b.n	80010e6 <vPortEnterCritical+0x4a>
    }
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000008 	.word	0x20000008
 80010fc:	e000ed04 	.word	0xe000ed04

08001100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8001106:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <vPortExitCritical+0x50>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10b      	bne.n	8001126 <vPortExitCritical+0x26>
        __asm volatile
 800110e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001112:	f383 8811 	msr	BASEPRI, r3
 8001116:	f3bf 8f6f 	isb	sy
 800111a:	f3bf 8f4f 	dsb	sy
 800111e:	607b      	str	r3, [r7, #4]
    }
 8001120:	bf00      	nop
 8001122:	bf00      	nop
 8001124:	e7fd      	b.n	8001122 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8001126:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <vPortExitCritical+0x50>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	3b01      	subs	r3, #1
 800112c:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <vPortExitCritical+0x50>)
 800112e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001130:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <vPortExitCritical+0x50>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d105      	bne.n	8001144 <vPortExitCritical+0x44>
 8001138:	2300      	movs	r3, #0
 800113a:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001142:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	20000008 	.word	0x20000008
	...

08001160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001160:	f3ef 8009 	mrs	r0, PSP
 8001164:	f3bf 8f6f 	isb	sy
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <pxCurrentTCBConst>)
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	f01e 0f10 	tst.w	lr, #16
 8001170:	bf08      	it	eq
 8001172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800117a:	6010      	str	r0, [r2, #0]
 800117c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001180:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8001184:	f380 8811 	msr	BASEPRI, r0
 8001188:	f3bf 8f4f 	dsb	sy
 800118c:	f3bf 8f6f 	isb	sy
 8001190:	f7ff fd36 	bl	8000c00 <vTaskSwitchContext>
 8001194:	f04f 0000 	mov.w	r0, #0
 8001198:	f380 8811 	msr	BASEPRI, r0
 800119c:	bc09      	pop	{r0, r3}
 800119e:	6819      	ldr	r1, [r3, #0]
 80011a0:	6808      	ldr	r0, [r1, #0]
 80011a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80011a6:	f01e 0f10 	tst.w	lr, #16
 80011aa:	bf08      	it	eq
 80011ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80011b0:	f380 8809 	msr	PSP, r0
 80011b4:	f3bf 8f6f 	isb	sy
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	f3af 8000 	nop.w

080011c0 <pxCurrentTCBConst>:
 80011c0:	20000084 	.word	0x20000084
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80011c4:	bf00      	nop
 80011c6:	bf00      	nop

080011c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
        __asm volatile
 80011ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011d2:	f383 8811 	msr	BASEPRI, r3
 80011d6:	f3bf 8f6f 	isb	sy
 80011da:	f3bf 8f4f 	dsb	sy
 80011de:	607b      	str	r3, [r7, #4]
    }
 80011e0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80011e2:	f7ff fc53 	bl	8000a8c <xTaskIncrementTick>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80011ec:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <SysTick_Handler+0x40>)
 80011ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	f383 8811 	msr	BASEPRI, r3
    }
 80011fe:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	e000ed04 	.word	0xe000ed04

0800120c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001210:	4b0b      	ldr	r3, [pc, #44]	@ (8001240 <vPortSetupTimerInterrupt+0x34>)
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001216:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <vPortSetupTimerInterrupt+0x38>)
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <vPortSetupTimerInterrupt+0x3c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <vPortSetupTimerInterrupt+0x40>)
 8001222:	fba2 2303 	umull	r2, r3, r2, r3
 8001226:	099b      	lsrs	r3, r3, #6
 8001228:	4a09      	ldr	r2, [pc, #36]	@ (8001250 <vPortSetupTimerInterrupt+0x44>)
 800122a:	3b01      	subs	r3, #1
 800122c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800122e:	4b04      	ldr	r3, [pc, #16]	@ (8001240 <vPortSetupTimerInterrupt+0x34>)
 8001230:	2207      	movs	r2, #7
 8001232:	601a      	str	r2, [r3, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	e000e010 	.word	0xe000e010
 8001244:	e000e018 	.word	0xe000e018
 8001248:	20000000 	.word	0x20000000
 800124c:	10624dd3 	.word	0x10624dd3
 8001250:	e000e014 	.word	0xe000e014

08001254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001254:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001264 <vPortEnableVFP+0x10>
 8001258:	6801      	ldr	r1, [r0, #0]
 800125a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800125e:	6001      	str	r1, [r0, #0]
 8001260:	4770      	bx	lr
 8001262:	0000      	.short	0x0000
 8001264:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop

0800126c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	@ 0x28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8001278:	f7ff fb5c 	bl	8000934 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800127c:	4b5c      	ldr	r3, [pc, #368]	@ (80013f0 <pvPortMalloc+0x184>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d101      	bne.n	8001288 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001284:	f000 f924 	bl	80014d0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001288:	4b5a      	ldr	r3, [pc, #360]	@ (80013f4 <pvPortMalloc+0x188>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4013      	ands	r3, r2
 8001290:	2b00      	cmp	r3, #0
 8001292:	f040 8095 	bne.w	80013c0 <pvPortMalloc+0x154>
        {
            /* The wanted size is increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( xWantedSize > 0 )
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d01e      	beq.n	80012da <pvPortMalloc+0x6e>
            {
                xWantedSize += xHeapStructSize;
 800129c:	2208      	movs	r2, #8
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d015      	beq.n	80012da <pvPortMalloc+0x6e>
                {
                    /* Byte alignment required. */
                    xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f023 0307 	bic.w	r3, r3, #7
 80012b4:	3308      	adds	r3, #8
 80012b6:	607b      	str	r3, [r7, #4]
                    configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d00b      	beq.n	80012da <pvPortMalloc+0x6e>
        __asm volatile
 80012c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012c6:	f383 8811 	msr	BASEPRI, r3
 80012ca:	f3bf 8f6f 	isb	sy
 80012ce:	f3bf 8f4f 	dsb	sy
 80012d2:	617b      	str	r3, [r7, #20]
    }
 80012d4:	bf00      	nop
 80012d6:	bf00      	nop
 80012d8:	e7fd      	b.n	80012d6 <pvPortMalloc+0x6a>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d06f      	beq.n	80013c0 <pvPortMalloc+0x154>
 80012e0:	4b45      	ldr	r3, [pc, #276]	@ (80013f8 <pvPortMalloc+0x18c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d86a      	bhi.n	80013c0 <pvPortMalloc+0x154>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one	of adequate size is found. */
                pxPreviousBlock = &xStart;
 80012ea:	4b44      	ldr	r3, [pc, #272]	@ (80013fc <pvPortMalloc+0x190>)
 80012ec:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80012ee:	4b43      	ldr	r3, [pc, #268]	@ (80013fc <pvPortMalloc+0x190>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80012f4:	e004      	b.n	8001300 <pvPortMalloc+0x94>
                {
                    pxPreviousBlock = pxBlock;
 80012f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80012fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	429a      	cmp	r2, r3
 8001308:	d903      	bls.n	8001312 <pvPortMalloc+0xa6>
 800130a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1f1      	bne.n	80012f6 <pvPortMalloc+0x8a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was	not found. */
                if( pxBlock != pxEnd )
 8001312:	4b37      	ldr	r3, [pc, #220]	@ (80013f0 <pvPortMalloc+0x184>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001318:	429a      	cmp	r2, r3
 800131a:	d051      	beq.n	80013c0 <pvPortMalloc+0x154>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800131c:	6a3b      	ldr	r3, [r7, #32]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2208      	movs	r2, #8
 8001322:	4413      	add	r3, r2
 8001324:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	6a3b      	ldr	r3, [r7, #32]
 800132c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800132e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	1ad2      	subs	r2, r2, r3
 8001336:	2308      	movs	r3, #8
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	429a      	cmp	r2, r3
 800133c:	d920      	bls.n	8001380 <pvPortMalloc+0x114>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800133e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4413      	add	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	f003 0307 	and.w	r3, r3, #7
 800134c:	2b00      	cmp	r3, #0
 800134e:	d00b      	beq.n	8001368 <pvPortMalloc+0xfc>
        __asm volatile
 8001350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001354:	f383 8811 	msr	BASEPRI, r3
 8001358:	f3bf 8f6f 	isb	sy
 800135c:	f3bf 8f4f 	dsb	sy
 8001360:	613b      	str	r3, [r7, #16]
    }
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	e7fd      	b.n	8001364 <pvPortMalloc+0xf8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	1ad2      	subs	r2, r2, r3
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800137a:	69b8      	ldr	r0, [r7, #24]
 800137c:	f000 f90a 	bl	8001594 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001380:	4b1d      	ldr	r3, [pc, #116]	@ (80013f8 <pvPortMalloc+0x18c>)
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	4a1b      	ldr	r2, [pc, #108]	@ (80013f8 <pvPortMalloc+0x18c>)
 800138c:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <pvPortMalloc+0x18c>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <pvPortMalloc+0x194>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	429a      	cmp	r2, r3
 8001398:	d203      	bcs.n	80013a2 <pvPortMalloc+0x136>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800139a:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <pvPortMalloc+0x18c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a18      	ldr	r2, [pc, #96]	@ (8001400 <pvPortMalloc+0x194>)
 80013a0:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	685a      	ldr	r2, [r3, #4]
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <pvPortMalloc+0x188>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	431a      	orrs	r2, r3
 80013ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ae:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80013b6:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <pvPortMalloc+0x198>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3301      	adds	r3, #1
 80013bc:	4a11      	ldr	r2, [pc, #68]	@ (8001404 <pvPortMalloc+0x198>)
 80013be:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80013c0:	f7ff fac6 	bl	8000950 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d00b      	beq.n	80013e6 <pvPortMalloc+0x17a>
        __asm volatile
 80013ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013d2:	f383 8811 	msr	BASEPRI, r3
 80013d6:	f3bf 8f6f 	isb	sy
 80013da:	f3bf 8f4f 	dsb	sy
 80013de:	60fb      	str	r3, [r7, #12]
    }
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	e7fd      	b.n	80013e2 <pvPortMalloc+0x176>
    return pvReturn;
 80013e6:	69fb      	ldr	r3, [r7, #28]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3728      	adds	r7, #40	@ 0x28
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20003dc0 	.word	0x20003dc0
 80013f4:	20003dd4 	.word	0x20003dd4
 80013f8:	20003dc4 	.word	0x20003dc4
 80013fc:	20003db8 	.word	0x20003db8
 8001400:	20003dc8 	.word	0x20003dc8
 8001404:	20003dcc 	.word	0x20003dcc

08001408 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d04f      	beq.n	80014ba <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800141a:	2308      	movs	r3, #8
 800141c:	425b      	negs	r3, r3
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	4413      	add	r3, r2
 8001422:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	685a      	ldr	r2, [r3, #4]
 800142c:	4b25      	ldr	r3, [pc, #148]	@ (80014c4 <vPortFree+0xbc>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4013      	ands	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d10b      	bne.n	800144e <vPortFree+0x46>
        __asm volatile
 8001436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800143a:	f383 8811 	msr	BASEPRI, r3
 800143e:	f3bf 8f6f 	isb	sy
 8001442:	f3bf 8f4f 	dsb	sy
 8001446:	60fb      	str	r3, [r7, #12]
    }
 8001448:	bf00      	nop
 800144a:	bf00      	nop
 800144c:	e7fd      	b.n	800144a <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00b      	beq.n	800146e <vPortFree+0x66>
        __asm volatile
 8001456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800145a:	f383 8811 	msr	BASEPRI, r3
 800145e:	f3bf 8f6f 	isb	sy
 8001462:	f3bf 8f4f 	dsb	sy
 8001466:	60bb      	str	r3, [r7, #8]
    }
 8001468:	bf00      	nop
 800146a:	bf00      	nop
 800146c:	e7fd      	b.n	800146a <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <vPortFree+0xbc>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d01e      	beq.n	80014ba <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d11a      	bne.n	80014ba <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <vPortFree+0xbc>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	43db      	mvns	r3, r3
 800148e:	401a      	ands	r2, r3
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8001494:	f7ff fa4e 	bl	8000934 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	4b0a      	ldr	r3, [pc, #40]	@ (80014c8 <vPortFree+0xc0>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4413      	add	r3, r2
 80014a2:	4a09      	ldr	r2, [pc, #36]	@ (80014c8 <vPortFree+0xc0>)
 80014a4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80014a6:	6938      	ldr	r0, [r7, #16]
 80014a8:	f000 f874 	bl	8001594 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80014ac:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <vPortFree+0xc4>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	3301      	adds	r3, #1
 80014b2:	4a06      	ldr	r2, [pc, #24]	@ (80014cc <vPortFree+0xc4>)
 80014b4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80014b6:	f7ff fa4b 	bl	8000950 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80014ba:	bf00      	nop
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20003dd4 	.word	0x20003dd4
 80014c8:	20003dc4 	.word	0x20003dc4
 80014cc:	20003dd0 	.word	0x20003dd0

080014d0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80014d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80014da:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80014dc:	4b27      	ldr	r3, [pc, #156]	@ (800157c <prvHeapInit+0xac>)
 80014de:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d00c      	beq.n	8001504 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	3307      	adds	r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f023 0307 	bic.w	r3, r3, #7
 80014f6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80014f8:	68ba      	ldr	r2, [r7, #8]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	4a1f      	ldr	r2, [pc, #124]	@ (800157c <prvHeapInit+0xac>)
 8001500:	4413      	add	r3, r2
 8001502:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001508:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <prvHeapInit+0xb0>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800150e:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <prvHeapInit+0xb0>)
 8001510:	2200      	movs	r2, #0
 8001512:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800151c:	2208      	movs	r2, #8
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	1a9b      	subs	r3, r3, r2
 8001522:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	f023 0307 	bic.w	r3, r3, #7
 800152a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4a15      	ldr	r2, [pc, #84]	@ (8001584 <prvHeapInit+0xb4>)
 8001530:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001532:	4b14      	ldr	r3, [pc, #80]	@ (8001584 <prvHeapInit+0xb4>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800153a:	4b12      	ldr	r3, [pc, #72]	@ (8001584 <prvHeapInit+0xb4>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	68fa      	ldr	r2, [r7, #12]
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001550:	4b0c      	ldr	r3, [pc, #48]	@ (8001584 <prvHeapInit+0xb4>)
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <prvHeapInit+0xb8>)
 800155e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	4a09      	ldr	r2, [pc, #36]	@ (800158c <prvHeapInit+0xbc>)
 8001566:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001568:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <prvHeapInit+0xc0>)
 800156a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800156e:	601a      	str	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	200001b8 	.word	0x200001b8
 8001580:	20003db8 	.word	0x20003db8
 8001584:	20003dc0 	.word	0x20003dc0
 8001588:	20003dc8 	.word	0x20003dc8
 800158c:	20003dc4 	.word	0x20003dc4
 8001590:	20003dd4 	.word	0x20003dd4

08001594 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001594:	b480      	push	{r7}
 8001596:	b085      	sub	sp, #20
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800159c:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <prvInsertBlockIntoFreeList+0xac>)
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	e002      	b.n	80015a8 <prvInsertBlockIntoFreeList+0x14>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d8f7      	bhi.n	80015a2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	4413      	add	r3, r2
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d108      	bne.n	80015d6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	441a      	add	r2, r3
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	68ba      	ldr	r2, [r7, #8]
 80015e0:	441a      	add	r2, r3
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d118      	bne.n	800161c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <prvInsertBlockIntoFreeList+0xb0>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d00d      	beq.n	8001612 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	441a      	add	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	e008      	b.n	8001624 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001612:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <prvInsertBlockIntoFreeList+0xb0>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	e003      	b.n	8001624 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	429a      	cmp	r2, r3
 800162a:	d002      	beq.n	8001632 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20003db8 	.word	0x20003db8
 8001644:	20003dc0 	.word	0x20003dc0

08001648 <memset>:
 8001648:	4402      	add	r2, r0
 800164a:	4603      	mov	r3, r0
 800164c:	4293      	cmp	r3, r2
 800164e:	d100      	bne.n	8001652 <memset+0xa>
 8001650:	4770      	bx	lr
 8001652:	f803 1b01 	strb.w	r1, [r3], #1
 8001656:	e7f9      	b.n	800164c <memset+0x4>

08001658 <_reclaim_reent>:
 8001658:	4b29      	ldr	r3, [pc, #164]	@ (8001700 <_reclaim_reent+0xa8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4283      	cmp	r3, r0
 800165e:	b570      	push	{r4, r5, r6, lr}
 8001660:	4604      	mov	r4, r0
 8001662:	d04b      	beq.n	80016fc <_reclaim_reent+0xa4>
 8001664:	69c3      	ldr	r3, [r0, #28]
 8001666:	b1ab      	cbz	r3, 8001694 <_reclaim_reent+0x3c>
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	b16b      	cbz	r3, 8001688 <_reclaim_reent+0x30>
 800166c:	2500      	movs	r5, #0
 800166e:	69e3      	ldr	r3, [r4, #28]
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	5959      	ldr	r1, [r3, r5]
 8001674:	2900      	cmp	r1, #0
 8001676:	d13b      	bne.n	80016f0 <_reclaim_reent+0x98>
 8001678:	3504      	adds	r5, #4
 800167a:	2d80      	cmp	r5, #128	@ 0x80
 800167c:	d1f7      	bne.n	800166e <_reclaim_reent+0x16>
 800167e:	69e3      	ldr	r3, [r4, #28]
 8001680:	4620      	mov	r0, r4
 8001682:	68d9      	ldr	r1, [r3, #12]
 8001684:	f000 f864 	bl	8001750 <_free_r>
 8001688:	69e3      	ldr	r3, [r4, #28]
 800168a:	6819      	ldr	r1, [r3, #0]
 800168c:	b111      	cbz	r1, 8001694 <_reclaim_reent+0x3c>
 800168e:	4620      	mov	r0, r4
 8001690:	f000 f85e 	bl	8001750 <_free_r>
 8001694:	6961      	ldr	r1, [r4, #20]
 8001696:	b111      	cbz	r1, 800169e <_reclaim_reent+0x46>
 8001698:	4620      	mov	r0, r4
 800169a:	f000 f859 	bl	8001750 <_free_r>
 800169e:	69e1      	ldr	r1, [r4, #28]
 80016a0:	b111      	cbz	r1, 80016a8 <_reclaim_reent+0x50>
 80016a2:	4620      	mov	r0, r4
 80016a4:	f000 f854 	bl	8001750 <_free_r>
 80016a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80016aa:	b111      	cbz	r1, 80016b2 <_reclaim_reent+0x5a>
 80016ac:	4620      	mov	r0, r4
 80016ae:	f000 f84f 	bl	8001750 <_free_r>
 80016b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80016b4:	b111      	cbz	r1, 80016bc <_reclaim_reent+0x64>
 80016b6:	4620      	mov	r0, r4
 80016b8:	f000 f84a 	bl	8001750 <_free_r>
 80016bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80016be:	b111      	cbz	r1, 80016c6 <_reclaim_reent+0x6e>
 80016c0:	4620      	mov	r0, r4
 80016c2:	f000 f845 	bl	8001750 <_free_r>
 80016c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80016c8:	b111      	cbz	r1, 80016d0 <_reclaim_reent+0x78>
 80016ca:	4620      	mov	r0, r4
 80016cc:	f000 f840 	bl	8001750 <_free_r>
 80016d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80016d2:	b111      	cbz	r1, 80016da <_reclaim_reent+0x82>
 80016d4:	4620      	mov	r0, r4
 80016d6:	f000 f83b 	bl	8001750 <_free_r>
 80016da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80016dc:	b111      	cbz	r1, 80016e4 <_reclaim_reent+0x8c>
 80016de:	4620      	mov	r0, r4
 80016e0:	f000 f836 	bl	8001750 <_free_r>
 80016e4:	6a23      	ldr	r3, [r4, #32]
 80016e6:	b14b      	cbz	r3, 80016fc <_reclaim_reent+0xa4>
 80016e8:	4620      	mov	r0, r4
 80016ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80016ee:	4718      	bx	r3
 80016f0:	680e      	ldr	r6, [r1, #0]
 80016f2:	4620      	mov	r0, r4
 80016f4:	f000 f82c 	bl	8001750 <_free_r>
 80016f8:	4631      	mov	r1, r6
 80016fa:	e7bb      	b.n	8001674 <_reclaim_reent+0x1c>
 80016fc:	bd70      	pop	{r4, r5, r6, pc}
 80016fe:	bf00      	nop
 8001700:	2000000c 	.word	0x2000000c

08001704 <__libc_init_array>:
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	4d0d      	ldr	r5, [pc, #52]	@ (800173c <__libc_init_array+0x38>)
 8001708:	4c0d      	ldr	r4, [pc, #52]	@ (8001740 <__libc_init_array+0x3c>)
 800170a:	1b64      	subs	r4, r4, r5
 800170c:	10a4      	asrs	r4, r4, #2
 800170e:	2600      	movs	r6, #0
 8001710:	42a6      	cmp	r6, r4
 8001712:	d109      	bne.n	8001728 <__libc_init_array+0x24>
 8001714:	4d0b      	ldr	r5, [pc, #44]	@ (8001744 <__libc_init_array+0x40>)
 8001716:	4c0c      	ldr	r4, [pc, #48]	@ (8001748 <__libc_init_array+0x44>)
 8001718:	f000 f870 	bl	80017fc <_init>
 800171c:	1b64      	subs	r4, r4, r5
 800171e:	10a4      	asrs	r4, r4, #2
 8001720:	2600      	movs	r6, #0
 8001722:	42a6      	cmp	r6, r4
 8001724:	d105      	bne.n	8001732 <__libc_init_array+0x2e>
 8001726:	bd70      	pop	{r4, r5, r6, pc}
 8001728:	f855 3b04 	ldr.w	r3, [r5], #4
 800172c:	4798      	blx	r3
 800172e:	3601      	adds	r6, #1
 8001730:	e7ee      	b.n	8001710 <__libc_init_array+0xc>
 8001732:	f855 3b04 	ldr.w	r3, [r5], #4
 8001736:	4798      	blx	r3
 8001738:	3601      	adds	r6, #1
 800173a:	e7f2      	b.n	8001722 <__libc_init_array+0x1e>
 800173c:	0800184c 	.word	0x0800184c
 8001740:	0800184c 	.word	0x0800184c
 8001744:	0800184c 	.word	0x0800184c
 8001748:	08001850 	.word	0x08001850

0800174c <__retarget_lock_acquire_recursive>:
 800174c:	4770      	bx	lr

0800174e <__retarget_lock_release_recursive>:
 800174e:	4770      	bx	lr

08001750 <_free_r>:
 8001750:	b538      	push	{r3, r4, r5, lr}
 8001752:	4605      	mov	r5, r0
 8001754:	2900      	cmp	r1, #0
 8001756:	d041      	beq.n	80017dc <_free_r+0x8c>
 8001758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800175c:	1f0c      	subs	r4, r1, #4
 800175e:	2b00      	cmp	r3, #0
 8001760:	bfb8      	it	lt
 8001762:	18e4      	addlt	r4, r4, r3
 8001764:	f000 f83e 	bl	80017e4 <__malloc_lock>
 8001768:	4a1d      	ldr	r2, [pc, #116]	@ (80017e0 <_free_r+0x90>)
 800176a:	6813      	ldr	r3, [r2, #0]
 800176c:	b933      	cbnz	r3, 800177c <_free_r+0x2c>
 800176e:	6063      	str	r3, [r4, #4]
 8001770:	6014      	str	r4, [r2, #0]
 8001772:	4628      	mov	r0, r5
 8001774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001778:	f000 b83a 	b.w	80017f0 <__malloc_unlock>
 800177c:	42a3      	cmp	r3, r4
 800177e:	d908      	bls.n	8001792 <_free_r+0x42>
 8001780:	6820      	ldr	r0, [r4, #0]
 8001782:	1821      	adds	r1, r4, r0
 8001784:	428b      	cmp	r3, r1
 8001786:	bf01      	itttt	eq
 8001788:	6819      	ldreq	r1, [r3, #0]
 800178a:	685b      	ldreq	r3, [r3, #4]
 800178c:	1809      	addeq	r1, r1, r0
 800178e:	6021      	streq	r1, [r4, #0]
 8001790:	e7ed      	b.n	800176e <_free_r+0x1e>
 8001792:	461a      	mov	r2, r3
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	b10b      	cbz	r3, 800179c <_free_r+0x4c>
 8001798:	42a3      	cmp	r3, r4
 800179a:	d9fa      	bls.n	8001792 <_free_r+0x42>
 800179c:	6811      	ldr	r1, [r2, #0]
 800179e:	1850      	adds	r0, r2, r1
 80017a0:	42a0      	cmp	r0, r4
 80017a2:	d10b      	bne.n	80017bc <_free_r+0x6c>
 80017a4:	6820      	ldr	r0, [r4, #0]
 80017a6:	4401      	add	r1, r0
 80017a8:	1850      	adds	r0, r2, r1
 80017aa:	4283      	cmp	r3, r0
 80017ac:	6011      	str	r1, [r2, #0]
 80017ae:	d1e0      	bne.n	8001772 <_free_r+0x22>
 80017b0:	6818      	ldr	r0, [r3, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	6053      	str	r3, [r2, #4]
 80017b6:	4408      	add	r0, r1
 80017b8:	6010      	str	r0, [r2, #0]
 80017ba:	e7da      	b.n	8001772 <_free_r+0x22>
 80017bc:	d902      	bls.n	80017c4 <_free_r+0x74>
 80017be:	230c      	movs	r3, #12
 80017c0:	602b      	str	r3, [r5, #0]
 80017c2:	e7d6      	b.n	8001772 <_free_r+0x22>
 80017c4:	6820      	ldr	r0, [r4, #0]
 80017c6:	1821      	adds	r1, r4, r0
 80017c8:	428b      	cmp	r3, r1
 80017ca:	bf04      	itt	eq
 80017cc:	6819      	ldreq	r1, [r3, #0]
 80017ce:	685b      	ldreq	r3, [r3, #4]
 80017d0:	6063      	str	r3, [r4, #4]
 80017d2:	bf04      	itt	eq
 80017d4:	1809      	addeq	r1, r1, r0
 80017d6:	6021      	streq	r1, [r4, #0]
 80017d8:	6054      	str	r4, [r2, #4]
 80017da:	e7ca      	b.n	8001772 <_free_r+0x22>
 80017dc:	bd38      	pop	{r3, r4, r5, pc}
 80017de:	bf00      	nop
 80017e0:	20003f14 	.word	0x20003f14

080017e4 <__malloc_lock>:
 80017e4:	4801      	ldr	r0, [pc, #4]	@ (80017ec <__malloc_lock+0x8>)
 80017e6:	f7ff bfb1 	b.w	800174c <__retarget_lock_acquire_recursive>
 80017ea:	bf00      	nop
 80017ec:	20003f10 	.word	0x20003f10

080017f0 <__malloc_unlock>:
 80017f0:	4801      	ldr	r0, [pc, #4]	@ (80017f8 <__malloc_unlock+0x8>)
 80017f2:	f7ff bfac 	b.w	800174e <__retarget_lock_release_recursive>
 80017f6:	bf00      	nop
 80017f8:	20003f10 	.word	0x20003f10

080017fc <_init>:
 80017fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017fe:	bf00      	nop
 8001800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001802:	bc08      	pop	{r3}
 8001804:	469e      	mov	lr, r3
 8001806:	4770      	bx	lr

08001808 <_fini>:
 8001808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800180a:	bf00      	nop
 800180c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800180e:	bc08      	pop	{r3}
 8001810:	469e      	mov	lr, r3
 8001812:	4770      	bx	lr
